Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Dec  6 17:32:30 2024
| Host         : P1-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       38          
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (760)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (13)
6. checking no_output_delay (14)
7. checking multiple_clock (3888)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (760)
--------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[7]_rep__0/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[9]_rep__0/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3888)
---------------------------------
 There are 3888 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.943        0.000                      0                 9171        0.021        0.000                      0                 9171        3.000        0.000                       0                  3894  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.943        0.000                      0                 8966        0.201        0.000                      0                 8966       19.500        0.000                       0                  3890  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.962        0.000                      0                 8966        0.201        0.000                      0                 8966       19.500        0.000                       0                  3890  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.943        0.000                      0                 8966        0.021        0.000                      0                 8966  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.943        0.000                      0                 8966        0.021        0.000                      0                 8966  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          9.698        0.000                      0                  205        0.544        0.000                      0                  205  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          9.698        0.000                      0                  205        0.364        0.000                      0                  205  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        9.698        0.000                      0                  205        0.364        0.000                      0                  205  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        9.717        0.000                      0                  205        0.544        0.000                      0                  205  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[27].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[27].dff/in_enable0
    SLICE_X44Y128        FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[27].dff/clk_out1
    SLICE_X44Y128        FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.180    37.339    
    SLICE_X44Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.134    CPU/PC_reg/reg_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[28].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[28].dff/in_enable0
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[28].dff/clk_out1
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.180    37.339    
    SLICE_X45Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.134    CPU/PC_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[29].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[29].dff/in_enable0
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[29].dff/clk_out1
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.180    37.339    
    SLICE_X45Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.134    CPU/PC_reg/reg_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[30].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[30].dff/in_enable0
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[30].dff/clk_out1
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.180    37.339    
    SLICE_X45Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.134    CPU/PC_reg/reg_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[31].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[31].dff/in_enable0
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[31].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[31].dff/clk_out1
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[31].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.180    37.339    
    SLICE_X45Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.134    CPU/PC_reg/reg_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[24].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.545ns  (logic 2.617ns (16.835%)  route 12.928ns (83.165%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 37.945 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.029    33.107    CPU/PC_reg/reg_loop[24].dff/in_enable0
    SLICE_X44Y126        FDCE                                         r  CPU/PC_reg/reg_loop[24].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.484    37.945    CPU/PC_reg/reg_loop[24].dff/clk_out1
    SLICE_X44Y126        FDCE                                         r  CPU/PC_reg/reg_loop[24].dff/q_reg/C
                         clock pessimism             -0.429    37.516    
                         clock uncertainty           -0.180    37.336    
    SLICE_X44Y126        FDCE (Setup_fdce_C_CE)      -0.205    37.131    CPU/PC_reg/reg_loop[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                         -33.107    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[22].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.574ns  (logic 2.617ns (16.804%)  route 12.957ns (83.196%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 37.945 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.058    33.136    CPU/PC_reg/reg_loop[22].dff/in_enable0
    SLICE_X42Y123        FDCE                                         r  CPU/PC_reg/reg_loop[22].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.484    37.945    CPU/PC_reg/reg_loop[22].dff/clk_out1
    SLICE_X42Y123        FDCE                                         r  CPU/PC_reg/reg_loop[22].dff/q_reg/C
                         clock pessimism             -0.429    37.516    
                         clock uncertainty           -0.180    37.336    
    SLICE_X42Y123        FDCE (Setup_fdce_C_CE)      -0.169    37.167    CPU/PC_reg/reg_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                         -33.136    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[17].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.546ns  (logic 2.617ns (16.834%)  route 12.929ns (83.166%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 37.946 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.029    33.108    CPU/PC_reg/reg_loop[17].dff/in_enable0
    SLICE_X40Y124        FDCE                                         r  CPU/PC_reg/reg_loop[17].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.485    37.946    CPU/PC_reg/reg_loop[17].dff/clk_out1
    SLICE_X40Y124        FDCE                                         r  CPU/PC_reg/reg_loop[17].dff/q_reg/C
                         clock pessimism             -0.412    37.534    
                         clock uncertainty           -0.180    37.354    
    SLICE_X40Y124        FDCE (Setup_fdce_C_CE)      -0.205    37.149    CPU/PC_reg/reg_loop[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.149    
                         arrival time                         -33.108    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[21].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.517ns  (logic 2.617ns (16.866%)  route 12.900ns (83.134%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 37.946 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.000    33.078    CPU/PC_reg/reg_loop[21].dff/in_enable0
    SLICE_X41Y125        FDCE                                         r  CPU/PC_reg/reg_loop[21].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.485    37.946    CPU/PC_reg/reg_loop[21].dff/clk_out1
    SLICE_X41Y125        FDCE                                         r  CPU/PC_reg/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.429    37.517    
                         clock uncertainty           -0.180    37.337    
    SLICE_X41Y125        FDCE (Setup_fdce_C_CE)      -0.205    37.132    CPU/PC_reg/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.132    
                         arrival time                         -33.078    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[23].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.511ns  (logic 2.617ns (16.872%)  route 12.894ns (83.128%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 37.946 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.995    33.073    CPU/PC_reg/reg_loop[23].dff/in_enable0
    SLICE_X39Y125        FDCE                                         r  CPU/PC_reg/reg_loop[23].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.485    37.946    CPU/PC_reg/reg_loop[23].dff/clk_out1
    SLICE_X39Y125        FDCE                                         r  CPU/PC_reg/reg_loop[23].dff/q_reg/C
                         clock pessimism             -0.429    37.517    
                         clock uncertainty           -0.180    37.337    
    SLICE_X39Y125        FDCE (Setup_fdce_C_CE)      -0.205    37.132    CPU/PC_reg/reg_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.132    
                         arrival time                         -33.073    
  -------------------------------------------------------------------
                         slack                                  4.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[59].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[123].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 19.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 19.438 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.550    19.438    CPU/F_D_reg/reg_loop[59].dff/clk_out1
    SLICE_X46Y128        FDCE                                         r  CPU/F_D_reg/reg_loop[59].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.167    19.605 r  CPU/F_D_reg/reg_loop[59].dff/q_reg/Q
                         net (fo=1, routed)           0.110    19.715    CPU/D_X_reg/reg_loop[123].dff/q_reg_2
    SLICE_X46Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[123].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.817    19.666    CPU/D_X_reg/reg_loop[123].dff/clk_out1
    SLICE_X46Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[123].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.451    
    SLICE_X46Y127        FDCE (Hold_fdce_C_D)         0.063    19.514    CPU/D_X_reg/reg_loop[123].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.514    
                         arrival time                          19.715    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[28].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[28].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.363ns  (logic 0.191ns (52.577%)  route 0.172ns (47.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns = ( 19.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( 19.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.557    19.445    CPU/F_D_reg/reg_loop[28].dff/clk_out1
    SLICE_X28Y120        FDCE                                         r  CPU/F_D_reg/reg_loop[28].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDCE (Prop_fdce_C_Q)         0.146    19.591 r  CPU/F_D_reg/reg_loop[28].dff/q_reg/Q
                         net (fo=18, routed)          0.172    19.763    CPU/F_D_reg/reg_loop[30].dff/q_reg_6
    SLICE_X30Y119        LUT6 (Prop_lut6_I3_O)        0.045    19.808 r  CPU/F_D_reg/reg_loop[30].dff/q_i_1__229/O
                         net (fo=1, routed)           0.000    19.808    CPU/D_X_reg/reg_loop[28].dff/q_reg_34[0]
    SLICE_X30Y119        FDCE                                         r  CPU/D_X_reg/reg_loop[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.826    19.674    CPU/D_X_reg/reg_loop[28].dff/clk_out1
    SLICE_X30Y119        FDCE                                         r  CPU/D_X_reg/reg_loop[28].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.480    
    SLICE_X30Y119        FDCE (Hold_fdce_C_D)         0.125    19.605    CPU/D_X_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.605    
                         arrival time                          19.808    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[60].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[124].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 19.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 19.438 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.550    19.438    CPU/F_D_reg/reg_loop[60].dff/clk_out1
    SLICE_X46Y128        FDCE                                         r  CPU/F_D_reg/reg_loop[60].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.167    19.605 r  CPU/F_D_reg/reg_loop[60].dff/q_reg/Q
                         net (fo=1, routed)           0.110    19.715    CPU/D_X_reg/reg_loop[124].dff/q_reg_3
    SLICE_X46Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[124].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.817    19.666    CPU/D_X_reg/reg_loop[124].dff/clk_out1
    SLICE_X46Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[124].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.451    
    SLICE_X46Y127        FDCE (Hold_fdce_C_D)         0.056    19.507    CPU/D_X_reg/reg_loop[124].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.507    
                         arrival time                          19.715    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[37].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[101].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.746%)  route 0.173ns (54.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 19.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 19.444 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.556    19.444    CPU/F_D_reg/reg_loop[37].dff/clk_out1
    SLICE_X29Y121        FDCE                                         r  CPU/F_D_reg/reg_loop[37].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDCE (Prop_fdce_C_Q)         0.146    19.590 r  CPU/F_D_reg/reg_loop[37].dff/q_reg/Q
                         net (fo=1, routed)           0.173    19.763    CPU/D_X_reg/reg_loop[101].dff/q_reg_1
    SLICE_X31Y121        FDCE                                         r  CPU/D_X_reg/reg_loop[101].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.824    19.672    CPU/D_X_reg/reg_loop[101].dff/clk_out1
    SLICE_X31Y121        FDCE                                         r  CPU/D_X_reg/reg_loop[101].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.478    
    SLICE_X31Y121        FDCE (Hold_fdce_C_D)         0.077    19.555    CPU/D_X_reg/reg_loop[101].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.555    
                         arrival time                          19.763    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 VGAControllerInstance/Display/hPos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/Display/hPos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.560    -0.552    VGAControllerInstance/Display/clk_out1
    SLICE_X58Y82         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.388 f  VGAControllerInstance/Display/hPos_reg[8]/Q
                         net (fo=42, routed)          0.106    -0.282    VGAControllerInstance/Display/hPos_reg_n_0_[8]
    SLICE_X59Y82         LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  VGAControllerInstance/Display/hPos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    VGAControllerInstance/Display/hPos[5]
    SLICE_X59Y82         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.829    -0.323    VGAControllerInstance/Display/clk_out1
    SLICE_X59Y82         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[5]/C
                         clock pessimism             -0.216    -0.539    
    SLICE_X59Y82         FDCE (Hold_fdce_C_D)         0.092    -0.447    VGAControllerInstance/Display/hPos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[41].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[105].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.303ns  (logic 0.146ns (48.230%)  route 0.157ns (51.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns = ( 19.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 19.441 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    19.441    CPU/F_D_reg/reg_loop[41].dff/clk_out1
    SLICE_X32Y123        FDCE                                         r  CPU/F_D_reg/reg_loop[41].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y123        FDCE (Prop_fdce_C_Q)         0.146    19.587 r  CPU/F_D_reg/reg_loop[41].dff/q_reg/Q
                         net (fo=1, routed)           0.157    19.744    CPU/D_X_reg/reg_loop[105].dff/q_reg_5
    SLICE_X31Y123        FDCE                                         r  CPU/D_X_reg/reg_loop[105].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.821    19.669    CPU/D_X_reg/reg_loop[105].dff/clk_out1
    SLICE_X31Y123        FDCE                                         r  CPU/D_X_reg/reg_loop[105].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.454    
    SLICE_X31Y123        FDCE (Hold_fdce_C_D)         0.077    19.531    CPU/D_X_reg/reg_loop[105].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.531    
                         arrival time                          19.744    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[56].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[120].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.557%)  route 0.161ns (52.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 19.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 19.440 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.552    19.440    CPU/F_D_reg/reg_loop[56].dff/clk_out1
    SLICE_X43Y127        FDCE                                         r  CPU/F_D_reg/reg_loop[56].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDCE (Prop_fdce_C_Q)         0.146    19.586 r  CPU/F_D_reg/reg_loop[56].dff/q_reg/Q
                         net (fo=1, routed)           0.161    19.747    CPU/D_X_reg/reg_loop[120].dff/q_reg_2
    SLICE_X44Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[120].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.818    19.667    CPU/D_X_reg/reg_loop[120].dff/clk_out1
    SLICE_X44Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[120].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.453    
    SLICE_X44Y127        FDCE (Hold_fdce_C_D)         0.077    19.530    CPU/D_X_reg/reg_loop[120].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.530    
                         arrival time                          19.747    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[57].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[121].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.360%)  route 0.162ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 19.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 19.440 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.552    19.440    CPU/F_D_reg/reg_loop[57].dff/clk_out1
    SLICE_X43Y127        FDCE                                         r  CPU/F_D_reg/reg_loop[57].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDCE (Prop_fdce_C_Q)         0.146    19.586 r  CPU/F_D_reg/reg_loop[57].dff/q_reg/Q
                         net (fo=1, routed)           0.162    19.748    CPU/D_X_reg/reg_loop[121].dff/q_reg_1
    SLICE_X44Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[121].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.818    19.667    CPU/D_X_reg/reg_loop[121].dff/clk_out1
    SLICE_X44Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[121].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.453    
    SLICE_X44Y127        FDCE (Hold_fdce_C_D)         0.073    19.526    CPU/D_X_reg/reg_loop[121].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.526    
                         arrival time                          19.748    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[34].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[98].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.163%)  route 0.170ns (53.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 19.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 19.444 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.556    19.444    CPU/F_D_reg/reg_loop[34].dff/clk_out1
    SLICE_X29Y121        FDCE                                         r  CPU/F_D_reg/reg_loop[34].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDCE (Prop_fdce_C_Q)         0.146    19.590 r  CPU/F_D_reg/reg_loop[34].dff/q_reg/Q
                         net (fo=1, routed)           0.170    19.760    CPU/D_X_reg/reg_loop[98].dff/q_reg_2
    SLICE_X28Y121        FDCE                                         r  CPU/D_X_reg/reg_loop[98].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.824    19.672    CPU/D_X_reg/reg_loop[98].dff/clk_out1
    SLICE_X28Y121        FDCE                                         r  CPU/D_X_reg/reg_loop[98].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.457    
    SLICE_X28Y121        FDCE (Hold_fdce_C_D)         0.077    19.534    CPU/D_X_reg/reg_loop[98].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.534    
                         arrival time                          19.760    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[35].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[99].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.163%)  route 0.170ns (53.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns = ( 19.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 19.442 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.554    19.442    CPU/F_D_reg/reg_loop[35].dff/clk_out1
    SLICE_X29Y123        FDCE                                         r  CPU/F_D_reg/reg_loop[35].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDCE (Prop_fdce_C_Q)         0.146    19.588 r  CPU/F_D_reg/reg_loop[35].dff/q_reg/Q
                         net (fo=1, routed)           0.170    19.758    CPU/D_X_reg/reg_loop[99].dff/q_reg_1
    SLICE_X28Y123        FDCE                                         r  CPU/D_X_reg/reg_loop[99].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.821    19.669    CPU/D_X_reg/reg_loop[99].dff/clk_out1
    SLICE_X28Y123        FDCE                                         r  CPU/D_X_reg/reg_loop[99].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.455    
    SLICE_X28Y123        FDCE (Hold_fdce_C_D)         0.077    19.532    CPU/D_X_reg/reg_loop[99].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.532    
                         arrival time                          19.758    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y22    VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y21    VGAControllerInstance/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y19    VGAControllerInstance/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y3     VGAControllerInstance/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y20    VGAControllerInstance/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4     VGAControllerInstance/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y2     VGAControllerInstance/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y5     VGAControllerInstance/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y23    VGAControllerInstance/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y22    VGAControllerInstance/ImageData/MemoryArray_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y75    BulletRAMInstance/MemoryArray_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y75    BulletRAMInstance/MemoryArray_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y112   BulletRAMInstance/MemoryArray_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y112   BulletRAMInstance/MemoryArray_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y75    BulletRAMInstance/MemoryArray_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y75    BulletRAMInstance/MemoryArray_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y111   BulletRAMInstance/MemoryArray_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y111   BulletRAMInstance/MemoryArray_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y75    BulletRAMInstance/MemoryArray_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y75    BulletRAMInstance/MemoryArray_reg[0][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y75    BulletRAMInstance/MemoryArray_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y75    BulletRAMInstance/MemoryArray_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y112   BulletRAMInstance/MemoryArray_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y112   BulletRAMInstance/MemoryArray_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y75    BulletRAMInstance/MemoryArray_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y75    BulletRAMInstance/MemoryArray_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y111   BulletRAMInstance/MemoryArray_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y111   BulletRAMInstance/MemoryArray_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y75    BulletRAMInstance/MemoryArray_reg[0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y75    BulletRAMInstance/MemoryArray_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[27].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[27].dff/in_enable0
    SLICE_X44Y128        FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[27].dff/clk_out1
    SLICE_X44Y128        FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.161    37.358    
    SLICE_X44Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.153    CPU/PC_reg/reg_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.153    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[28].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[28].dff/in_enable0
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[28].dff/clk_out1
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.161    37.358    
    SLICE_X45Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.153    CPU/PC_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.153    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[29].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[29].dff/in_enable0
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[29].dff/clk_out1
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.161    37.358    
    SLICE_X45Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.153    CPU/PC_reg/reg_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.153    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[30].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[30].dff/in_enable0
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[30].dff/clk_out1
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.161    37.358    
    SLICE_X45Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.153    CPU/PC_reg/reg_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.153    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[31].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[31].dff/in_enable0
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[31].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[31].dff/clk_out1
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[31].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.161    37.358    
    SLICE_X45Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.153    CPU/PC_reg/reg_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.153    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[24].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.545ns  (logic 2.617ns (16.835%)  route 12.928ns (83.165%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 37.945 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.029    33.107    CPU/PC_reg/reg_loop[24].dff/in_enable0
    SLICE_X44Y126        FDCE                                         r  CPU/PC_reg/reg_loop[24].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.484    37.945    CPU/PC_reg/reg_loop[24].dff/clk_out1
    SLICE_X44Y126        FDCE                                         r  CPU/PC_reg/reg_loop[24].dff/q_reg/C
                         clock pessimism             -0.429    37.516    
                         clock uncertainty           -0.161    37.355    
    SLICE_X44Y126        FDCE (Setup_fdce_C_CE)      -0.205    37.150    CPU/PC_reg/reg_loop[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.150    
                         arrival time                         -33.107    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[22].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.574ns  (logic 2.617ns (16.804%)  route 12.957ns (83.196%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 37.945 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.058    33.136    CPU/PC_reg/reg_loop[22].dff/in_enable0
    SLICE_X42Y123        FDCE                                         r  CPU/PC_reg/reg_loop[22].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.484    37.945    CPU/PC_reg/reg_loop[22].dff/clk_out1
    SLICE_X42Y123        FDCE                                         r  CPU/PC_reg/reg_loop[22].dff/q_reg/C
                         clock pessimism             -0.429    37.516    
                         clock uncertainty           -0.161    37.355    
    SLICE_X42Y123        FDCE (Setup_fdce_C_CE)      -0.169    37.186    CPU/PC_reg/reg_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.186    
                         arrival time                         -33.136    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[17].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.546ns  (logic 2.617ns (16.834%)  route 12.929ns (83.166%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 37.946 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.029    33.108    CPU/PC_reg/reg_loop[17].dff/in_enable0
    SLICE_X40Y124        FDCE                                         r  CPU/PC_reg/reg_loop[17].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.485    37.946    CPU/PC_reg/reg_loop[17].dff/clk_out1
    SLICE_X40Y124        FDCE                                         r  CPU/PC_reg/reg_loop[17].dff/q_reg/C
                         clock pessimism             -0.412    37.534    
                         clock uncertainty           -0.161    37.373    
    SLICE_X40Y124        FDCE (Setup_fdce_C_CE)      -0.205    37.168    CPU/PC_reg/reg_loop[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                         -33.108    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[21].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.517ns  (logic 2.617ns (16.866%)  route 12.900ns (83.134%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 37.946 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.000    33.078    CPU/PC_reg/reg_loop[21].dff/in_enable0
    SLICE_X41Y125        FDCE                                         r  CPU/PC_reg/reg_loop[21].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.485    37.946    CPU/PC_reg/reg_loop[21].dff/clk_out1
    SLICE_X41Y125        FDCE                                         r  CPU/PC_reg/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.429    37.517    
                         clock uncertainty           -0.161    37.356    
    SLICE_X41Y125        FDCE (Setup_fdce_C_CE)      -0.205    37.151    CPU/PC_reg/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.151    
                         arrival time                         -33.078    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[23].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.511ns  (logic 2.617ns (16.872%)  route 12.894ns (83.128%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 37.946 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.995    33.073    CPU/PC_reg/reg_loop[23].dff/in_enable0
    SLICE_X39Y125        FDCE                                         r  CPU/PC_reg/reg_loop[23].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.485    37.946    CPU/PC_reg/reg_loop[23].dff/clk_out1
    SLICE_X39Y125        FDCE                                         r  CPU/PC_reg/reg_loop[23].dff/q_reg/C
                         clock pessimism             -0.429    37.517    
                         clock uncertainty           -0.161    37.356    
    SLICE_X39Y125        FDCE (Setup_fdce_C_CE)      -0.205    37.151    CPU/PC_reg/reg_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.151    
                         arrival time                         -33.073    
  -------------------------------------------------------------------
                         slack                                  4.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[59].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[123].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 19.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 19.438 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.550    19.438    CPU/F_D_reg/reg_loop[59].dff/clk_out1
    SLICE_X46Y128        FDCE                                         r  CPU/F_D_reg/reg_loop[59].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.167    19.605 r  CPU/F_D_reg/reg_loop[59].dff/q_reg/Q
                         net (fo=1, routed)           0.110    19.715    CPU/D_X_reg/reg_loop[123].dff/q_reg_2
    SLICE_X46Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[123].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.817    19.666    CPU/D_X_reg/reg_loop[123].dff/clk_out1
    SLICE_X46Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[123].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.451    
    SLICE_X46Y127        FDCE (Hold_fdce_C_D)         0.063    19.514    CPU/D_X_reg/reg_loop[123].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.514    
                         arrival time                          19.715    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[28].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[28].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.363ns  (logic 0.191ns (52.577%)  route 0.172ns (47.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns = ( 19.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( 19.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.557    19.445    CPU/F_D_reg/reg_loop[28].dff/clk_out1
    SLICE_X28Y120        FDCE                                         r  CPU/F_D_reg/reg_loop[28].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDCE (Prop_fdce_C_Q)         0.146    19.591 r  CPU/F_D_reg/reg_loop[28].dff/q_reg/Q
                         net (fo=18, routed)          0.172    19.763    CPU/F_D_reg/reg_loop[30].dff/q_reg_6
    SLICE_X30Y119        LUT6 (Prop_lut6_I3_O)        0.045    19.808 r  CPU/F_D_reg/reg_loop[30].dff/q_i_1__229/O
                         net (fo=1, routed)           0.000    19.808    CPU/D_X_reg/reg_loop[28].dff/q_reg_34[0]
    SLICE_X30Y119        FDCE                                         r  CPU/D_X_reg/reg_loop[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.826    19.674    CPU/D_X_reg/reg_loop[28].dff/clk_out1
    SLICE_X30Y119        FDCE                                         r  CPU/D_X_reg/reg_loop[28].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.480    
    SLICE_X30Y119        FDCE (Hold_fdce_C_D)         0.125    19.605    CPU/D_X_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.605    
                         arrival time                          19.808    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[60].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[124].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 19.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 19.438 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.550    19.438    CPU/F_D_reg/reg_loop[60].dff/clk_out1
    SLICE_X46Y128        FDCE                                         r  CPU/F_D_reg/reg_loop[60].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.167    19.605 r  CPU/F_D_reg/reg_loop[60].dff/q_reg/Q
                         net (fo=1, routed)           0.110    19.715    CPU/D_X_reg/reg_loop[124].dff/q_reg_3
    SLICE_X46Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[124].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.817    19.666    CPU/D_X_reg/reg_loop[124].dff/clk_out1
    SLICE_X46Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[124].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.451    
    SLICE_X46Y127        FDCE (Hold_fdce_C_D)         0.056    19.507    CPU/D_X_reg/reg_loop[124].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.507    
                         arrival time                          19.715    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[37].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[101].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.746%)  route 0.173ns (54.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 19.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 19.444 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.556    19.444    CPU/F_D_reg/reg_loop[37].dff/clk_out1
    SLICE_X29Y121        FDCE                                         r  CPU/F_D_reg/reg_loop[37].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDCE (Prop_fdce_C_Q)         0.146    19.590 r  CPU/F_D_reg/reg_loop[37].dff/q_reg/Q
                         net (fo=1, routed)           0.173    19.763    CPU/D_X_reg/reg_loop[101].dff/q_reg_1
    SLICE_X31Y121        FDCE                                         r  CPU/D_X_reg/reg_loop[101].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.824    19.672    CPU/D_X_reg/reg_loop[101].dff/clk_out1
    SLICE_X31Y121        FDCE                                         r  CPU/D_X_reg/reg_loop[101].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.478    
    SLICE_X31Y121        FDCE (Hold_fdce_C_D)         0.077    19.555    CPU/D_X_reg/reg_loop[101].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.555    
                         arrival time                          19.763    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 VGAControllerInstance/Display/hPos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/Display/hPos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.560    -0.552    VGAControllerInstance/Display/clk_out1
    SLICE_X58Y82         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.388 f  VGAControllerInstance/Display/hPos_reg[8]/Q
                         net (fo=42, routed)          0.106    -0.282    VGAControllerInstance/Display/hPos_reg_n_0_[8]
    SLICE_X59Y82         LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  VGAControllerInstance/Display/hPos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    VGAControllerInstance/Display/hPos[5]
    SLICE_X59Y82         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.829    -0.323    VGAControllerInstance/Display/clk_out1
    SLICE_X59Y82         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[5]/C
                         clock pessimism             -0.216    -0.539    
    SLICE_X59Y82         FDCE (Hold_fdce_C_D)         0.092    -0.447    VGAControllerInstance/Display/hPos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[41].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[105].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.303ns  (logic 0.146ns (48.230%)  route 0.157ns (51.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns = ( 19.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 19.441 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    19.441    CPU/F_D_reg/reg_loop[41].dff/clk_out1
    SLICE_X32Y123        FDCE                                         r  CPU/F_D_reg/reg_loop[41].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y123        FDCE (Prop_fdce_C_Q)         0.146    19.587 r  CPU/F_D_reg/reg_loop[41].dff/q_reg/Q
                         net (fo=1, routed)           0.157    19.744    CPU/D_X_reg/reg_loop[105].dff/q_reg_5
    SLICE_X31Y123        FDCE                                         r  CPU/D_X_reg/reg_loop[105].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.821    19.669    CPU/D_X_reg/reg_loop[105].dff/clk_out1
    SLICE_X31Y123        FDCE                                         r  CPU/D_X_reg/reg_loop[105].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.454    
    SLICE_X31Y123        FDCE (Hold_fdce_C_D)         0.077    19.531    CPU/D_X_reg/reg_loop[105].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.531    
                         arrival time                          19.744    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[56].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[120].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.557%)  route 0.161ns (52.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 19.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 19.440 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.552    19.440    CPU/F_D_reg/reg_loop[56].dff/clk_out1
    SLICE_X43Y127        FDCE                                         r  CPU/F_D_reg/reg_loop[56].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDCE (Prop_fdce_C_Q)         0.146    19.586 r  CPU/F_D_reg/reg_loop[56].dff/q_reg/Q
                         net (fo=1, routed)           0.161    19.747    CPU/D_X_reg/reg_loop[120].dff/q_reg_2
    SLICE_X44Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[120].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.818    19.667    CPU/D_X_reg/reg_loop[120].dff/clk_out1
    SLICE_X44Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[120].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.453    
    SLICE_X44Y127        FDCE (Hold_fdce_C_D)         0.077    19.530    CPU/D_X_reg/reg_loop[120].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.530    
                         arrival time                          19.747    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[57].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[121].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.360%)  route 0.162ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 19.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 19.440 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.552    19.440    CPU/F_D_reg/reg_loop[57].dff/clk_out1
    SLICE_X43Y127        FDCE                                         r  CPU/F_D_reg/reg_loop[57].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDCE (Prop_fdce_C_Q)         0.146    19.586 r  CPU/F_D_reg/reg_loop[57].dff/q_reg/Q
                         net (fo=1, routed)           0.162    19.748    CPU/D_X_reg/reg_loop[121].dff/q_reg_1
    SLICE_X44Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[121].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.818    19.667    CPU/D_X_reg/reg_loop[121].dff/clk_out1
    SLICE_X44Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[121].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.453    
    SLICE_X44Y127        FDCE (Hold_fdce_C_D)         0.073    19.526    CPU/D_X_reg/reg_loop[121].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.526    
                         arrival time                          19.748    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[34].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[98].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.163%)  route 0.170ns (53.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 19.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 19.444 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.556    19.444    CPU/F_D_reg/reg_loop[34].dff/clk_out1
    SLICE_X29Y121        FDCE                                         r  CPU/F_D_reg/reg_loop[34].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDCE (Prop_fdce_C_Q)         0.146    19.590 r  CPU/F_D_reg/reg_loop[34].dff/q_reg/Q
                         net (fo=1, routed)           0.170    19.760    CPU/D_X_reg/reg_loop[98].dff/q_reg_2
    SLICE_X28Y121        FDCE                                         r  CPU/D_X_reg/reg_loop[98].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.824    19.672    CPU/D_X_reg/reg_loop[98].dff/clk_out1
    SLICE_X28Y121        FDCE                                         r  CPU/D_X_reg/reg_loop[98].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.457    
    SLICE_X28Y121        FDCE (Hold_fdce_C_D)         0.077    19.534    CPU/D_X_reg/reg_loop[98].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.534    
                         arrival time                          19.760    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[35].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[99].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.163%)  route 0.170ns (53.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns = ( 19.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 19.442 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.554    19.442    CPU/F_D_reg/reg_loop[35].dff/clk_out1
    SLICE_X29Y123        FDCE                                         r  CPU/F_D_reg/reg_loop[35].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDCE (Prop_fdce_C_Q)         0.146    19.588 r  CPU/F_D_reg/reg_loop[35].dff/q_reg/Q
                         net (fo=1, routed)           0.170    19.758    CPU/D_X_reg/reg_loop[99].dff/q_reg_1
    SLICE_X28Y123        FDCE                                         r  CPU/D_X_reg/reg_loop[99].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.821    19.669    CPU/D_X_reg/reg_loop[99].dff/clk_out1
    SLICE_X28Y123        FDCE                                         r  CPU/D_X_reg/reg_loop[99].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.455    
    SLICE_X28Y123        FDCE (Hold_fdce_C_D)         0.077    19.532    CPU/D_X_reg/reg_loop[99].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.532    
                         arrival time                          19.758    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y22    VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y21    VGAControllerInstance/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y19    VGAControllerInstance/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y3     VGAControllerInstance/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y20    VGAControllerInstance/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4     VGAControllerInstance/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y2     VGAControllerInstance/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y5     VGAControllerInstance/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y23    VGAControllerInstance/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y22    VGAControllerInstance/ImageData/MemoryArray_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y75    BulletRAMInstance/MemoryArray_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y75    BulletRAMInstance/MemoryArray_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y112   BulletRAMInstance/MemoryArray_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y112   BulletRAMInstance/MemoryArray_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y75    BulletRAMInstance/MemoryArray_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y75    BulletRAMInstance/MemoryArray_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y111   BulletRAMInstance/MemoryArray_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y111   BulletRAMInstance/MemoryArray_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y75    BulletRAMInstance/MemoryArray_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y75    BulletRAMInstance/MemoryArray_reg[0][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y75    BulletRAMInstance/MemoryArray_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y75    BulletRAMInstance/MemoryArray_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y112   BulletRAMInstance/MemoryArray_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y112   BulletRAMInstance/MemoryArray_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y75    BulletRAMInstance/MemoryArray_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y75    BulletRAMInstance/MemoryArray_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y111   BulletRAMInstance/MemoryArray_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y111   BulletRAMInstance/MemoryArray_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y75    BulletRAMInstance/MemoryArray_reg[0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y75    BulletRAMInstance/MemoryArray_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[27].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[27].dff/in_enable0
    SLICE_X44Y128        FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[27].dff/clk_out1
    SLICE_X44Y128        FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.180    37.339    
    SLICE_X44Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.134    CPU/PC_reg/reg_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[28].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[28].dff/in_enable0
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[28].dff/clk_out1
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.180    37.339    
    SLICE_X45Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.134    CPU/PC_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[29].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[29].dff/in_enable0
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[29].dff/clk_out1
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.180    37.339    
    SLICE_X45Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.134    CPU/PC_reg/reg_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[30].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[30].dff/in_enable0
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[30].dff/clk_out1
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.180    37.339    
    SLICE_X45Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.134    CPU/PC_reg/reg_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[31].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[31].dff/in_enable0
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[31].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[31].dff/clk_out1
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[31].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.180    37.339    
    SLICE_X45Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.134    CPU/PC_reg/reg_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[24].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.545ns  (logic 2.617ns (16.835%)  route 12.928ns (83.165%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 37.945 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.029    33.107    CPU/PC_reg/reg_loop[24].dff/in_enable0
    SLICE_X44Y126        FDCE                                         r  CPU/PC_reg/reg_loop[24].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.484    37.945    CPU/PC_reg/reg_loop[24].dff/clk_out1
    SLICE_X44Y126        FDCE                                         r  CPU/PC_reg/reg_loop[24].dff/q_reg/C
                         clock pessimism             -0.429    37.516    
                         clock uncertainty           -0.180    37.336    
    SLICE_X44Y126        FDCE (Setup_fdce_C_CE)      -0.205    37.131    CPU/PC_reg/reg_loop[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                         -33.107    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[22].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.574ns  (logic 2.617ns (16.804%)  route 12.957ns (83.196%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 37.945 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.058    33.136    CPU/PC_reg/reg_loop[22].dff/in_enable0
    SLICE_X42Y123        FDCE                                         r  CPU/PC_reg/reg_loop[22].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.484    37.945    CPU/PC_reg/reg_loop[22].dff/clk_out1
    SLICE_X42Y123        FDCE                                         r  CPU/PC_reg/reg_loop[22].dff/q_reg/C
                         clock pessimism             -0.429    37.516    
                         clock uncertainty           -0.180    37.336    
    SLICE_X42Y123        FDCE (Setup_fdce_C_CE)      -0.169    37.167    CPU/PC_reg/reg_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                         -33.136    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[17].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.546ns  (logic 2.617ns (16.834%)  route 12.929ns (83.166%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 37.946 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.029    33.108    CPU/PC_reg/reg_loop[17].dff/in_enable0
    SLICE_X40Y124        FDCE                                         r  CPU/PC_reg/reg_loop[17].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.485    37.946    CPU/PC_reg/reg_loop[17].dff/clk_out1
    SLICE_X40Y124        FDCE                                         r  CPU/PC_reg/reg_loop[17].dff/q_reg/C
                         clock pessimism             -0.412    37.534    
                         clock uncertainty           -0.180    37.354    
    SLICE_X40Y124        FDCE (Setup_fdce_C_CE)      -0.205    37.149    CPU/PC_reg/reg_loop[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.149    
                         arrival time                         -33.108    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[21].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.517ns  (logic 2.617ns (16.866%)  route 12.900ns (83.134%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 37.946 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.000    33.078    CPU/PC_reg/reg_loop[21].dff/in_enable0
    SLICE_X41Y125        FDCE                                         r  CPU/PC_reg/reg_loop[21].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.485    37.946    CPU/PC_reg/reg_loop[21].dff/clk_out1
    SLICE_X41Y125        FDCE                                         r  CPU/PC_reg/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.429    37.517    
                         clock uncertainty           -0.180    37.337    
    SLICE_X41Y125        FDCE (Setup_fdce_C_CE)      -0.205    37.132    CPU/PC_reg/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.132    
                         arrival time                         -33.078    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[23].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        15.511ns  (logic 2.617ns (16.872%)  route 12.894ns (83.128%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 37.946 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.995    33.073    CPU/PC_reg/reg_loop[23].dff/in_enable0
    SLICE_X39Y125        FDCE                                         r  CPU/PC_reg/reg_loop[23].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.485    37.946    CPU/PC_reg/reg_loop[23].dff/clk_out1
    SLICE_X39Y125        FDCE                                         r  CPU/PC_reg/reg_loop[23].dff/q_reg/C
                         clock pessimism             -0.429    37.517    
                         clock uncertainty           -0.180    37.337    
    SLICE_X39Y125        FDCE (Setup_fdce_C_CE)      -0.205    37.132    CPU/PC_reg/reg_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.132    
                         arrival time                         -33.073    
  -------------------------------------------------------------------
                         slack                                  4.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[59].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[123].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 19.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 19.438 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.550    19.438    CPU/F_D_reg/reg_loop[59].dff/clk_out1
    SLICE_X46Y128        FDCE                                         r  CPU/F_D_reg/reg_loop[59].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.167    19.605 r  CPU/F_D_reg/reg_loop[59].dff/q_reg/Q
                         net (fo=1, routed)           0.110    19.715    CPU/D_X_reg/reg_loop[123].dff/q_reg_2
    SLICE_X46Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[123].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.817    19.666    CPU/D_X_reg/reg_loop[123].dff/clk_out1
    SLICE_X46Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[123].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.451    
                         clock uncertainty            0.180    19.631    
    SLICE_X46Y127        FDCE (Hold_fdce_C_D)         0.063    19.694    CPU/D_X_reg/reg_loop[123].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.694    
                         arrival time                          19.715    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[28].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[28].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.363ns  (logic 0.191ns (52.577%)  route 0.172ns (47.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns = ( 19.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( 19.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.557    19.445    CPU/F_D_reg/reg_loop[28].dff/clk_out1
    SLICE_X28Y120        FDCE                                         r  CPU/F_D_reg/reg_loop[28].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDCE (Prop_fdce_C_Q)         0.146    19.591 r  CPU/F_D_reg/reg_loop[28].dff/q_reg/Q
                         net (fo=18, routed)          0.172    19.763    CPU/F_D_reg/reg_loop[30].dff/q_reg_6
    SLICE_X30Y119        LUT6 (Prop_lut6_I3_O)        0.045    19.808 r  CPU/F_D_reg/reg_loop[30].dff/q_i_1__229/O
                         net (fo=1, routed)           0.000    19.808    CPU/D_X_reg/reg_loop[28].dff/q_reg_34[0]
    SLICE_X30Y119        FDCE                                         r  CPU/D_X_reg/reg_loop[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.826    19.674    CPU/D_X_reg/reg_loop[28].dff/clk_out1
    SLICE_X30Y119        FDCE                                         r  CPU/D_X_reg/reg_loop[28].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.480    
                         clock uncertainty            0.180    19.660    
    SLICE_X30Y119        FDCE (Hold_fdce_C_D)         0.125    19.785    CPU/D_X_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.785    
                         arrival time                          19.808    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[60].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[124].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 19.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 19.438 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.550    19.438    CPU/F_D_reg/reg_loop[60].dff/clk_out1
    SLICE_X46Y128        FDCE                                         r  CPU/F_D_reg/reg_loop[60].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.167    19.605 r  CPU/F_D_reg/reg_loop[60].dff/q_reg/Q
                         net (fo=1, routed)           0.110    19.715    CPU/D_X_reg/reg_loop[124].dff/q_reg_3
    SLICE_X46Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[124].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.817    19.666    CPU/D_X_reg/reg_loop[124].dff/clk_out1
    SLICE_X46Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[124].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.451    
                         clock uncertainty            0.180    19.631    
    SLICE_X46Y127        FDCE (Hold_fdce_C_D)         0.056    19.687    CPU/D_X_reg/reg_loop[124].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.687    
                         arrival time                          19.715    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[37].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[101].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.746%)  route 0.173ns (54.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 19.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 19.444 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.556    19.444    CPU/F_D_reg/reg_loop[37].dff/clk_out1
    SLICE_X29Y121        FDCE                                         r  CPU/F_D_reg/reg_loop[37].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDCE (Prop_fdce_C_Q)         0.146    19.590 r  CPU/F_D_reg/reg_loop[37].dff/q_reg/Q
                         net (fo=1, routed)           0.173    19.763    CPU/D_X_reg/reg_loop[101].dff/q_reg_1
    SLICE_X31Y121        FDCE                                         r  CPU/D_X_reg/reg_loop[101].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.824    19.672    CPU/D_X_reg/reg_loop[101].dff/clk_out1
    SLICE_X31Y121        FDCE                                         r  CPU/D_X_reg/reg_loop[101].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.478    
                         clock uncertainty            0.180    19.658    
    SLICE_X31Y121        FDCE (Hold_fdce_C_D)         0.077    19.735    CPU/D_X_reg/reg_loop[101].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.735    
                         arrival time                          19.763    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 VGAControllerInstance/Display/hPos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/Display/hPos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.560    -0.552    VGAControllerInstance/Display/clk_out1
    SLICE_X58Y82         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.388 f  VGAControllerInstance/Display/hPos_reg[8]/Q
                         net (fo=42, routed)          0.106    -0.282    VGAControllerInstance/Display/hPos_reg_n_0_[8]
    SLICE_X59Y82         LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  VGAControllerInstance/Display/hPos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    VGAControllerInstance/Display/hPos[5]
    SLICE_X59Y82         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.829    -0.323    VGAControllerInstance/Display/clk_out1
    SLICE_X59Y82         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[5]/C
                         clock pessimism             -0.216    -0.539    
                         clock uncertainty            0.180    -0.360    
    SLICE_X59Y82         FDCE (Hold_fdce_C_D)         0.092    -0.268    VGAControllerInstance/Display/hPos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[41].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[105].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.303ns  (logic 0.146ns (48.230%)  route 0.157ns (51.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns = ( 19.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 19.441 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    19.441    CPU/F_D_reg/reg_loop[41].dff/clk_out1
    SLICE_X32Y123        FDCE                                         r  CPU/F_D_reg/reg_loop[41].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y123        FDCE (Prop_fdce_C_Q)         0.146    19.587 r  CPU/F_D_reg/reg_loop[41].dff/q_reg/Q
                         net (fo=1, routed)           0.157    19.744    CPU/D_X_reg/reg_loop[105].dff/q_reg_5
    SLICE_X31Y123        FDCE                                         r  CPU/D_X_reg/reg_loop[105].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.821    19.669    CPU/D_X_reg/reg_loop[105].dff/clk_out1
    SLICE_X31Y123        FDCE                                         r  CPU/D_X_reg/reg_loop[105].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.454    
                         clock uncertainty            0.180    19.634    
    SLICE_X31Y123        FDCE (Hold_fdce_C_D)         0.077    19.711    CPU/D_X_reg/reg_loop[105].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.711    
                         arrival time                          19.744    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[56].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[120].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.557%)  route 0.161ns (52.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 19.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 19.440 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.552    19.440    CPU/F_D_reg/reg_loop[56].dff/clk_out1
    SLICE_X43Y127        FDCE                                         r  CPU/F_D_reg/reg_loop[56].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDCE (Prop_fdce_C_Q)         0.146    19.586 r  CPU/F_D_reg/reg_loop[56].dff/q_reg/Q
                         net (fo=1, routed)           0.161    19.747    CPU/D_X_reg/reg_loop[120].dff/q_reg_2
    SLICE_X44Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[120].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.818    19.667    CPU/D_X_reg/reg_loop[120].dff/clk_out1
    SLICE_X44Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[120].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.453    
                         clock uncertainty            0.180    19.633    
    SLICE_X44Y127        FDCE (Hold_fdce_C_D)         0.077    19.710    CPU/D_X_reg/reg_loop[120].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.710    
                         arrival time                          19.747    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[57].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[121].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.360%)  route 0.162ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 19.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 19.440 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.552    19.440    CPU/F_D_reg/reg_loop[57].dff/clk_out1
    SLICE_X43Y127        FDCE                                         r  CPU/F_D_reg/reg_loop[57].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDCE (Prop_fdce_C_Q)         0.146    19.586 r  CPU/F_D_reg/reg_loop[57].dff/q_reg/Q
                         net (fo=1, routed)           0.162    19.748    CPU/D_X_reg/reg_loop[121].dff/q_reg_1
    SLICE_X44Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[121].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.818    19.667    CPU/D_X_reg/reg_loop[121].dff/clk_out1
    SLICE_X44Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[121].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.453    
                         clock uncertainty            0.180    19.633    
    SLICE_X44Y127        FDCE (Hold_fdce_C_D)         0.073    19.706    CPU/D_X_reg/reg_loop[121].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.706    
                         arrival time                          19.748    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[34].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[98].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.163%)  route 0.170ns (53.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 19.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 19.444 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.556    19.444    CPU/F_D_reg/reg_loop[34].dff/clk_out1
    SLICE_X29Y121        FDCE                                         r  CPU/F_D_reg/reg_loop[34].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDCE (Prop_fdce_C_Q)         0.146    19.590 r  CPU/F_D_reg/reg_loop[34].dff/q_reg/Q
                         net (fo=1, routed)           0.170    19.760    CPU/D_X_reg/reg_loop[98].dff/q_reg_2
    SLICE_X28Y121        FDCE                                         r  CPU/D_X_reg/reg_loop[98].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.824    19.672    CPU/D_X_reg/reg_loop[98].dff/clk_out1
    SLICE_X28Y121        FDCE                                         r  CPU/D_X_reg/reg_loop[98].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.457    
                         clock uncertainty            0.180    19.637    
    SLICE_X28Y121        FDCE (Hold_fdce_C_D)         0.077    19.714    CPU/D_X_reg/reg_loop[98].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.714    
                         arrival time                          19.760    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[35].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[99].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.163%)  route 0.170ns (53.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns = ( 19.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 19.442 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.554    19.442    CPU/F_D_reg/reg_loop[35].dff/clk_out1
    SLICE_X29Y123        FDCE                                         r  CPU/F_D_reg/reg_loop[35].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDCE (Prop_fdce_C_Q)         0.146    19.588 r  CPU/F_D_reg/reg_loop[35].dff/q_reg/Q
                         net (fo=1, routed)           0.170    19.758    CPU/D_X_reg/reg_loop[99].dff/q_reg_1
    SLICE_X28Y123        FDCE                                         r  CPU/D_X_reg/reg_loop[99].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.821    19.669    CPU/D_X_reg/reg_loop[99].dff/clk_out1
    SLICE_X28Y123        FDCE                                         r  CPU/D_X_reg/reg_loop[99].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.455    
                         clock uncertainty            0.180    19.635    
    SLICE_X28Y123        FDCE (Hold_fdce_C_D)         0.077    19.712    CPU/D_X_reg/reg_loop[99].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.712    
                         arrival time                          19.758    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[27].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[27].dff/in_enable0
    SLICE_X44Y128        FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[27].dff/clk_out1
    SLICE_X44Y128        FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.180    37.339    
    SLICE_X44Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.134    CPU/PC_reg/reg_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[28].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[28].dff/in_enable0
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[28].dff/clk_out1
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.180    37.339    
    SLICE_X45Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.134    CPU/PC_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[29].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[29].dff/in_enable0
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[29].dff/clk_out1
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.180    37.339    
    SLICE_X45Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.134    CPU/PC_reg/reg_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[30].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[30].dff/in_enable0
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[30].dff/clk_out1
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.180    37.339    
    SLICE_X45Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.134    CPU/PC_reg/reg_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[31].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.629ns  (logic 2.617ns (16.745%)  route 13.012ns (83.255%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 37.948 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.113    33.191    CPU/PC_reg/reg_loop[31].dff/in_enable0
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[31].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.487    37.948    CPU/PC_reg/reg_loop[31].dff/clk_out1
    SLICE_X45Y128        FDCE                                         r  CPU/PC_reg/reg_loop[31].dff/q_reg/C
                         clock pessimism             -0.429    37.519    
                         clock uncertainty           -0.180    37.339    
    SLICE_X45Y128        FDCE (Setup_fdce_C_CE)      -0.205    37.134    CPU/PC_reg/reg_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -33.191    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[24].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.545ns  (logic 2.617ns (16.835%)  route 12.928ns (83.165%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 37.945 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.029    33.107    CPU/PC_reg/reg_loop[24].dff/in_enable0
    SLICE_X44Y126        FDCE                                         r  CPU/PC_reg/reg_loop[24].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.484    37.945    CPU/PC_reg/reg_loop[24].dff/clk_out1
    SLICE_X44Y126        FDCE                                         r  CPU/PC_reg/reg_loop[24].dff/q_reg/C
                         clock pessimism             -0.429    37.516    
                         clock uncertainty           -0.180    37.336    
    SLICE_X44Y126        FDCE (Setup_fdce_C_CE)      -0.205    37.131    CPU/PC_reg/reg_loop[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                         -33.107    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[22].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.574ns  (logic 2.617ns (16.804%)  route 12.957ns (83.196%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 37.945 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.058    33.136    CPU/PC_reg/reg_loop[22].dff/in_enable0
    SLICE_X42Y123        FDCE                                         r  CPU/PC_reg/reg_loop[22].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.484    37.945    CPU/PC_reg/reg_loop[22].dff/clk_out1
    SLICE_X42Y123        FDCE                                         r  CPU/PC_reg/reg_loop[22].dff/q_reg/C
                         clock pessimism             -0.429    37.516    
                         clock uncertainty           -0.180    37.336    
    SLICE_X42Y123        FDCE (Setup_fdce_C_CE)      -0.169    37.167    CPU/PC_reg/reg_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                         -33.136    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[17].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.546ns  (logic 2.617ns (16.834%)  route 12.929ns (83.166%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 37.946 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.029    33.108    CPU/PC_reg/reg_loop[17].dff/in_enable0
    SLICE_X40Y124        FDCE                                         r  CPU/PC_reg/reg_loop[17].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.485    37.946    CPU/PC_reg/reg_loop[17].dff/clk_out1
    SLICE_X40Y124        FDCE                                         r  CPU/PC_reg/reg_loop[17].dff/q_reg/C
                         clock pessimism             -0.412    37.534    
                         clock uncertainty           -0.180    37.354    
    SLICE_X40Y124        FDCE (Setup_fdce_C_CE)      -0.205    37.149    CPU/PC_reg/reg_loop[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.149    
                         arrival time                         -33.108    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[21].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.517ns  (logic 2.617ns (16.866%)  route 12.900ns (83.134%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 37.946 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.000    33.078    CPU/PC_reg/reg_loop[21].dff/in_enable0
    SLICE_X41Y125        FDCE                                         r  CPU/PC_reg/reg_loop[21].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.485    37.946    CPU/PC_reg/reg_loop[21].dff/clk_out1
    SLICE_X41Y125        FDCE                                         r  CPU/PC_reg/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.429    37.517    
                         clock uncertainty           -0.180    37.337    
    SLICE_X41Y125        FDCE (Setup_fdce_C_CE)      -0.205    37.132    CPU/PC_reg/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.132    
                         arrival time                         -33.078    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 CPU/mw_exception_reg/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[23].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        15.511ns  (logic 2.617ns (16.872%)  route 12.894ns (83.128%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 37.946 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns = ( 17.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.609    17.562    CPU/mw_exception_reg/dff/clk_out1
    SLICE_X38Y121        FDCE                                         r  CPU/mw_exception_reg/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.524    18.086 r  CPU/mw_exception_reg/dff/q_reg/Q
                         net (fo=3, routed)           1.266    19.351    CPU/M_W_reg/reg_loop[31].dff/mw_exception
    SLICE_X43Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.475 r  CPU/M_W_reg/reg_loop[31].dff/q_i_12__29/O
                         net (fo=6, routed)           0.856    20.332    CPU/M_W_reg/reg_loop[31].dff/q_reg_31
    SLICE_X43Y118        LUT2 (Prop_lut2_I0_O)        0.149    20.481 r  CPU/M_W_reg/reg_loop[31].dff/q_i_4__108/O
                         net (fo=35, routed)          0.483    20.964    CPU/M_W_reg/reg_loop[31].dff/q_reg_27
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.332    21.296 r  CPU/M_W_reg/reg_loop[31].dff/q_i_16__17/O
                         net (fo=4, routed)           0.997    22.293    CPU/M_W_reg/reg_loop[24].dff/bypass_from_wx_blt_B2
    SLICE_X39Y119        LUT6 (Prop_lut6_I2_O)        0.124    22.417 r  CPU/M_W_reg/reg_loop[24].dff/q_i_7__43/O
                         net (fo=26, routed)          0.666    23.083    CPU/M_W_reg/reg_loop[31].dff/q_reg_76
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124    23.207 f  CPU/M_W_reg/reg_loop[31].dff/q_i_2__217/O
                         net (fo=32, routed)          1.028    24.235    CPU/D_X_reg/reg_loop[29].dff/q_reg_117
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.359 f  CPU/D_X_reg/reg_loop[29].dff/q_i_1__306/O
                         net (fo=7, routed)           0.872    25.231    CPU/D_X_reg/reg_loop[29].dff/q_reg_39
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.124    25.355 f  CPU/D_X_reg/reg_loop[29].dff/q_i_11__15/O
                         net (fo=7, routed)           1.005    26.360    CPU/D_X_reg/reg_loop[29].dff/q_i_11__15_n_0
    SLICE_X38Y127        LUT5 (Prop_lut5_I0_O)        0.124    26.484 f  CPU/D_X_reg/reg_loop[29].dff/q_i_10__9/O
                         net (fo=3, routed)           0.811    27.295    CPU/D_X_reg/reg_loop[29].dff/q_i_10__9_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.124    27.419 r  CPU/D_X_reg/reg_loop[29].dff/q_i_6__22/O
                         net (fo=12, routed)          0.783    28.202    CPU/D_X_reg/reg_loop[29].dff/q_i_6__22_n_0
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    28.326 r  CPU/D_X_reg/reg_loop[29].dff/q_i_7__9/O
                         net (fo=3, routed)           0.425    28.751    CPU/D_X_reg/reg_loop[18].dff/q_i_31
    SLICE_X41Y132        LUT5 (Prop_lut5_I3_O)        0.124    28.875 r  CPU/D_X_reg/reg_loop[18].dff/q_i_8__6/O
                         net (fo=4, routed)           0.942    29.817    CPU/D_X_reg/reg_loop[29].dff/q_i_15__1_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.124    29.941 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.623    30.564    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    30.688 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.440    31.128    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X40Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.702    31.954    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.124    32.078 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.995    33.073    CPU/PC_reg/reg_loop[23].dff/in_enable0
    SLICE_X39Y125        FDCE                                         r  CPU/PC_reg/reg_loop[23].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.485    37.946    CPU/PC_reg/reg_loop[23].dff/clk_out1
    SLICE_X39Y125        FDCE                                         r  CPU/PC_reg/reg_loop[23].dff/q_reg/C
                         clock pessimism             -0.429    37.517    
                         clock uncertainty           -0.180    37.337    
    SLICE_X39Y125        FDCE (Setup_fdce_C_CE)      -0.205    37.132    CPU/PC_reg/reg_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.132    
                         arrival time                         -33.073    
  -------------------------------------------------------------------
                         slack                                  4.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[59].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[123].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 19.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 19.438 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.550    19.438    CPU/F_D_reg/reg_loop[59].dff/clk_out1
    SLICE_X46Y128        FDCE                                         r  CPU/F_D_reg/reg_loop[59].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.167    19.605 r  CPU/F_D_reg/reg_loop[59].dff/q_reg/Q
                         net (fo=1, routed)           0.110    19.715    CPU/D_X_reg/reg_loop[123].dff/q_reg_2
    SLICE_X46Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[123].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.817    19.666    CPU/D_X_reg/reg_loop[123].dff/clk_out1
    SLICE_X46Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[123].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.451    
                         clock uncertainty            0.180    19.631    
    SLICE_X46Y127        FDCE (Hold_fdce_C_D)         0.063    19.694    CPU/D_X_reg/reg_loop[123].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.694    
                         arrival time                          19.715    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[28].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[28].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.363ns  (logic 0.191ns (52.577%)  route 0.172ns (47.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns = ( 19.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( 19.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.557    19.445    CPU/F_D_reg/reg_loop[28].dff/clk_out1
    SLICE_X28Y120        FDCE                                         r  CPU/F_D_reg/reg_loop[28].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDCE (Prop_fdce_C_Q)         0.146    19.591 r  CPU/F_D_reg/reg_loop[28].dff/q_reg/Q
                         net (fo=18, routed)          0.172    19.763    CPU/F_D_reg/reg_loop[30].dff/q_reg_6
    SLICE_X30Y119        LUT6 (Prop_lut6_I3_O)        0.045    19.808 r  CPU/F_D_reg/reg_loop[30].dff/q_i_1__229/O
                         net (fo=1, routed)           0.000    19.808    CPU/D_X_reg/reg_loop[28].dff/q_reg_34[0]
    SLICE_X30Y119        FDCE                                         r  CPU/D_X_reg/reg_loop[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.826    19.674    CPU/D_X_reg/reg_loop[28].dff/clk_out1
    SLICE_X30Y119        FDCE                                         r  CPU/D_X_reg/reg_loop[28].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.480    
                         clock uncertainty            0.180    19.660    
    SLICE_X30Y119        FDCE (Hold_fdce_C_D)         0.125    19.785    CPU/D_X_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.785    
                         arrival time                          19.808    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[60].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[124].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 19.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 19.438 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.550    19.438    CPU/F_D_reg/reg_loop[60].dff/clk_out1
    SLICE_X46Y128        FDCE                                         r  CPU/F_D_reg/reg_loop[60].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.167    19.605 r  CPU/F_D_reg/reg_loop[60].dff/q_reg/Q
                         net (fo=1, routed)           0.110    19.715    CPU/D_X_reg/reg_loop[124].dff/q_reg_3
    SLICE_X46Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[124].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.817    19.666    CPU/D_X_reg/reg_loop[124].dff/clk_out1
    SLICE_X46Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[124].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.451    
                         clock uncertainty            0.180    19.631    
    SLICE_X46Y127        FDCE (Hold_fdce_C_D)         0.056    19.687    CPU/D_X_reg/reg_loop[124].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.687    
                         arrival time                          19.715    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[37].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[101].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.746%)  route 0.173ns (54.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 19.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 19.444 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.556    19.444    CPU/F_D_reg/reg_loop[37].dff/clk_out1
    SLICE_X29Y121        FDCE                                         r  CPU/F_D_reg/reg_loop[37].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDCE (Prop_fdce_C_Q)         0.146    19.590 r  CPU/F_D_reg/reg_loop[37].dff/q_reg/Q
                         net (fo=1, routed)           0.173    19.763    CPU/D_X_reg/reg_loop[101].dff/q_reg_1
    SLICE_X31Y121        FDCE                                         r  CPU/D_X_reg/reg_loop[101].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.824    19.672    CPU/D_X_reg/reg_loop[101].dff/clk_out1
    SLICE_X31Y121        FDCE                                         r  CPU/D_X_reg/reg_loop[101].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.478    
                         clock uncertainty            0.180    19.658    
    SLICE_X31Y121        FDCE (Hold_fdce_C_D)         0.077    19.735    CPU/D_X_reg/reg_loop[101].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.735    
                         arrival time                          19.763    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 VGAControllerInstance/Display/hPos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAControllerInstance/Display/hPos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.560    -0.552    VGAControllerInstance/Display/clk_out1
    SLICE_X58Y82         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.388 f  VGAControllerInstance/Display/hPos_reg[8]/Q
                         net (fo=42, routed)          0.106    -0.282    VGAControllerInstance/Display/hPos_reg_n_0_[8]
    SLICE_X59Y82         LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  VGAControllerInstance/Display/hPos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    VGAControllerInstance/Display/hPos[5]
    SLICE_X59Y82         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.829    -0.323    VGAControllerInstance/Display/clk_out1
    SLICE_X59Y82         FDCE                                         r  VGAControllerInstance/Display/hPos_reg[5]/C
                         clock pessimism             -0.216    -0.539    
                         clock uncertainty            0.180    -0.360    
    SLICE_X59Y82         FDCE (Hold_fdce_C_D)         0.092    -0.268    VGAControllerInstance/Display/hPos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[41].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[105].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.303ns  (logic 0.146ns (48.230%)  route 0.157ns (51.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns = ( 19.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 19.441 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    19.441    CPU/F_D_reg/reg_loop[41].dff/clk_out1
    SLICE_X32Y123        FDCE                                         r  CPU/F_D_reg/reg_loop[41].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y123        FDCE (Prop_fdce_C_Q)         0.146    19.587 r  CPU/F_D_reg/reg_loop[41].dff/q_reg/Q
                         net (fo=1, routed)           0.157    19.744    CPU/D_X_reg/reg_loop[105].dff/q_reg_5
    SLICE_X31Y123        FDCE                                         r  CPU/D_X_reg/reg_loop[105].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.821    19.669    CPU/D_X_reg/reg_loop[105].dff/clk_out1
    SLICE_X31Y123        FDCE                                         r  CPU/D_X_reg/reg_loop[105].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.454    
                         clock uncertainty            0.180    19.634    
    SLICE_X31Y123        FDCE (Hold_fdce_C_D)         0.077    19.711    CPU/D_X_reg/reg_loop[105].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.711    
                         arrival time                          19.744    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[56].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[120].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.557%)  route 0.161ns (52.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 19.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 19.440 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.552    19.440    CPU/F_D_reg/reg_loop[56].dff/clk_out1
    SLICE_X43Y127        FDCE                                         r  CPU/F_D_reg/reg_loop[56].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDCE (Prop_fdce_C_Q)         0.146    19.586 r  CPU/F_D_reg/reg_loop[56].dff/q_reg/Q
                         net (fo=1, routed)           0.161    19.747    CPU/D_X_reg/reg_loop[120].dff/q_reg_2
    SLICE_X44Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[120].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.818    19.667    CPU/D_X_reg/reg_loop[120].dff/clk_out1
    SLICE_X44Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[120].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.453    
                         clock uncertainty            0.180    19.633    
    SLICE_X44Y127        FDCE (Hold_fdce_C_D)         0.077    19.710    CPU/D_X_reg/reg_loop[120].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.710    
                         arrival time                          19.747    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[57].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[121].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.360%)  route 0.162ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 19.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 19.440 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.552    19.440    CPU/F_D_reg/reg_loop[57].dff/clk_out1
    SLICE_X43Y127        FDCE                                         r  CPU/F_D_reg/reg_loop[57].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDCE (Prop_fdce_C_Q)         0.146    19.586 r  CPU/F_D_reg/reg_loop[57].dff/q_reg/Q
                         net (fo=1, routed)           0.162    19.748    CPU/D_X_reg/reg_loop[121].dff/q_reg_1
    SLICE_X44Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[121].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.818    19.667    CPU/D_X_reg/reg_loop[121].dff/clk_out1
    SLICE_X44Y127        FDCE                                         r  CPU/D_X_reg/reg_loop[121].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.453    
                         clock uncertainty            0.180    19.633    
    SLICE_X44Y127        FDCE (Hold_fdce_C_D)         0.073    19.706    CPU/D_X_reg/reg_loop[121].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.706    
                         arrival time                          19.748    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[34].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[98].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.163%)  route 0.170ns (53.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 19.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 19.444 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.556    19.444    CPU/F_D_reg/reg_loop[34].dff/clk_out1
    SLICE_X29Y121        FDCE                                         r  CPU/F_D_reg/reg_loop[34].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDCE (Prop_fdce_C_Q)         0.146    19.590 r  CPU/F_D_reg/reg_loop[34].dff/q_reg/Q
                         net (fo=1, routed)           0.170    19.760    CPU/D_X_reg/reg_loop[98].dff/q_reg_2
    SLICE_X28Y121        FDCE                                         r  CPU/D_X_reg/reg_loop[98].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.824    19.672    CPU/D_X_reg/reg_loop[98].dff/clk_out1
    SLICE_X28Y121        FDCE                                         r  CPU/D_X_reg/reg_loop[98].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.215    19.457    
                         clock uncertainty            0.180    19.637    
    SLICE_X28Y121        FDCE (Hold_fdce_C_D)         0.077    19.714    CPU/D_X_reg/reg_loop[98].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.714    
                         arrival time                          19.760    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[35].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[99].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.163%)  route 0.170ns (53.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns = ( 19.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 19.442 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.554    19.442    CPU/F_D_reg/reg_loop[35].dff/clk_out1
    SLICE_X29Y123        FDCE                                         r  CPU/F_D_reg/reg_loop[35].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDCE (Prop_fdce_C_Q)         0.146    19.588 r  CPU/F_D_reg/reg_loop[35].dff/q_reg/Q
                         net (fo=1, routed)           0.170    19.758    CPU/D_X_reg/reg_loop[99].dff/q_reg_1
    SLICE_X28Y123        FDCE                                         r  CPU/D_X_reg/reg_loop[99].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.821    19.669    CPU/D_X_reg/reg_loop[99].dff/clk_out1
    SLICE_X28Y123        FDCE                                         r  CPU/D_X_reg/reg_loop[99].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.455    
                         clock uncertainty            0.180    19.635    
    SLICE_X28Y123        FDCE (Hold_fdce_C_D)         0.077    19.712    CPU/D_X_reg/reg_loop[99].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.712    
                         arrival time                          19.758    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.698ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff5/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.787ns  (logic 0.831ns (8.491%)  route 8.956ns (91.509%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         6.043    27.356    CPU/multdiv_unit/div_unit/state_counter/tff5/dff/reset_state
    SLICE_X35Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff5/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.678    38.140    CPU/multdiv_unit/div_unit/state_counter/tff5/dff/clk_out1
    SLICE_X35Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff5/dff/q_reg/C
                         clock pessimism             -0.501    37.639    
                         clock uncertainty           -0.180    37.459    
    SLICE_X35Y156        FDCE (Recov_fdce_C_CLR)     -0.405    37.054    CPU/multdiv_unit/div_unit/state_counter/tff5/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.054    
                         arrival time                         -27.356    
  -------------------------------------------------------------------
                         slack                                  9.698    

Slack (MET) :             9.784ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.787ns  (logic 0.831ns (8.491%)  route 8.956ns (91.509%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         6.043    27.356    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/reset_state
    SLICE_X34Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.678    38.140    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/clk_out1
    SLICE_X34Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_reg/C
                         clock pessimism             -0.501    37.639    
                         clock uncertainty           -0.180    37.459    
    SLICE_X34Y156        FDCE (Recov_fdce_C_CLR)     -0.319    37.140    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.140    
                         arrival time                         -27.356    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.784ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff4/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.787ns  (logic 0.831ns (8.491%)  route 8.956ns (91.509%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         6.043    27.356    CPU/multdiv_unit/div_unit/state_counter/tff4/dff/reset_state
    SLICE_X34Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff4/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.678    38.140    CPU/multdiv_unit/div_unit/state_counter/tff4/dff/clk_out1
    SLICE_X34Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff4/dff/q_reg/C
                         clock pessimism             -0.501    37.639    
                         clock uncertainty           -0.180    37.459    
    SLICE_X34Y156        FDCE (Recov_fdce_C_CLR)     -0.319    37.140    CPU/multdiv_unit/div_unit/state_counter/tff4/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.140    
                         arrival time                         -27.356    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff0/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.479ns  (logic 0.831ns (8.766%)  route 8.648ns (91.234%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.735    27.048    CPU/multdiv_unit/div_unit/state_counter/tff0/dff/reset_state
    SLICE_X33Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff0/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.679    38.141    CPU/multdiv_unit/div_unit/state_counter/tff0/dff/clk_out1
    SLICE_X33Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff0/dff/q_reg/C
                         clock pessimism             -0.501    37.640    
                         clock uncertainty           -0.180    37.460    
    SLICE_X33Y156        FDCE (Recov_fdce_C_CLR)     -0.405    37.055    CPU/multdiv_unit/div_unit/state_counter/tff0/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.055    
                         arrival time                         -27.048    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff1/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.479ns  (logic 0.831ns (8.766%)  route 8.648ns (91.234%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.735    27.048    CPU/multdiv_unit/div_unit/state_counter/tff1/dff/reset_state
    SLICE_X33Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.679    38.141    CPU/multdiv_unit/div_unit/state_counter/tff1/dff/clk_out1
    SLICE_X33Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff1/dff/q_reg/C
                         clock pessimism             -0.501    37.640    
                         clock uncertainty           -0.180    37.460    
    SLICE_X33Y156        FDCE (Recov_fdce_C_CLR)     -0.405    37.055    CPU/multdiv_unit/div_unit/state_counter/tff1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.055    
                         arrival time                         -27.048    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff2/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.479ns  (logic 0.831ns (8.766%)  route 8.648ns (91.234%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.735    27.048    CPU/multdiv_unit/div_unit/state_counter/tff2/dff/reset_state
    SLICE_X33Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff2/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.679    38.141    CPU/multdiv_unit/div_unit/state_counter/tff2/dff/clk_out1
    SLICE_X33Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff2/dff/q_reg/C
                         clock pessimism             -0.501    37.640    
                         clock uncertainty           -0.180    37.460    
    SLICE_X33Y156        FDCE (Recov_fdce_C_CLR)     -0.405    37.055    CPU/multdiv_unit/div_unit/state_counter/tff2/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.055    
                         arrival time                         -27.048    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.250ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.216ns  (logic 0.831ns (9.017%)  route 8.385ns (90.983%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 37.963 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.472    26.785    CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/reset_state
    SLICE_X38Y144        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.502    37.963    CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/clk_out1
    SLICE_X38Y144        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/q_reg/C
                         clock pessimism             -0.429    37.534    
                         clock uncertainty           -0.180    37.354    
    SLICE_X38Y144        FDCE (Recov_fdce_C_CLR)     -0.319    37.035    CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.035    
                         arrival time                         -26.785    
  -------------------------------------------------------------------
                         slack                                 10.250    

Slack (MET) :             10.309ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.073ns  (logic 0.831ns (9.159%)  route 8.242ns (90.841%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.329    26.642    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/reset_state
    SLICE_X32Y144        FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.504    37.965    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/clk_out1
    SLICE_X32Y144        FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/q_reg/C
                         clock pessimism             -0.429    37.536    
                         clock uncertainty           -0.180    37.356    
    SLICE_X32Y144        FDCE (Recov_fdce_C_CLR)     -0.405    36.951    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.951    
                         arrival time                         -26.642    
  -------------------------------------------------------------------
                         slack                                 10.309    

Slack (MET) :             10.309ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.073ns  (logic 0.831ns (9.159%)  route 8.242ns (90.841%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.329    26.642    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/reset_state
    SLICE_X32Y144        FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.504    37.965    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/clk_out1
    SLICE_X32Y144        FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/q_reg/C
                         clock pessimism             -0.429    37.536    
                         clock uncertainty           -0.180    37.356    
    SLICE_X32Y144        FDCE (Recov_fdce_C_CLR)     -0.405    36.951    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.951    
                         arrival time                         -26.642    
  -------------------------------------------------------------------
                         slack                                 10.309    

Slack (MET) :             10.468ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        8.913ns  (logic 0.831ns (9.323%)  route 8.082ns (90.677%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.169    26.482    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/reset_state
    SLICE_X37Y144        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.503    37.964    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/clk_out1
    SLICE_X37Y144        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/C
                         clock pessimism             -0.429    37.535    
                         clock uncertainty           -0.180    37.355    
    SLICE_X37Y144        FDCE (Recov_fdce_C_CLR)     -0.405    36.950    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.950    
                         arrival time                         -26.482    
  -------------------------------------------------------------------
                         slack                                 10.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.857%)  route 0.316ns (69.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.560    -0.552    CPU/multdiv_unit/ready_flag_reg/dff/clk_out1
    SLICE_X36Y135        FDCE                                         r  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.411 f  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.316    -0.095    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg_1
    SLICE_X35Y126        FDCE                                         f  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.820    -0.332    CPU/multdiv_unit/op_in_progress_reg/dff/clk_out1
    SLICE_X35Y126        FDCE                                         r  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/C
                         clock pessimism             -0.215    -0.547    
    SLICE_X35Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.186ns (15.952%)  route 0.980ns (84.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.807     0.607    CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/reset_state
    SLICE_X30Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/clk_out1
    SLICE_X30Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X30Y134        FDCE (Remov_fdce_C_CLR)     -0.067    -0.583    CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.186ns (15.952%)  route 0.980ns (84.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.807     0.607    CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/reset_state
    SLICE_X30Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/clk_out1
    SLICE_X30Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X30Y134        FDCE (Remov_fdce_C_CLR)     -0.067    -0.583    CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.186ns (16.239%)  route 0.959ns (83.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.787     0.586    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/reset_state
    SLICE_X29Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/clk_out1
    SLICE_X29Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X29Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.608    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.186ns (16.211%)  route 0.961ns (83.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.789     0.588    CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/reset_state
    SLICE_X33Y134        FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/clk_out1
    SLICE_X33Y134        FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X33Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.608    CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.150%)  route 0.966ns (83.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.793     0.593    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/reset_state
    SLICE_X32Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/clk_out1
    SLICE_X32Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X32Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.608    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.150%)  route 0.966ns (83.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.793     0.593    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/reset_state
    SLICE_X32Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/clk_out1
    SLICE_X32Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X32Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.608    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.150%)  route 0.966ns (83.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.793     0.593    CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/reset_state
    SLICE_X32Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/clk_out1
    SLICE_X32Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X32Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.608    CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.186ns (16.129%)  route 0.967ns (83.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.795     0.594    CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/reset_state
    SLICE_X32Y136        FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.831    -0.321    CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/clk_out1
    SLICE_X32Y136        FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/q_reg/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X32Y136        FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.186ns (16.129%)  route 0.967ns (83.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.795     0.594    CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/reset_state
    SLICE_X32Y136        FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.831    -0.321    CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/clk_out1
    SLICE_X32Y136        FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/q_reg/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X32Y136        FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  1.201    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.698ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff5/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.787ns  (logic 0.831ns (8.491%)  route 8.956ns (91.509%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         6.043    27.356    CPU/multdiv_unit/div_unit/state_counter/tff5/dff/reset_state
    SLICE_X35Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff5/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.678    38.140    CPU/multdiv_unit/div_unit/state_counter/tff5/dff/clk_out1
    SLICE_X35Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff5/dff/q_reg/C
                         clock pessimism             -0.501    37.639    
                         clock uncertainty           -0.180    37.459    
    SLICE_X35Y156        FDCE (Recov_fdce_C_CLR)     -0.405    37.054    CPU/multdiv_unit/div_unit/state_counter/tff5/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.054    
                         arrival time                         -27.356    
  -------------------------------------------------------------------
                         slack                                  9.698    

Slack (MET) :             9.784ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.787ns  (logic 0.831ns (8.491%)  route 8.956ns (91.509%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         6.043    27.356    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/reset_state
    SLICE_X34Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.678    38.140    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/clk_out1
    SLICE_X34Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_reg/C
                         clock pessimism             -0.501    37.639    
                         clock uncertainty           -0.180    37.459    
    SLICE_X34Y156        FDCE (Recov_fdce_C_CLR)     -0.319    37.140    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.140    
                         arrival time                         -27.356    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.784ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff4/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.787ns  (logic 0.831ns (8.491%)  route 8.956ns (91.509%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         6.043    27.356    CPU/multdiv_unit/div_unit/state_counter/tff4/dff/reset_state
    SLICE_X34Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff4/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.678    38.140    CPU/multdiv_unit/div_unit/state_counter/tff4/dff/clk_out1
    SLICE_X34Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff4/dff/q_reg/C
                         clock pessimism             -0.501    37.639    
                         clock uncertainty           -0.180    37.459    
    SLICE_X34Y156        FDCE (Recov_fdce_C_CLR)     -0.319    37.140    CPU/multdiv_unit/div_unit/state_counter/tff4/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.140    
                         arrival time                         -27.356    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff0/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.479ns  (logic 0.831ns (8.766%)  route 8.648ns (91.234%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.735    27.048    CPU/multdiv_unit/div_unit/state_counter/tff0/dff/reset_state
    SLICE_X33Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff0/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.679    38.141    CPU/multdiv_unit/div_unit/state_counter/tff0/dff/clk_out1
    SLICE_X33Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff0/dff/q_reg/C
                         clock pessimism             -0.501    37.640    
                         clock uncertainty           -0.180    37.460    
    SLICE_X33Y156        FDCE (Recov_fdce_C_CLR)     -0.405    37.055    CPU/multdiv_unit/div_unit/state_counter/tff0/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.055    
                         arrival time                         -27.048    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff1/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.479ns  (logic 0.831ns (8.766%)  route 8.648ns (91.234%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.735    27.048    CPU/multdiv_unit/div_unit/state_counter/tff1/dff/reset_state
    SLICE_X33Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.679    38.141    CPU/multdiv_unit/div_unit/state_counter/tff1/dff/clk_out1
    SLICE_X33Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff1/dff/q_reg/C
                         clock pessimism             -0.501    37.640    
                         clock uncertainty           -0.180    37.460    
    SLICE_X33Y156        FDCE (Recov_fdce_C_CLR)     -0.405    37.055    CPU/multdiv_unit/div_unit/state_counter/tff1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.055    
                         arrival time                         -27.048    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff2/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.479ns  (logic 0.831ns (8.766%)  route 8.648ns (91.234%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.735    27.048    CPU/multdiv_unit/div_unit/state_counter/tff2/dff/reset_state
    SLICE_X33Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff2/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.679    38.141    CPU/multdiv_unit/div_unit/state_counter/tff2/dff/clk_out1
    SLICE_X33Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff2/dff/q_reg/C
                         clock pessimism             -0.501    37.640    
                         clock uncertainty           -0.180    37.460    
    SLICE_X33Y156        FDCE (Recov_fdce_C_CLR)     -0.405    37.055    CPU/multdiv_unit/div_unit/state_counter/tff2/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.055    
                         arrival time                         -27.048    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.250ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.216ns  (logic 0.831ns (9.017%)  route 8.385ns (90.983%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 37.963 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.472    26.785    CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/reset_state
    SLICE_X38Y144        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.502    37.963    CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/clk_out1
    SLICE_X38Y144        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/q_reg/C
                         clock pessimism             -0.429    37.534    
                         clock uncertainty           -0.180    37.354    
    SLICE_X38Y144        FDCE (Recov_fdce_C_CLR)     -0.319    37.035    CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.035    
                         arrival time                         -26.785    
  -------------------------------------------------------------------
                         slack                                 10.250    

Slack (MET) :             10.309ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.073ns  (logic 0.831ns (9.159%)  route 8.242ns (90.841%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.329    26.642    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/reset_state
    SLICE_X32Y144        FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.504    37.965    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/clk_out1
    SLICE_X32Y144        FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/q_reg/C
                         clock pessimism             -0.429    37.536    
                         clock uncertainty           -0.180    37.356    
    SLICE_X32Y144        FDCE (Recov_fdce_C_CLR)     -0.405    36.951    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.951    
                         arrival time                         -26.642    
  -------------------------------------------------------------------
                         slack                                 10.309    

Slack (MET) :             10.309ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.073ns  (logic 0.831ns (9.159%)  route 8.242ns (90.841%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.329    26.642    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/reset_state
    SLICE_X32Y144        FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.504    37.965    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/clk_out1
    SLICE_X32Y144        FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/q_reg/C
                         clock pessimism             -0.429    37.536    
                         clock uncertainty           -0.180    37.356    
    SLICE_X32Y144        FDCE (Recov_fdce_C_CLR)     -0.405    36.951    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.951    
                         arrival time                         -26.642    
  -------------------------------------------------------------------
                         slack                                 10.309    

Slack (MET) :             10.468ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        8.913ns  (logic 0.831ns (9.323%)  route 8.082ns (90.677%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.169    26.482    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/reset_state
    SLICE_X37Y144        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.503    37.964    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/clk_out1
    SLICE_X37Y144        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/C
                         clock pessimism             -0.429    37.535    
                         clock uncertainty           -0.180    37.355    
    SLICE_X37Y144        FDCE (Recov_fdce_C_CLR)     -0.405    36.950    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.950    
                         arrival time                         -26.482    
  -------------------------------------------------------------------
                         slack                                 10.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.857%)  route 0.316ns (69.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.560    -0.552    CPU/multdiv_unit/ready_flag_reg/dff/clk_out1
    SLICE_X36Y135        FDCE                                         r  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.411 f  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.316    -0.095    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg_1
    SLICE_X35Y126        FDCE                                         f  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.820    -0.332    CPU/multdiv_unit/op_in_progress_reg/dff/clk_out1
    SLICE_X35Y126        FDCE                                         r  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/C
                         clock pessimism             -0.215    -0.547    
                         clock uncertainty            0.180    -0.367    
    SLICE_X35Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.186ns (15.952%)  route 0.980ns (84.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.807     0.607    CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/reset_state
    SLICE_X30Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/clk_out1
    SLICE_X30Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.180    -0.336    
    SLICE_X30Y134        FDCE (Remov_fdce_C_CLR)     -0.067    -0.403    CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.186ns (15.952%)  route 0.980ns (84.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.807     0.607    CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/reset_state
    SLICE_X30Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/clk_out1
    SLICE_X30Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.180    -0.336    
    SLICE_X30Y134        FDCE (Remov_fdce_C_CLR)     -0.067    -0.403    CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.186ns (16.239%)  route 0.959ns (83.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.787     0.586    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/reset_state
    SLICE_X29Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/clk_out1
    SLICE_X29Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.180    -0.336    
    SLICE_X29Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.186ns (16.211%)  route 0.961ns (83.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.789     0.588    CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/reset_state
    SLICE_X33Y134        FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/clk_out1
    SLICE_X33Y134        FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.180    -0.336    
    SLICE_X33Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.150%)  route 0.966ns (83.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.793     0.593    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/reset_state
    SLICE_X32Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/clk_out1
    SLICE_X32Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.180    -0.336    
    SLICE_X32Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.150%)  route 0.966ns (83.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.793     0.593    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/reset_state
    SLICE_X32Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/clk_out1
    SLICE_X32Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.180    -0.336    
    SLICE_X32Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.150%)  route 0.966ns (83.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.793     0.593    CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/reset_state
    SLICE_X32Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/clk_out1
    SLICE_X32Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.180    -0.336    
    SLICE_X32Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.186ns (16.129%)  route 0.967ns (83.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.795     0.594    CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/reset_state
    SLICE_X32Y136        FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.831    -0.321    CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/clk_out1
    SLICE_X32Y136        FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/q_reg/C
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.180    -0.335    
    SLICE_X32Y136        FDCE (Remov_fdce_C_CLR)     -0.092    -0.427    CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.186ns (16.129%)  route 0.967ns (83.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.795     0.594    CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/reset_state
    SLICE_X32Y136        FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.831    -0.321    CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/clk_out1
    SLICE_X32Y136        FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/q_reg/C
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.180    -0.335    
    SLICE_X32Y136        FDCE (Remov_fdce_C_CLR)     -0.092    -0.427    CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  1.021    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.698ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff5/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.787ns  (logic 0.831ns (8.491%)  route 8.956ns (91.509%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         6.043    27.356    CPU/multdiv_unit/div_unit/state_counter/tff5/dff/reset_state
    SLICE_X35Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff5/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.678    38.140    CPU/multdiv_unit/div_unit/state_counter/tff5/dff/clk_out1
    SLICE_X35Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff5/dff/q_reg/C
                         clock pessimism             -0.501    37.639    
                         clock uncertainty           -0.180    37.459    
    SLICE_X35Y156        FDCE (Recov_fdce_C_CLR)     -0.405    37.054    CPU/multdiv_unit/div_unit/state_counter/tff5/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.054    
                         arrival time                         -27.356    
  -------------------------------------------------------------------
                         slack                                  9.698    

Slack (MET) :             9.784ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.787ns  (logic 0.831ns (8.491%)  route 8.956ns (91.509%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         6.043    27.356    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/reset_state
    SLICE_X34Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.678    38.140    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/clk_out1
    SLICE_X34Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_reg/C
                         clock pessimism             -0.501    37.639    
                         clock uncertainty           -0.180    37.459    
    SLICE_X34Y156        FDCE (Recov_fdce_C_CLR)     -0.319    37.140    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.140    
                         arrival time                         -27.356    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.784ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff4/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.787ns  (logic 0.831ns (8.491%)  route 8.956ns (91.509%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         6.043    27.356    CPU/multdiv_unit/div_unit/state_counter/tff4/dff/reset_state
    SLICE_X34Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff4/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.678    38.140    CPU/multdiv_unit/div_unit/state_counter/tff4/dff/clk_out1
    SLICE_X34Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff4/dff/q_reg/C
                         clock pessimism             -0.501    37.639    
                         clock uncertainty           -0.180    37.459    
    SLICE_X34Y156        FDCE (Recov_fdce_C_CLR)     -0.319    37.140    CPU/multdiv_unit/div_unit/state_counter/tff4/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.140    
                         arrival time                         -27.356    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff0/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.479ns  (logic 0.831ns (8.766%)  route 8.648ns (91.234%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.735    27.048    CPU/multdiv_unit/div_unit/state_counter/tff0/dff/reset_state
    SLICE_X33Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff0/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.679    38.141    CPU/multdiv_unit/div_unit/state_counter/tff0/dff/clk_out1
    SLICE_X33Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff0/dff/q_reg/C
                         clock pessimism             -0.501    37.640    
                         clock uncertainty           -0.180    37.460    
    SLICE_X33Y156        FDCE (Recov_fdce_C_CLR)     -0.405    37.055    CPU/multdiv_unit/div_unit/state_counter/tff0/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.055    
                         arrival time                         -27.048    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff1/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.479ns  (logic 0.831ns (8.766%)  route 8.648ns (91.234%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.735    27.048    CPU/multdiv_unit/div_unit/state_counter/tff1/dff/reset_state
    SLICE_X33Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.679    38.141    CPU/multdiv_unit/div_unit/state_counter/tff1/dff/clk_out1
    SLICE_X33Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff1/dff/q_reg/C
                         clock pessimism             -0.501    37.640    
                         clock uncertainty           -0.180    37.460    
    SLICE_X33Y156        FDCE (Recov_fdce_C_CLR)     -0.405    37.055    CPU/multdiv_unit/div_unit/state_counter/tff1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.055    
                         arrival time                         -27.048    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff2/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.479ns  (logic 0.831ns (8.766%)  route 8.648ns (91.234%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.735    27.048    CPU/multdiv_unit/div_unit/state_counter/tff2/dff/reset_state
    SLICE_X33Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff2/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.679    38.141    CPU/multdiv_unit/div_unit/state_counter/tff2/dff/clk_out1
    SLICE_X33Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff2/dff/q_reg/C
                         clock pessimism             -0.501    37.640    
                         clock uncertainty           -0.180    37.460    
    SLICE_X33Y156        FDCE (Recov_fdce_C_CLR)     -0.405    37.055    CPU/multdiv_unit/div_unit/state_counter/tff2/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.055    
                         arrival time                         -27.048    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.250ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.216ns  (logic 0.831ns (9.017%)  route 8.385ns (90.983%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 37.963 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.472    26.785    CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/reset_state
    SLICE_X38Y144        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.502    37.963    CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/clk_out1
    SLICE_X38Y144        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/q_reg/C
                         clock pessimism             -0.429    37.534    
                         clock uncertainty           -0.180    37.354    
    SLICE_X38Y144        FDCE (Recov_fdce_C_CLR)     -0.319    37.035    CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.035    
                         arrival time                         -26.785    
  -------------------------------------------------------------------
                         slack                                 10.250    

Slack (MET) :             10.309ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.073ns  (logic 0.831ns (9.159%)  route 8.242ns (90.841%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.329    26.642    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/reset_state
    SLICE_X32Y144        FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.504    37.965    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/clk_out1
    SLICE_X32Y144        FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/q_reg/C
                         clock pessimism             -0.429    37.536    
                         clock uncertainty           -0.180    37.356    
    SLICE_X32Y144        FDCE (Recov_fdce_C_CLR)     -0.405    36.951    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.951    
                         arrival time                         -26.642    
  -------------------------------------------------------------------
                         slack                                 10.309    

Slack (MET) :             10.309ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        9.073ns  (logic 0.831ns (9.159%)  route 8.242ns (90.841%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.329    26.642    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/reset_state
    SLICE_X32Y144        FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.504    37.965    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/clk_out1
    SLICE_X32Y144        FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/q_reg/C
                         clock pessimism             -0.429    37.536    
                         clock uncertainty           -0.180    37.356    
    SLICE_X32Y144        FDCE (Recov_fdce_C_CLR)     -0.405    36.951    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.951    
                         arrival time                         -26.642    
  -------------------------------------------------------------------
                         slack                                 10.309    

Slack (MET) :             10.468ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        8.913ns  (logic 0.831ns (9.323%)  route 8.082ns (90.677%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.169    26.482    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/reset_state
    SLICE_X37Y144        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.503    37.964    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/clk_out1
    SLICE_X37Y144        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/C
                         clock pessimism             -0.429    37.535    
                         clock uncertainty           -0.180    37.355    
    SLICE_X37Y144        FDCE (Recov_fdce_C_CLR)     -0.405    36.950    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.950    
                         arrival time                         -26.482    
  -------------------------------------------------------------------
                         slack                                 10.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.857%)  route 0.316ns (69.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.560    -0.552    CPU/multdiv_unit/ready_flag_reg/dff/clk_out1
    SLICE_X36Y135        FDCE                                         r  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.411 f  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.316    -0.095    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg_1
    SLICE_X35Y126        FDCE                                         f  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.820    -0.332    CPU/multdiv_unit/op_in_progress_reg/dff/clk_out1
    SLICE_X35Y126        FDCE                                         r  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/C
                         clock pessimism             -0.215    -0.547    
                         clock uncertainty            0.180    -0.367    
    SLICE_X35Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.186ns (15.952%)  route 0.980ns (84.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.807     0.607    CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/reset_state
    SLICE_X30Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/clk_out1
    SLICE_X30Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.180    -0.336    
    SLICE_X30Y134        FDCE (Remov_fdce_C_CLR)     -0.067    -0.403    CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.186ns (15.952%)  route 0.980ns (84.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.807     0.607    CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/reset_state
    SLICE_X30Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/clk_out1
    SLICE_X30Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.180    -0.336    
    SLICE_X30Y134        FDCE (Remov_fdce_C_CLR)     -0.067    -0.403    CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.186ns (16.239%)  route 0.959ns (83.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.787     0.586    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/reset_state
    SLICE_X29Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/clk_out1
    SLICE_X29Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.180    -0.336    
    SLICE_X29Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.186ns (16.211%)  route 0.961ns (83.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.789     0.588    CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/reset_state
    SLICE_X33Y134        FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/clk_out1
    SLICE_X33Y134        FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.180    -0.336    
    SLICE_X33Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.150%)  route 0.966ns (83.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.793     0.593    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/reset_state
    SLICE_X32Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/clk_out1
    SLICE_X32Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.180    -0.336    
    SLICE_X32Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.150%)  route 0.966ns (83.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.793     0.593    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/reset_state
    SLICE_X32Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/clk_out1
    SLICE_X32Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.180    -0.336    
    SLICE_X32Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.150%)  route 0.966ns (83.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.793     0.593    CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/reset_state
    SLICE_X32Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/clk_out1
    SLICE_X32Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
                         clock uncertainty            0.180    -0.336    
    SLICE_X32Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.186ns (16.129%)  route 0.967ns (83.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.795     0.594    CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/reset_state
    SLICE_X32Y136        FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.831    -0.321    CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/clk_out1
    SLICE_X32Y136        FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/q_reg/C
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.180    -0.335    
    SLICE_X32Y136        FDCE (Remov_fdce_C_CLR)     -0.092    -0.427    CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.186ns (16.129%)  route 0.967ns (83.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.795     0.594    CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/reset_state
    SLICE_X32Y136        FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.831    -0.321    CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/clk_out1
    SLICE_X32Y136        FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/q_reg/C
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.180    -0.335    
    SLICE_X32Y136        FDCE (Remov_fdce_C_CLR)     -0.092    -0.427    CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  1.021    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.717ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff5/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.787ns  (logic 0.831ns (8.491%)  route 8.956ns (91.509%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         6.043    27.356    CPU/multdiv_unit/div_unit/state_counter/tff5/dff/reset_state
    SLICE_X35Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff5/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.678    38.140    CPU/multdiv_unit/div_unit/state_counter/tff5/dff/clk_out1
    SLICE_X35Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff5/dff/q_reg/C
                         clock pessimism             -0.501    37.639    
                         clock uncertainty           -0.161    37.478    
    SLICE_X35Y156        FDCE (Recov_fdce_C_CLR)     -0.405    37.073    CPU/multdiv_unit/div_unit/state_counter/tff5/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -27.356    
  -------------------------------------------------------------------
                         slack                                  9.717    

Slack (MET) :             9.803ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.787ns  (logic 0.831ns (8.491%)  route 8.956ns (91.509%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         6.043    27.356    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/reset_state
    SLICE_X34Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.678    38.140    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/clk_out1
    SLICE_X34Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_reg/C
                         clock pessimism             -0.501    37.639    
                         clock uncertainty           -0.161    37.478    
    SLICE_X34Y156        FDCE (Recov_fdce_C_CLR)     -0.319    37.159    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.159    
                         arrival time                         -27.356    
  -------------------------------------------------------------------
                         slack                                  9.803    

Slack (MET) :             9.803ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff4/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.787ns  (logic 0.831ns (8.491%)  route 8.956ns (91.509%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 38.140 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         6.043    27.356    CPU/multdiv_unit/div_unit/state_counter/tff4/dff/reset_state
    SLICE_X34Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff4/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.678    38.140    CPU/multdiv_unit/div_unit/state_counter/tff4/dff/clk_out1
    SLICE_X34Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff4/dff/q_reg/C
                         clock pessimism             -0.501    37.639    
                         clock uncertainty           -0.161    37.478    
    SLICE_X34Y156        FDCE (Recov_fdce_C_CLR)     -0.319    37.159    CPU/multdiv_unit/div_unit/state_counter/tff4/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.159    
                         arrival time                         -27.356    
  -------------------------------------------------------------------
                         slack                                  9.803    

Slack (MET) :             10.025ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff0/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.479ns  (logic 0.831ns (8.766%)  route 8.648ns (91.234%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.735    27.048    CPU/multdiv_unit/div_unit/state_counter/tff0/dff/reset_state
    SLICE_X33Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff0/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.679    38.141    CPU/multdiv_unit/div_unit/state_counter/tff0/dff/clk_out1
    SLICE_X33Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff0/dff/q_reg/C
                         clock pessimism             -0.501    37.640    
                         clock uncertainty           -0.161    37.479    
    SLICE_X33Y156        FDCE (Recov_fdce_C_CLR)     -0.405    37.074    CPU/multdiv_unit/div_unit/state_counter/tff0/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.074    
                         arrival time                         -27.048    
  -------------------------------------------------------------------
                         slack                                 10.025    

Slack (MET) :             10.025ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff1/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.479ns  (logic 0.831ns (8.766%)  route 8.648ns (91.234%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.735    27.048    CPU/multdiv_unit/div_unit/state_counter/tff1/dff/reset_state
    SLICE_X33Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.679    38.141    CPU/multdiv_unit/div_unit/state_counter/tff1/dff/clk_out1
    SLICE_X33Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff1/dff/q_reg/C
                         clock pessimism             -0.501    37.640    
                         clock uncertainty           -0.161    37.479    
    SLICE_X33Y156        FDCE (Recov_fdce_C_CLR)     -0.405    37.074    CPU/multdiv_unit/div_unit/state_counter/tff1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.074    
                         arrival time                         -27.048    
  -------------------------------------------------------------------
                         slack                                 10.025    

Slack (MET) :             10.025ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/state_counter/tff2/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.479ns  (logic 0.831ns (8.766%)  route 8.648ns (91.234%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 38.141 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.735    27.048    CPU/multdiv_unit/div_unit/state_counter/tff2/dff/reset_state
    SLICE_X33Y156        FDCE                                         f  CPU/multdiv_unit/div_unit/state_counter/tff2/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.679    38.141    CPU/multdiv_unit/div_unit/state_counter/tff2/dff/clk_out1
    SLICE_X33Y156        FDCE                                         r  CPU/multdiv_unit/div_unit/state_counter/tff2/dff/q_reg/C
                         clock pessimism             -0.501    37.640    
                         clock uncertainty           -0.161    37.479    
    SLICE_X33Y156        FDCE (Recov_fdce_C_CLR)     -0.405    37.074    CPU/multdiv_unit/div_unit/state_counter/tff2/dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.074    
                         arrival time                         -27.048    
  -------------------------------------------------------------------
                         slack                                 10.025    

Slack (MET) :             10.269ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.216ns  (logic 0.831ns (9.017%)  route 8.385ns (90.983%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 37.963 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.472    26.785    CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/reset_state
    SLICE_X38Y144        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.502    37.963    CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/clk_out1
    SLICE_X38Y144        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/q_reg/C
                         clock pessimism             -0.429    37.534    
                         clock uncertainty           -0.161    37.373    
    SLICE_X38Y144        FDCE (Recov_fdce_C_CLR)     -0.319    37.054    CPU/multdiv_unit/div_unit/working_register/reg_loop[44].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.054    
                         arrival time                         -26.785    
  -------------------------------------------------------------------
                         slack                                 10.269    

Slack (MET) :             10.328ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.073ns  (logic 0.831ns (9.159%)  route 8.242ns (90.841%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.329    26.642    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/reset_state
    SLICE_X32Y144        FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.504    37.965    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/clk_out1
    SLICE_X32Y144        FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/q_reg/C
                         clock pessimism             -0.429    37.536    
                         clock uncertainty           -0.161    37.375    
    SLICE_X32Y144        FDCE (Recov_fdce_C_CLR)     -0.405    36.970    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.970    
                         arrival time                         -26.642    
  -------------------------------------------------------------------
                         slack                                 10.328    

Slack (MET) :             10.328ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        9.073ns  (logic 0.831ns (9.159%)  route 8.242ns (90.841%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.329    26.642    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/reset_state
    SLICE_X32Y144        FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.504    37.965    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/clk_out1
    SLICE_X32Y144        FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/q_reg/C
                         clock pessimism             -0.429    37.536    
                         clock uncertainty           -0.161    37.375    
    SLICE_X32Y144        FDCE (Recov_fdce_C_CLR)     -0.405    36.970    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[37].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.970    
                         arrival time                         -26.642    
  -------------------------------------------------------------------
                         slack                                 10.328    

Slack (MET) :             10.486ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        8.913ns  (logic 0.831ns (9.323%)  route 8.082ns (90.677%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X31Y117        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.391    19.419    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.124    19.543 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           0.777    20.320    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X33Y121        LUT3 (Prop_lut3_I2_O)        0.124    20.444 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.745    21.189    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X33Y124        LUT4 (Prop_lut4_I3_O)        0.124    21.313 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         5.169    26.482    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/reset_state
    SLICE_X37Y144        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        1.503    37.964    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/clk_out1
    SLICE_X37Y144        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg/C
                         clock pessimism             -0.429    37.535    
                         clock uncertainty           -0.161    37.374    
    SLICE_X37Y144        FDCE (Recov_fdce_C_CLR)     -0.405    36.969    CPU/multdiv_unit/div_unit/working_register/reg_loop[46].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.969    
                         arrival time                         -26.482    
  -------------------------------------------------------------------
                         slack                                 10.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.857%)  route 0.316ns (69.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.560    -0.552    CPU/multdiv_unit/ready_flag_reg/dff/clk_out1
    SLICE_X36Y135        FDCE                                         r  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.411 f  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.316    -0.095    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg_1
    SLICE_X35Y126        FDCE                                         f  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.820    -0.332    CPU/multdiv_unit/op_in_progress_reg/dff/clk_out1
    SLICE_X35Y126        FDCE                                         r  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/C
                         clock pessimism             -0.215    -0.547    
    SLICE_X35Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.186ns (15.952%)  route 0.980ns (84.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.807     0.607    CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/reset_state
    SLICE_X30Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/clk_out1
    SLICE_X30Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X30Y134        FDCE (Remov_fdce_C_CLR)     -0.067    -0.583    CPU/multdiv_unit/div_unit/working_register/reg_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.186ns (15.952%)  route 0.980ns (84.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.807     0.607    CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/reset_state
    SLICE_X30Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/clk_out1
    SLICE_X30Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X30Y134        FDCE (Remov_fdce_C_CLR)     -0.067    -0.583    CPU/multdiv_unit/div_unit/working_register/reg_loop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.186ns (16.239%)  route 0.959ns (83.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.787     0.586    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/reset_state
    SLICE_X29Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/clk_out1
    SLICE_X29Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X29Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.608    CPU/multdiv_unit/div_unit/working_register/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.186ns (16.211%)  route 0.961ns (83.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.789     0.588    CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/reset_state
    SLICE_X33Y134        FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/clk_out1
    SLICE_X33Y134        FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X33Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.608    CPU/multdiv_unit/division_result_inst/reg_loop[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.150%)  route 0.966ns (83.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.793     0.593    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/reset_state
    SLICE_X32Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/clk_out1
    SLICE_X32Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X32Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.608    CPU/multdiv_unit/div_unit/working_register/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.150%)  route 0.966ns (83.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.793     0.593    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/reset_state
    SLICE_X32Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/clk_out1
    SLICE_X32Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X32Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.608    CPU/multdiv_unit/div_unit/working_register/reg_loop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.150%)  route 0.966ns (83.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.793     0.593    CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/reset_state
    SLICE_X32Y134        FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.830    -0.322    CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/clk_out1
    SLICE_X32Y134        FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/q_reg/C
                         clock pessimism             -0.194    -0.516    
    SLICE_X32Y134        FDCE (Remov_fdce_C_CLR)     -0.092    -0.608    CPU/multdiv_unit/div_unit/working_register/reg_loop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.186ns (16.129%)  route 0.967ns (83.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.795     0.594    CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/reset_state
    SLICE_X32Y136        FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.831    -0.321    CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/clk_out1
    SLICE_X32Y136        FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/q_reg/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X32Y136        FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    CPU/multdiv_unit/division_result_inst/reg_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.186ns (16.129%)  route 0.967ns (83.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.553    -0.559    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X33Y123        FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.173    -0.246    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X33Y124        LUT4 (Prop_lut4_I0_O)        0.045    -0.201 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.795     0.594    CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/reset_state
    SLICE_X32Y136        FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3888, routed)        0.831    -0.321    CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/clk_out1
    SLICE_X32Y136        FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/q_reg/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X32Y136        FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    CPU/multdiv_unit/division_result_inst/reg_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  1.201    





