Key = 0x147080221470802
Plain text input = 0x123456789abcdef
Cipher text output from DES_enc = 0x53ce3bdf95f95c5a
comp = 1	(Decrypt successful)
Plain Text output = 0x123456789abcdef

C:\Users\deeps\OneDrive\Desktop\AHD_FINALS\DES_DEC\q2_4_pipelineDES\sim\verilog>set PATH= 

C:\Users\deeps\OneDrive\Desktop\AHD_FINALS\DES_DEC\q2_4_pipelineDES\sim\verilog>call E:/xilinx/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_des_dec_top glbl -prj des_dec.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "E:/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s des_dec -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "E:/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_des_dec_top glbl -prj des_dec.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile E:/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s des_dec -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/deeps/OneDrive/Desktop/AHD_FINALS/DES_DEC/q2_4_pipelineDES/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/deeps/OneDrive/Desktop/AHD_FINALS/DES_DEC/q2_4_pipelineDES/sim/verilog/des_dec.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_des_dec_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/deeps/OneDrive/Desktop/AHD_FINALS/DES_DEC/q2_4_pipelineDES/sim/verilog/des_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/deeps/OneDrive/Desktop/AHD_FINALS/DES_DEC/q2_4_pipelineDES/sim/verilog/des_dec_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_dec_S_rom
INFO: [VRFC 10-311] analyzing module des_dec_S
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.des_dec_S_rom
Compiling module xil_defaultlib.des_dec_S(DataWidth=4,AddressRan...
Compiling module xil_defaultlib.des_dec
Compiling module xil_defaultlib.apatb_des_dec_top
Compiling module work.glbl
Built simulation snapshot des_dec

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/deeps/OneDrive/Desktop/AHD_FINALS/DES_DEC/q2_4_pipelineDES/sim/verilog/xsim.dir/des_dec/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 23 20:38:30 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/des_dec/xsim_script.tcl
# xsim {des_dec} -autoloadwcfg -tclbatch {des_dec.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source des_dec.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_des_dec_top/AESL_inst_des_dec/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set key_group [add_wave_group key(wire) -into $cinputgroup]
## add_wave /apatb_des_dec_top/AESL_inst_des_dec/key -into $key_group -radix hex
## set input_group [add_wave_group input(wire) -into $cinputgroup]
## add_wave /apatb_des_dec_top/AESL_inst_des_dec/input_r -into $input_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_des_dec_top/AESL_inst_des_dec/ap_start -into $blocksiggroup
## add_wave /apatb_des_dec_top/AESL_inst_des_dec/ap_done -into $blocksiggroup
## add_wave /apatb_des_dec_top/AESL_inst_des_dec/ap_idle -into $blocksiggroup
## add_wave /apatb_des_dec_top/AESL_inst_des_dec/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_des_dec_top/AESL_inst_des_dec/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_des_dec_top/AESL_inst_des_dec/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_des_dec_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_des_dec_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_des_dec_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_des_dec_top/LENGTH_input_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_des_dec_top/LENGTH_key -into $tb_portdepth_group -radix hex
## add_wave /apatb_des_dec_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_des_dec_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_key_group [add_wave_group key(wire) -into $tbcinputgroup]
## add_wave /apatb_des_dec_top/key -into $tb_key_group -radix hex
## set tb_input_group [add_wave_group input(wire) -into $tbcinputgroup]
## add_wave /apatb_des_dec_top/input_r -into $tb_input_group -radix hex
## save_wave_config des_dec.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "305000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 345 ns : File "C:/Users/deeps/OneDrive/Desktop/AHD_FINALS/DES_DEC/q2_4_pipelineDES/sim/verilog/des_dec.autotb.v" Line 320
## quit
INFO: [Common 17-206] Exiting xsim at Wed Dec 23 20:38:36 2020...
Key = 0x147080221470802
Plain text input = 0x123456789abcdef
Cipher text output from DES_enc = 0x53ce3bdf95f95c5a
comp = 1	(Decrypt successful)
Plain Text output = 0x123456789abcdef
