
*** Running vivado
    with args -log CLA_4bit_fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CLA_4bit_fpga.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CLA_4bit_fpga.tcl -notrace
Command: synth_design -top CLA_4bit_fpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18068 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 307.250 ; gain = 82.867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CLA_4bit_fpga' [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/CLA_4bit_fpga.v:23]
INFO: [Synth 8-638] synthesizing module 'CLA_4bit' [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/CLA_4bit.v:23]
INFO: [Synth 8-638] synthesizing module 'Half_Adders' [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/Half_Adders.v:23]
INFO: [Synth 8-638] synthesizing module 'half_adder' [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/half_adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (1#1) [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/half_adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'Half_Adders' (2#1) [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/Half_Adders.v:23]
INFO: [Synth 8-638] synthesizing module 'CLA_gen' [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/CLA_gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLA_gen' (3#1) [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/CLA_gen.v:23]
INFO: [Synth 8-638] synthesizing module 'sums' [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/sums.v:23]
INFO: [Synth 8-256] done synthesizing module 'sums' (4#1) [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/sums.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLA_4bit' (5#1) [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/CLA_4bit.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (6#1) [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-638] synthesizing module 'digit_display' [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/digit_display.v:23]
INFO: [Synth 8-638] synthesizing module 'digit_split' [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/digit_split.v:23]
INFO: [Synth 8-256] done synthesizing module 'digit_split' (7#1) [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/digit_split.v:23]
INFO: [Synth 8-638] synthesizing module 'bcd_to_7seg' [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/bcd_to_7seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_7seg' (8#1) [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/bcd_to_7seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'digit_display' (9#1) [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/digit_display.v:23]
WARNING: [Synth 8-689] width (36) of port connection 'A' does not match port width (5) of module 'digit_display' [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/CLA_4bit_fpga.v:40]
WARNING: [Synth 8-689] width (36) of port connection 'A' does not match port width (5) of module 'digit_display' [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/CLA_4bit_fpga.v:41]
WARNING: [Synth 8-689] width (1) of port connection 'BCD' does not match port width (4) of module 'bcd_to_7seg' [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/CLA_4bit_fpga.v:43]
INFO: [Synth 8-638] synthesizing module 'led_mux' [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/led_mux.v:23]
INFO: [Synth 8-226] default block is never used [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/led_mux.v:35]
INFO: [Synth 8-256] done synthesizing module 'led_mux' (10#1) [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/led_mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLA_4bit_fpga' (11#1) [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/CLA_4bit_fpga.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 356.965 ; gain = 132.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 356.965 ; gain = 132.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/constrs_1/new/CLA_fpga.xdc]
Finished Parsing XDC File [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/constrs_1/new/CLA_fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/constrs_1/new/CLA_fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CLA_4bit_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CLA_4bit_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 693.066 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 693.066 ; gain = 468.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 693.066 ; gain = 468.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 693.066 ; gain = 468.684
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_4sec" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 693.066 ; gain = 468.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module half_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sums 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module digit_split 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element CLK/count1_reg was removed.  [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/clk_gen.v:30]
WARNING: [Synth 8-6014] Unused sequential element CLK/clk_4sec_reg was removed.  [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/clk_gen.v:30]
INFO: [Synth 8-5545] ROM "CLK/count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK/clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 693.066 ; gain = 468.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 693.066 ; gain = 468.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 693.285 ; gain = 468.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 705.270 ; gain = 480.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 705.270 ; gain = 480.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 705.270 ; gain = 480.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 705.270 ; gain = 480.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 705.270 ; gain = 480.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 705.270 ; gain = 480.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 705.270 ; gain = 480.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    27|
|4     |LUT2   |     2|
|5     |LUT3   |    15|
|6     |LUT4   |     5|
|7     |LUT5   |    29|
|8     |LUT6   |    18|
|9     |MUXF7  |     4|
|10    |FDRE   |    36|
|11    |IBUF   |    11|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   172|
|2     |  CLK    |clk_gen |    82|
|3     |  LED    |led_mux |    47|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 705.270 ; gain = 480.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 705.270 ; gain = 144.785
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 705.270 ; gain = 480.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

40 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 705.270 ; gain = 488.793
INFO: [Common 17-1381] The checkpoint 'C:/brevado/Lab4_finaldraft/Lab4_finaldraft.runs/synth_1/CLA_4bit_fpga.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.071 . Memory (MB): peak = 705.270 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar  6 15:22:01 2018...
