
*** Running vivado
    with args -log gpio_arr_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gpio_arr_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gpio_arr_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/saverio/GPIO_ARRAY/GPIO_ARRAY.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top gpio_arr_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/saverio/GPIO_ARRAY/gpio_array.srcs/sources_1/bd/gpio_arr/ip/gpio_arr_gpio_array_0_0/gpio_arr_gpio_array_0_0.dcp' for cell 'gpio_arr_i/gpio_array_0'
INFO: [Project 1-454] Reading design checkpoint '/home/saverio/GPIO_ARRAY/gpio_array.srcs/sources_1/bd/gpio_arr/ip/gpio_arr_vio_0_1/gpio_arr_vio_0_1.dcp' for cell 'gpio_arr_i/vio_0'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: gpio_arr_i/vio_0 UUID: 93860704-af19-5139-a3ef-2ae846e29a89 
Parsing XDC File [/home/saverio/GPIO_ARRAY/gpio_array.srcs/sources_1/bd/gpio_arr/ip/gpio_arr_vio_0_1/gpio_arr_vio_0_1.xdc] for cell 'gpio_arr_i/vio_0'
Finished Parsing XDC File [/home/saverio/GPIO_ARRAY/gpio_array.srcs/sources_1/bd/gpio_arr/ip/gpio_arr_vio_0_1/gpio_arr_vio_0_1.xdc] for cell 'gpio_arr_i/vio_0'
Parsing XDC File [/home/saverio/GPIO_ARRAY/gpio_array.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [/home/saverio/GPIO_ARRAY/gpio_array.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1488.062 ; gain = 288.598 ; free physical = 3529 ; free virtual = 6990
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1536.078 ; gain = 48.016 ; free physical = 3846 ; free virtual = 7315

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1be89a6e7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1989.641 ; gain = 453.562 ; free physical = 4780 ; free virtual = 8219

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/saverio/GPIO_ARRAY/gpio_array.runs/impl_1/.Xil/Vivado-26024-saverio-UX530UX/dbg_hub_CV.0/out/xsdbm.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [/home/saverio/GPIO_ARRAY/gpio_array.runs/impl_1/.Xil/Vivado-26024-saverio-UX530UX/dbg_hub_CV.0/out/xsdbm.xdc:13]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/saverio/GPIO_ARRAY/gpio_array.runs/impl_1/.Xil/Vivado-26024-saverio-UX530UX/dbg_hub_CV.0/out/xsdbm.xdc:18]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/saverio/GPIO_ARRAY/gpio_array.runs/impl_1/.Xil/Vivado-26024-saverio-UX530UX/dbg_hub_CV.0/out/xsdbm.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/saverio/GPIO_ARRAY/gpio_array.runs/impl_1/.Xil/Vivado-26024-saverio-UX530UX/dbg_hub_CV.0/out/xsdbm.xdc:21]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/saverio/GPIO_ARRAY/gpio_array.runs/impl_1/.Xil/Vivado-26024-saverio-UX530UX/dbg_hub_CV.0/out/xsdbm.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [/home/saverio/GPIO_ARRAY/gpio_array.runs/impl_1/.Xil/Vivado-26024-saverio-UX530UX/dbg_hub_CV.0/out/xsdbm.xdc:26]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/saverio/GPIO_ARRAY/gpio_array.runs/impl_1/.Xil/Vivado-26024-saverio-UX530UX/dbg_hub_CV.0/out/xsdbm.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/saverio/GPIO_ARRAY/gpio_array.runs/impl_1/.Xil/Vivado-26024-saverio-UX530UX/dbg_hub_CV.0/out/xsdbm.xdc:34]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/saverio/GPIO_ARRAY/gpio_array.runs/impl_1/.Xil/Vivado-26024-saverio-UX530UX/dbg_hub_CV.0/out/xsdbm.xdc:37]
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2018.711 ; gain = 0.000 ; free physical = 4748 ; free virtual = 8215
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1fc5df5e4

Time (s): cpu = 00:01:10 ; elapsed = 00:02:03 . Memory (MB): peak = 2018.711 ; gain = 29.070 ; free physical = 4748 ; free virtual = 8215

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1b7bb8e92

Time (s): cpu = 00:01:10 ; elapsed = 00:02:03 . Memory (MB): peak = 2018.711 ; gain = 29.070 ; free physical = 4749 ; free virtual = 8216
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1b7bb8e92

Time (s): cpu = 00:01:10 ; elapsed = 00:02:03 . Memory (MB): peak = 2018.711 ; gain = 29.070 ; free physical = 4749 ; free virtual = 8216
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1df735662

Time (s): cpu = 00:01:10 ; elapsed = 00:02:03 . Memory (MB): peak = 2018.711 ; gain = 29.070 ; free physical = 4752 ; free virtual = 8219
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 14 cells

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_0_IBUF_BUFG_inst to drive 538 load(s) on clock net clk_0_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 268160723

Time (s): cpu = 00:01:10 ; elapsed = 00:02:03 . Memory (MB): peak = 2018.711 ; gain = 29.070 ; free physical = 4752 ; free virtual = 8220
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 2b8fe3c50

Time (s): cpu = 00:01:10 ; elapsed = 00:02:03 . Memory (MB): peak = 2018.711 ; gain = 29.070 ; free physical = 4752 ; free virtual = 8220
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2b8fe3c50

Time (s): cpu = 00:01:10 ; elapsed = 00:02:03 . Memory (MB): peak = 2018.711 ; gain = 29.070 ; free physical = 4752 ; free virtual = 8220
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2018.711 ; gain = 0.000 ; free physical = 4752 ; free virtual = 8220
Ending Logic Optimization Task | Checksum: 2b8fe3c50

Time (s): cpu = 00:01:10 ; elapsed = 00:02:03 . Memory (MB): peak = 2018.711 ; gain = 29.070 ; free physical = 4752 ; free virtual = 8220

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2b8fe3c50

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2018.711 ; gain = 0.000 ; free physical = 4752 ; free virtual = 8220

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2b8fe3c50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2018.711 ; gain = 0.000 ; free physical = 4752 ; free virtual = 8220
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:20 ; elapsed = 00:02:23 . Memory (MB): peak = 2018.711 ; gain = 530.648 ; free physical = 4752 ; free virtual = 8220
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2050.727 ; gain = 0.000 ; free physical = 4748 ; free virtual = 8217
INFO: [Common 17-1381] The checkpoint '/home/saverio/GPIO_ARRAY/gpio_array.runs/impl_1/gpio_arr_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gpio_arr_wrapper_drc_opted.rpt -pb gpio_arr_wrapper_drc_opted.pb -rpx gpio_arr_wrapper_drc_opted.rpx
Command: report_drc -file gpio_arr_wrapper_drc_opted.rpt -pb gpio_arr_wrapper_drc_opted.pb -rpx gpio_arr_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/saverio/GPIO_ARRAY/gpio_array.runs/impl_1/gpio_arr_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2058.730 ; gain = 0.000 ; free physical = 4737 ; free virtual = 8206
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ba461d95

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2058.730 ; gain = 0.000 ; free physical = 4737 ; free virtual = 8206
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2058.730 ; gain = 0.000 ; free physical = 4737 ; free virtual = 8206

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 118ee0390

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2058.730 ; gain = 0.000 ; free physical = 4734 ; free virtual = 8202

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ef6699dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2058.730 ; gain = 0.000 ; free physical = 4731 ; free virtual = 8199

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ef6699dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2058.730 ; gain = 0.000 ; free physical = 4731 ; free virtual = 8199
Phase 1 Placer Initialization | Checksum: 1ef6699dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2058.730 ; gain = 0.000 ; free physical = 4731 ; free virtual = 8199

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1481f9b28

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2077.750 ; gain = 19.020 ; free physical = 4728 ; free virtual = 8197

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2109.766 ; gain = 0.000 ; free physical = 4729 ; free virtual = 8197

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 12825c9e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4729 ; free virtual = 8197
Phase 2 Global Placement | Checksum: 1319efc19

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4729 ; free virtual = 8197

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1319efc19

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4729 ; free virtual = 8197

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d41058a6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4729 ; free virtual = 8197

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b34c9539

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4729 ; free virtual = 8197

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b34c9539

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4729 ; free virtual = 8197

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 127ed8b12

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4727 ; free virtual = 8195

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15856c698

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4727 ; free virtual = 8195

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15856c698

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4727 ; free virtual = 8195
Phase 3 Detail Placement | Checksum: 15856c698

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4727 ; free virtual = 8195

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 243adde97

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 243adde97

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4727 ; free virtual = 8195
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.561. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17c375249

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4727 ; free virtual = 8195
Phase 4.1 Post Commit Optimization | Checksum: 17c375249

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4727 ; free virtual = 8195

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17c375249

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4727 ; free virtual = 8195

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17c375249

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4727 ; free virtual = 8195

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f0169444

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4727 ; free virtual = 8195
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f0169444

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4727 ; free virtual = 8195
Ending Placer Task | Checksum: da169fc1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.766 ; gain = 51.035 ; free physical = 4729 ; free virtual = 8197
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2109.766 ; gain = 0.000 ; free physical = 4721 ; free virtual = 8192
INFO: [Common 17-1381] The checkpoint '/home/saverio/GPIO_ARRAY/gpio_array.runs/impl_1/gpio_arr_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gpio_arr_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2109.766 ; gain = 0.000 ; free physical = 4716 ; free virtual = 8186
INFO: [runtcl-4] Executing : report_utilization -file gpio_arr_wrapper_utilization_placed.rpt -pb gpio_arr_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2109.766 ; gain = 0.000 ; free physical = 4725 ; free virtual = 8194
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gpio_arr_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2109.766 ; gain = 0.000 ; free physical = 4721 ; free virtual = 8191
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 9454946b ConstDB: 0 ShapeSum: 45c20b56 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1652ba04d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2109.766 ; gain = 0.000 ; free physical = 4643 ; free virtual = 8113
Post Restoration Checksum: NetGraph: 96b19b0b NumContArr: ce7a0542 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1652ba04d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2109.766 ; gain = 0.000 ; free physical = 4644 ; free virtual = 8113

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1652ba04d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2116.742 ; gain = 6.977 ; free physical = 4629 ; free virtual = 8099

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1652ba04d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2116.742 ; gain = 6.977 ; free physical = 4629 ; free virtual = 8099
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11fe5fdf7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4624 ; free virtual = 8093
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.529 | TNS=0.000  | WHS=-0.162 | THS=-20.918|

Phase 2 Router Initialization | Checksum: 8b1ebd67

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4624 ; free virtual = 8093

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 214622956

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4625 ; free virtual = 8095

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.098 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cd5891d2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4626 ; free virtual = 8095

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.098 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1831635d5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4626 ; free virtual = 8095
Phase 4 Rip-up And Reroute | Checksum: 1831635d5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4626 ; free virtual = 8095

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 193ca274a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4626 ; free virtual = 8095
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.247 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 193ca274a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4626 ; free virtual = 8095

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 193ca274a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4626 ; free virtual = 8095
Phase 5 Delay and Skew Optimization | Checksum: 193ca274a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4626 ; free virtual = 8095

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c41279f4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4626 ; free virtual = 8095
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.247 | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14738f250

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4626 ; free virtual = 8095
Phase 6 Post Hold Fix | Checksum: 14738f250

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4626 ; free virtual = 8095

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.318553 %
  Global Horizontal Routing Utilization  = 0.401195 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11fe836ad

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4626 ; free virtual = 8095

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11fe836ad

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4625 ; free virtual = 8094

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e3a269c5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4625 ; free virtual = 8094

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.247 | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e3a269c5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4625 ; free virtual = 8094
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4640 ; free virtual = 8110

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2123.742 ; gain = 13.977 ; free physical = 4638 ; free virtual = 8107
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2125.742 ; gain = 0.000 ; free physical = 4628 ; free virtual = 8101
INFO: [Common 17-1381] The checkpoint '/home/saverio/GPIO_ARRAY/gpio_array.runs/impl_1/gpio_arr_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gpio_arr_wrapper_drc_routed.rpt -pb gpio_arr_wrapper_drc_routed.pb -rpx gpio_arr_wrapper_drc_routed.rpx
Command: report_drc -file gpio_arr_wrapper_drc_routed.rpt -pb gpio_arr_wrapper_drc_routed.pb -rpx gpio_arr_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/saverio/GPIO_ARRAY/gpio_array.runs/impl_1/gpio_arr_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gpio_arr_wrapper_methodology_drc_routed.rpt -pb gpio_arr_wrapper_methodology_drc_routed.pb -rpx gpio_arr_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file gpio_arr_wrapper_methodology_drc_routed.rpt -pb gpio_arr_wrapper_methodology_drc_routed.pb -rpx gpio_arr_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/saverio/GPIO_ARRAY/gpio_array.runs/impl_1/gpio_arr_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gpio_arr_wrapper_power_routed.rpt -pb gpio_arr_wrapper_power_summary_routed.pb -rpx gpio_arr_wrapper_power_routed.rpx
Command: report_power -file gpio_arr_wrapper_power_routed.rpt -pb gpio_arr_wrapper_power_summary_routed.pb -rpx gpio_arr_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gpio_arr_wrapper_route_status.rpt -pb gpio_arr_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gpio_arr_wrapper_timing_summary_routed.rpt -pb gpio_arr_wrapper_timing_summary_routed.pb -rpx gpio_arr_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file gpio_arr_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file gpio_arr_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gpio_arr_wrapper_bus_skew_routed.rpt -pb gpio_arr_wrapper_bus_skew_routed.pb -rpx gpio_arr_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force gpio_arr_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow... and (the first 15 of 17 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./gpio_arr_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:02:20 . Memory (MB): peak = 2478.250 ; gain = 269.434 ; free physical = 4552 ; free virtual = 8029
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 22:13:07 2019...
