
*** Running vivado
    with args -log ESIFTask2_2_bd_pwmBlock_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ESIFTask2_2_bd_pwmBlock_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/David/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source ESIFTask2_2_bd_pwmBlock_0_0.tcl -notrace
WARNING: [Board 49-91] Board repository path '{C:UsersDavidDocumentsivado-boards
ewoard_files}' does not exist, it will not be used to search board files.
Command: synth_design -top ESIFTask2_2_bd_pwmBlock_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 411.355 ; gain = 105.301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ESIFTask2_2_bd_pwmBlock_0_0' [d:/DEV/ESIF/Task2/ESIF_Task2/Subtask2/ESIFTask2_2.srcs/sources_1/bd/ESIFTask2_2_bd/ip/ESIFTask2_2_bd_pwmBlock_0_0/synth/ESIFTask2_2_bd_pwmBlock_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'pwmBlock' [D:/DEV/ESIF/Task2/ESIF_Task2/Subtask2/ESIFTask2_2.srcs/sources_1/new/pwmBlock.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'pwmBlock' (1#1) [D:/DEV/ESIF/Task2/ESIF_Task2/Subtask2/ESIFTask2_2.srcs/sources_1/new/pwmBlock.vhd:40]
INFO: [Synth 8-6155] done synthesizing module 'ESIFTask2_2_bd_pwmBlock_0_0' (2#1) [d:/DEV/ESIF/Task2/ESIF_Task2/Subtask2/ESIFTask2_2.srcs/sources_1/bd/ESIFTask2_2_bd/ip/ESIFTask2_2_bd_pwmBlock_0_0/synth/ESIFTask2_2_bd_pwmBlock_0_0.v:58]
WARNING: [Synth 8-3331] design pwmBlock has unconnected port thresh[15]
WARNING: [Synth 8-3331] design pwmBlock has unconnected port thresh[14]
WARNING: [Synth 8-3331] design pwmBlock has unconnected port thresh[13]
WARNING: [Synth 8-3331] design pwmBlock has unconnected port thresh[12]
WARNING: [Synth 8-3331] design pwmBlock has unconnected port thresh[11]
WARNING: [Synth 8-3331] design pwmBlock has unconnected port thresh[10]
WARNING: [Synth 8-3331] design pwmBlock has unconnected port thresh[9]
WARNING: [Synth 8-3331] design pwmBlock has unconnected port thresh[8]
WARNING: [Synth 8-3331] design pwmBlock has unconnected port thresh[7]
WARNING: [Synth 8-3331] design pwmBlock has unconnected port thresh[6]
WARNING: [Synth 8-3331] design pwmBlock has unconnected port thresh[5]
WARNING: [Synth 8-3331] design pwmBlock has unconnected port thresh[4]
WARNING: [Synth 8-3331] design pwmBlock has unconnected port thresh[3]
WARNING: [Synth 8-3331] design pwmBlock has unconnected port thresh[2]
WARNING: [Synth 8-3331] design pwmBlock has unconnected port thresh[1]
WARNING: [Synth 8-3331] design pwmBlock has unconnected port thresh[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 466.887 ; gain = 160.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 466.887 ; gain = 160.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 466.887 ; gain = 160.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.934 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 768.953 ; gain = 2.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 768.953 ; gain = 462.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 768.953 ; gain = 462.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 768.953 ; gain = 462.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 768.953 ; gain = 462.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pwmBlock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ESIFTask2_2_bd_pwmBlock_0_0 has unconnected port thresh[15]
WARNING: [Synth 8-3331] design ESIFTask2_2_bd_pwmBlock_0_0 has unconnected port thresh[14]
WARNING: [Synth 8-3331] design ESIFTask2_2_bd_pwmBlock_0_0 has unconnected port thresh[13]
WARNING: [Synth 8-3331] design ESIFTask2_2_bd_pwmBlock_0_0 has unconnected port thresh[12]
WARNING: [Synth 8-3331] design ESIFTask2_2_bd_pwmBlock_0_0 has unconnected port thresh[11]
WARNING: [Synth 8-3331] design ESIFTask2_2_bd_pwmBlock_0_0 has unconnected port thresh[10]
WARNING: [Synth 8-3331] design ESIFTask2_2_bd_pwmBlock_0_0 has unconnected port thresh[9]
WARNING: [Synth 8-3331] design ESIFTask2_2_bd_pwmBlock_0_0 has unconnected port thresh[8]
WARNING: [Synth 8-3331] design ESIFTask2_2_bd_pwmBlock_0_0 has unconnected port thresh[7]
WARNING: [Synth 8-3331] design ESIFTask2_2_bd_pwmBlock_0_0 has unconnected port thresh[6]
WARNING: [Synth 8-3331] design ESIFTask2_2_bd_pwmBlock_0_0 has unconnected port thresh[5]
WARNING: [Synth 8-3331] design ESIFTask2_2_bd_pwmBlock_0_0 has unconnected port thresh[4]
WARNING: [Synth 8-3331] design ESIFTask2_2_bd_pwmBlock_0_0 has unconnected port thresh[3]
WARNING: [Synth 8-3331] design ESIFTask2_2_bd_pwmBlock_0_0 has unconnected port thresh[2]
WARNING: [Synth 8-3331] design ESIFTask2_2_bd_pwmBlock_0_0 has unconnected port thresh[1]
WARNING: [Synth 8-3331] design ESIFTask2_2_bd_pwmBlock_0_0 has unconnected port thresh[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 768.953 ; gain = 462.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 806.953 ; gain = 500.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 807.027 ; gain = 500.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 816.559 ; gain = 510.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 816.559 ; gain = 510.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 816.559 ; gain = 510.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 816.559 ; gain = 510.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 816.559 ; gain = 510.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 816.559 ; gain = 510.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 816.559 ; gain = 510.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     1|
|3     |LUT4   |    16|
|4     |FDRE   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    40|
|2     |  inst   |pwmBlock |    40|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 816.559 ; gain = 510.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 816.559 ; gain = 208.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 816.559 ; gain = 510.504
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 833.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 833.379 ; gain = 540.395
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 833.379 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/DEV/ESIF/Task2/ESIF_Task2/Subtask2/ESIFTask2_2.runs/ESIFTask2_2_bd_pwmBlock_0_0_synth_1/ESIFTask2_2_bd_pwmBlock_0_0.dcp' has been generated.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 833.695 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/DEV/ESIF/Task2/ESIF_Task2/Subtask2/ESIFTask2_2.runs/ESIFTask2_2_bd_pwmBlock_0_0_synth_1/ESIFTask2_2_bd_pwmBlock_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ESIFTask2_2_bd_pwmBlock_0_0_utilization_synth.rpt -pb ESIFTask2_2_bd_pwmBlock_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 10:16:00 2019...
