// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer12_out_dout,
        layer12_out_num_data_valid,
        layer12_out_fifo_cap,
        layer12_out_empty_n,
        layer12_out_read,
        layer13_out_din,
        layer13_out_num_data_valid,
        layer13_out_fifo_cap,
        layer13_out_full_n,
        layer13_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [143:0] layer12_out_dout;
input  [4:0] layer12_out_num_data_valid;
input  [4:0] layer12_out_fifo_cap;
input   layer12_out_empty_n;
output   layer12_out_read;
output  [383:0] layer13_out_din;
input  [2:0] layer13_out_num_data_valid;
input  [2:0] layer13_out_fifo_cap;
input   layer13_out_full_n;
output   layer13_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer12_out_read;
reg layer13_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln191_reg_3764;
reg   [0:0] icmp_ln191_reg_3764_pp0_iter1_reg;
reg   [0:0] and_ln191_1_reg_3786;
reg    ap_predicate_op541_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln241_fu_386_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] sY;
reg   [31:0] pY;
reg   [31:0] pX;
reg   [31:0] sX;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_q0;
reg    layer12_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer13_out_blk_n;
reg   [0:0] icmp_ln241_reg_3760;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln191_fu_402_p2;
wire   [0:0] icmp_ln191_2_fu_416_p2;
reg   [0:0] icmp_ln191_2_reg_3768;
wire   [0:0] icmp_ln191_3_fu_422_p2;
reg   [0:0] icmp_ln191_3_reg_3773;
wire   [0:0] icmp_ln212_fu_434_p2;
reg   [0:0] icmp_ln212_reg_3778;
wire   [0:0] icmp_ln216_fu_488_p2;
reg   [0:0] icmp_ln216_reg_3782;
wire   [0:0] and_ln191_1_fu_1479_p2;
wire   [9:0] pool_window_V_fu_1485_p3;
reg   [9:0] pool_window_V_reg_3790;
wire   [9:0] pool_window_V_1_fu_1493_p3;
reg   [9:0] pool_window_V_1_reg_3795;
wire   [0:0] icmp_ln1651_fu_1517_p2;
reg   [0:0] icmp_ln1651_reg_3800;
wire   [9:0] select_ln65_9_fu_1535_p3;
reg   [9:0] select_ln65_9_reg_3805;
wire   [9:0] pool_window_V_4_fu_1543_p3;
reg   [9:0] pool_window_V_4_reg_3811;
wire   [9:0] pool_window_V_5_fu_1551_p3;
reg   [9:0] pool_window_V_5_reg_3816;
wire   [0:0] icmp_ln1651_11_fu_1575_p2;
reg   [0:0] icmp_ln1651_11_reg_3821;
wire   [9:0] select_ln65_12_fu_1593_p3;
reg   [9:0] select_ln65_12_reg_3826;
wire   [9:0] pool_window_V_8_fu_1601_p3;
reg   [9:0] pool_window_V_8_reg_3832;
wire   [9:0] pool_window_V_9_fu_1609_p3;
reg   [9:0] pool_window_V_9_reg_3837;
wire   [0:0] icmp_ln1651_14_fu_1633_p2;
reg   [0:0] icmp_ln1651_14_reg_3842;
wire   [9:0] select_ln65_15_fu_1651_p3;
reg   [9:0] select_ln65_15_reg_3847;
wire   [9:0] pool_window_V_12_fu_1659_p3;
reg   [9:0] pool_window_V_12_reg_3853;
wire   [9:0] pool_window_V_13_fu_1667_p3;
reg   [9:0] pool_window_V_13_reg_3858;
wire   [0:0] icmp_ln1651_17_fu_1691_p2;
reg   [0:0] icmp_ln1651_17_reg_3863;
wire   [9:0] select_ln65_18_fu_1709_p3;
reg   [9:0] select_ln65_18_reg_3868;
wire   [9:0] pool_window_V_16_fu_1717_p3;
reg   [9:0] pool_window_V_16_reg_3874;
wire   [9:0] pool_window_V_17_fu_1725_p3;
reg   [9:0] pool_window_V_17_reg_3879;
wire   [0:0] icmp_ln1651_20_fu_1749_p2;
reg   [0:0] icmp_ln1651_20_reg_3884;
wire   [9:0] select_ln65_21_fu_1767_p3;
reg   [9:0] select_ln65_21_reg_3889;
wire   [9:0] pool_window_V_20_fu_1775_p3;
reg   [9:0] pool_window_V_20_reg_3895;
wire   [9:0] pool_window_V_21_fu_1783_p3;
reg   [9:0] pool_window_V_21_reg_3900;
wire   [0:0] icmp_ln1651_23_fu_1807_p2;
reg   [0:0] icmp_ln1651_23_reg_3905;
wire   [9:0] select_ln65_24_fu_1825_p3;
reg   [9:0] select_ln65_24_reg_3910;
wire   [9:0] pool_window_V_24_fu_1833_p3;
reg   [9:0] pool_window_V_24_reg_3916;
wire   [9:0] pool_window_V_25_fu_1841_p3;
reg   [9:0] pool_window_V_25_reg_3921;
wire   [0:0] icmp_ln1651_26_fu_1865_p2;
reg   [0:0] icmp_ln1651_26_reg_3926;
wire   [9:0] select_ln65_27_fu_1883_p3;
reg   [9:0] select_ln65_27_reg_3931;
wire   [9:0] pool_window_V_28_fu_1891_p3;
reg   [9:0] pool_window_V_28_reg_3937;
wire   [9:0] pool_window_V_29_fu_1899_p3;
reg   [9:0] pool_window_V_29_reg_3942;
wire   [0:0] icmp_ln1651_29_fu_1923_p2;
reg   [0:0] icmp_ln1651_29_reg_3947;
wire   [9:0] select_ln65_30_fu_1941_p3;
reg   [9:0] select_ln65_30_reg_3952;
wire   [9:0] pool_window_V_32_fu_1949_p3;
reg   [9:0] pool_window_V_32_reg_3958;
wire   [9:0] pool_window_V_33_fu_1957_p3;
reg   [9:0] pool_window_V_33_reg_3963;
wire   [0:0] icmp_ln1651_32_fu_1981_p2;
reg   [0:0] icmp_ln1651_32_reg_3968;
wire   [9:0] select_ln65_33_fu_1999_p3;
reg   [9:0] select_ln65_33_reg_3973;
wire   [9:0] pool_window_V_36_fu_2007_p3;
reg   [9:0] pool_window_V_36_reg_3979;
wire   [9:0] pool_window_V_37_fu_2015_p3;
reg   [9:0] pool_window_V_37_reg_3984;
wire   [0:0] icmp_ln1651_35_fu_2039_p2;
reg   [0:0] icmp_ln1651_35_reg_3989;
wire   [9:0] select_ln65_36_fu_2057_p3;
reg   [9:0] select_ln65_36_reg_3994;
wire   [9:0] pool_window_V_40_fu_2065_p3;
reg   [9:0] pool_window_V_40_reg_4000;
wire   [9:0] pool_window_V_41_fu_2073_p3;
reg   [9:0] pool_window_V_41_reg_4005;
wire   [0:0] icmp_ln1651_38_fu_2097_p2;
reg   [0:0] icmp_ln1651_38_reg_4010;
wire   [9:0] select_ln65_39_fu_2115_p3;
reg   [9:0] select_ln65_39_reg_4015;
wire   [9:0] pool_window_V_44_fu_2123_p3;
reg   [9:0] pool_window_V_44_reg_4021;
wire   [9:0] pool_window_V_45_fu_2131_p3;
reg   [9:0] pool_window_V_45_reg_4026;
wire   [0:0] icmp_ln1651_41_fu_2155_p2;
reg   [0:0] icmp_ln1651_41_reg_4031;
wire   [9:0] select_ln65_42_fu_2173_p3;
reg   [9:0] select_ln65_42_reg_4036;
wire   [9:0] pool_window_V_48_fu_2181_p3;
reg   [9:0] pool_window_V_48_reg_4042;
wire   [9:0] pool_window_V_49_fu_2189_p3;
reg   [9:0] pool_window_V_49_reg_4047;
wire   [0:0] icmp_ln1651_44_fu_2213_p2;
reg   [0:0] icmp_ln1651_44_reg_4052;
wire   [9:0] select_ln65_45_fu_2231_p3;
reg   [9:0] select_ln65_45_reg_4057;
wire   [9:0] pool_window_V_52_fu_2239_p3;
reg   [9:0] pool_window_V_52_reg_4063;
wire   [9:0] pool_window_V_53_fu_2247_p3;
reg   [9:0] pool_window_V_53_reg_4068;
wire   [0:0] icmp_ln1651_47_fu_2271_p2;
reg   [0:0] icmp_ln1651_47_reg_4073;
wire   [9:0] select_ln65_48_fu_2289_p3;
reg   [9:0] select_ln65_48_reg_4078;
wire   [9:0] pool_window_V_56_fu_2297_p3;
reg   [9:0] pool_window_V_56_reg_4084;
wire   [9:0] pool_window_V_57_fu_2305_p3;
reg   [9:0] pool_window_V_57_reg_4089;
wire   [0:0] icmp_ln1651_50_fu_2329_p2;
reg   [0:0] icmp_ln1651_50_reg_4094;
wire   [9:0] select_ln65_51_fu_2347_p3;
reg   [9:0] select_ln65_51_reg_4099;
wire   [9:0] pool_window_V_60_fu_2355_p3;
reg   [9:0] pool_window_V_60_reg_4105;
wire   [9:0] pool_window_V_61_fu_2363_p3;
reg   [9:0] pool_window_V_61_reg_4110;
wire   [0:0] icmp_ln1651_53_fu_2387_p2;
reg   [0:0] icmp_ln1651_53_reg_4115;
wire   [9:0] select_ln65_54_fu_2405_p3;
reg   [9:0] select_ln65_54_reg_4120;
wire   [9:0] pool_window_V_64_fu_2413_p3;
reg   [9:0] pool_window_V_64_reg_4126;
wire   [9:0] pool_window_V_65_fu_2421_p3;
reg   [9:0] pool_window_V_65_reg_4131;
wire   [0:0] icmp_ln1651_56_fu_2445_p2;
reg   [0:0] icmp_ln1651_56_reg_4136;
wire   [9:0] select_ln65_57_fu_2463_p3;
reg   [9:0] select_ln65_57_reg_4141;
wire   [9:0] pool_window_V_68_fu_2471_p3;
reg   [9:0] pool_window_V_68_reg_4147;
wire   [9:0] pool_window_V_69_fu_2479_p3;
reg   [9:0] pool_window_V_69_reg_4152;
wire   [0:0] icmp_ln1651_59_fu_2503_p2;
reg   [0:0] icmp_ln1651_59_reg_4157;
wire   [9:0] select_ln65_60_fu_2521_p3;
reg   [9:0] select_ln65_60_reg_4162;
wire   [9:0] pool_window_V_72_fu_2529_p3;
reg   [9:0] pool_window_V_72_reg_4168;
wire   [9:0] pool_window_V_73_fu_2537_p3;
reg   [9:0] pool_window_V_73_reg_4173;
wire   [0:0] icmp_ln1651_62_fu_2561_p2;
reg   [0:0] icmp_ln1651_62_reg_4178;
wire   [9:0] select_ln65_63_fu_2579_p3;
reg   [9:0] select_ln65_63_reg_4183;
wire   [9:0] pool_window_V_76_fu_2587_p3;
reg   [9:0] pool_window_V_76_reg_4189;
wire   [9:0] pool_window_V_77_fu_2595_p3;
reg   [9:0] pool_window_V_77_reg_4194;
wire   [0:0] icmp_ln1651_65_fu_2619_p2;
reg   [0:0] icmp_ln1651_65_reg_4199;
wire   [9:0] select_ln65_66_fu_2637_p3;
reg   [9:0] select_ln65_66_reg_4204;
wire   [9:0] pool_window_V_80_fu_2645_p3;
reg   [9:0] pool_window_V_80_reg_4210;
wire   [9:0] pool_window_V_81_fu_2653_p3;
reg   [9:0] pool_window_V_81_reg_4215;
wire   [0:0] icmp_ln1651_68_fu_2677_p2;
reg   [0:0] icmp_ln1651_68_reg_4220;
wire   [9:0] select_ln65_69_fu_2695_p3;
reg   [9:0] select_ln65_69_reg_4225;
wire   [9:0] pool_window_V_84_fu_2703_p3;
reg   [9:0] pool_window_V_84_reg_4231;
wire   [9:0] pool_window_V_85_fu_2711_p3;
reg   [9:0] pool_window_V_85_reg_4236;
wire   [0:0] icmp_ln1651_71_fu_2735_p2;
reg   [0:0] icmp_ln1651_71_reg_4241;
wire   [9:0] select_ln65_72_fu_2753_p3;
reg   [9:0] select_ln65_72_reg_4246;
wire   [9:0] pool_window_V_88_fu_2761_p3;
reg   [9:0] pool_window_V_88_reg_4252;
wire   [9:0] pool_window_V_89_fu_2769_p3;
reg   [9:0] pool_window_V_89_reg_4257;
wire   [0:0] icmp_ln1651_74_fu_2793_p2;
reg   [0:0] icmp_ln1651_74_reg_4262;
wire   [9:0] select_ln65_75_fu_2811_p3;
reg   [9:0] select_ln65_75_reg_4267;
wire   [9:0] pool_window_V_92_fu_2819_p3;
reg   [9:0] pool_window_V_92_reg_4273;
wire   [9:0] pool_window_V_93_fu_2827_p3;
reg   [9:0] pool_window_V_93_reg_4278;
wire   [0:0] icmp_ln1651_77_fu_2851_p2;
reg   [0:0] icmp_ln1651_77_reg_4283;
wire   [9:0] select_ln65_78_fu_2869_p3;
reg   [9:0] select_ln65_78_reg_4288;
reg   [31:0] ap_phi_mux_storemerge_i_phi_fu_371_p4;
wire   [31:0] add_ln222_fu_2895_p2;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_i_reg_367;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_i_reg_367;
wire   [31:0] add_ln216_fu_482_p2;
wire   [31:0] add_ln212_fu_428_p2;
wire   [31:0] add_ln227_fu_454_p2;
wire   [5:0] trunc_ln247_fu_511_p1;
wire   [5:0] trunc_ln247_2_fu_535_p4;
wire   [5:0] trunc_ln247_3_fu_545_p4;
wire   [5:0] trunc_ln247_4_fu_555_p4;
wire   [5:0] trunc_ln247_5_fu_565_p4;
wire   [5:0] trunc_ln247_6_fu_575_p4;
wire   [5:0] trunc_ln247_7_fu_585_p4;
wire   [5:0] trunc_ln247_8_fu_595_p4;
wire   [5:0] trunc_ln247_9_fu_605_p4;
wire   [5:0] trunc_ln247_10_fu_615_p4;
wire   [5:0] trunc_ln247_11_fu_625_p4;
wire   [5:0] trunc_ln247_12_fu_635_p4;
wire   [5:0] trunc_ln247_13_fu_645_p4;
wire   [5:0] trunc_ln247_14_fu_655_p4;
wire   [5:0] trunc_ln247_15_fu_665_p4;
wire   [5:0] trunc_ln247_16_fu_675_p4;
wire   [5:0] trunc_ln247_17_fu_685_p4;
wire   [5:0] trunc_ln247_18_fu_695_p4;
wire   [5:0] trunc_ln247_19_fu_705_p4;
wire   [5:0] trunc_ln247_20_fu_715_p4;
wire   [5:0] trunc_ln247_21_fu_725_p4;
wire   [5:0] trunc_ln247_22_fu_735_p4;
wire   [5:0] trunc_ln247_s_fu_515_p4;
wire   [5:0] trunc_ln247_1_fu_525_p4;
reg   [4:0] indvar_flatten_fu_350;
wire   [4:0] add_ln241_fu_392_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] select_ln227_fu_446_p3;
wire   [0:0] and_ln191_fu_1475_p2;
wire   [0:0] icmp_ln191_1_fu_1469_p2;
wire   [9:0] pool_window_V_2_fu_1501_p3;
wire   [9:0] pool_window_V_3_fu_1509_p3;
wire   [0:0] icmp_ln1651_9_fu_1523_p2;
wire   [0:0] xor_ln1651_9_fu_1529_p2;
wire   [9:0] pool_window_V_6_fu_1559_p3;
wire   [9:0] pool_window_V_7_fu_1567_p3;
wire   [0:0] icmp_ln1651_12_fu_1581_p2;
wire   [0:0] xor_ln1651_12_fu_1587_p2;
wire   [9:0] pool_window_V_10_fu_1617_p3;
wire   [9:0] pool_window_V_11_fu_1625_p3;
wire   [0:0] icmp_ln1651_15_fu_1639_p2;
wire   [0:0] xor_ln1651_15_fu_1645_p2;
wire   [9:0] pool_window_V_14_fu_1675_p3;
wire   [9:0] pool_window_V_15_fu_1683_p3;
wire   [0:0] icmp_ln1651_18_fu_1697_p2;
wire   [0:0] xor_ln1651_18_fu_1703_p2;
wire   [9:0] pool_window_V_18_fu_1733_p3;
wire   [9:0] pool_window_V_19_fu_1741_p3;
wire   [0:0] icmp_ln1651_21_fu_1755_p2;
wire   [0:0] xor_ln1651_21_fu_1761_p2;
wire   [9:0] pool_window_V_22_fu_1791_p3;
wire   [9:0] pool_window_V_23_fu_1799_p3;
wire   [0:0] icmp_ln1651_24_fu_1813_p2;
wire   [0:0] xor_ln1651_24_fu_1819_p2;
wire   [9:0] pool_window_V_26_fu_1849_p3;
wire   [9:0] pool_window_V_27_fu_1857_p3;
wire   [0:0] icmp_ln1651_27_fu_1871_p2;
wire   [0:0] xor_ln1651_27_fu_1877_p2;
wire   [9:0] pool_window_V_30_fu_1907_p3;
wire   [9:0] pool_window_V_31_fu_1915_p3;
wire   [0:0] icmp_ln1651_30_fu_1929_p2;
wire   [0:0] xor_ln1651_30_fu_1935_p2;
wire   [9:0] pool_window_V_34_fu_1965_p3;
wire   [9:0] pool_window_V_35_fu_1973_p3;
wire   [0:0] icmp_ln1651_33_fu_1987_p2;
wire   [0:0] xor_ln1651_33_fu_1993_p2;
wire   [9:0] pool_window_V_38_fu_2023_p3;
wire   [9:0] pool_window_V_39_fu_2031_p3;
wire   [0:0] icmp_ln1651_36_fu_2045_p2;
wire   [0:0] xor_ln1651_36_fu_2051_p2;
wire   [9:0] pool_window_V_42_fu_2081_p3;
wire   [9:0] pool_window_V_43_fu_2089_p3;
wire   [0:0] icmp_ln1651_39_fu_2103_p2;
wire   [0:0] xor_ln1651_39_fu_2109_p2;
wire   [9:0] pool_window_V_46_fu_2139_p3;
wire   [9:0] pool_window_V_47_fu_2147_p3;
wire   [0:0] icmp_ln1651_42_fu_2161_p2;
wire   [0:0] xor_ln1651_42_fu_2167_p2;
wire   [9:0] pool_window_V_50_fu_2197_p3;
wire   [9:0] pool_window_V_51_fu_2205_p3;
wire   [0:0] icmp_ln1651_45_fu_2219_p2;
wire   [0:0] xor_ln1651_45_fu_2225_p2;
wire   [9:0] pool_window_V_54_fu_2255_p3;
wire   [9:0] pool_window_V_55_fu_2263_p3;
wire   [0:0] icmp_ln1651_48_fu_2277_p2;
wire   [0:0] xor_ln1651_48_fu_2283_p2;
wire   [9:0] pool_window_V_58_fu_2313_p3;
wire   [9:0] pool_window_V_59_fu_2321_p3;
wire   [0:0] icmp_ln1651_51_fu_2335_p2;
wire   [0:0] xor_ln1651_51_fu_2341_p2;
wire   [9:0] pool_window_V_62_fu_2371_p3;
wire   [9:0] pool_window_V_63_fu_2379_p3;
wire   [0:0] icmp_ln1651_54_fu_2393_p2;
wire   [0:0] xor_ln1651_54_fu_2399_p2;
wire   [9:0] pool_window_V_66_fu_2429_p3;
wire   [9:0] pool_window_V_67_fu_2437_p3;
wire   [0:0] icmp_ln1651_57_fu_2451_p2;
wire   [0:0] xor_ln1651_57_fu_2457_p2;
wire   [9:0] pool_window_V_70_fu_2487_p3;
wire   [9:0] pool_window_V_71_fu_2495_p3;
wire   [0:0] icmp_ln1651_60_fu_2509_p2;
wire   [0:0] xor_ln1651_60_fu_2515_p2;
wire   [9:0] pool_window_V_74_fu_2545_p3;
wire   [9:0] pool_window_V_75_fu_2553_p3;
wire   [0:0] icmp_ln1651_63_fu_2567_p2;
wire   [0:0] xor_ln1651_63_fu_2573_p2;
wire   [9:0] pool_window_V_78_fu_2603_p3;
wire   [9:0] pool_window_V_79_fu_2611_p3;
wire   [0:0] icmp_ln1651_66_fu_2625_p2;
wire   [0:0] xor_ln1651_66_fu_2631_p2;
wire   [9:0] pool_window_V_82_fu_2661_p3;
wire   [9:0] pool_window_V_83_fu_2669_p3;
wire   [0:0] icmp_ln1651_69_fu_2683_p2;
wire   [0:0] xor_ln1651_69_fu_2689_p2;
wire   [9:0] pool_window_V_86_fu_2719_p3;
wire   [9:0] pool_window_V_87_fu_2727_p3;
wire   [0:0] icmp_ln1651_72_fu_2741_p2;
wire   [0:0] xor_ln1651_72_fu_2747_p2;
wire   [9:0] pool_window_V_90_fu_2777_p3;
wire   [9:0] pool_window_V_91_fu_2785_p3;
wire   [0:0] icmp_ln1651_75_fu_2799_p2;
wire   [0:0] xor_ln1651_75_fu_2805_p2;
wire   [9:0] pool_window_V_94_fu_2835_p3;
wire   [9:0] pool_window_V_95_fu_2843_p3;
wire   [0:0] icmp_ln1651_78_fu_2857_p2;
wire   [0:0] xor_ln1651_78_fu_2863_p2;
wire   [0:0] icmp_ln222_fu_2881_p2;
wire   [31:0] select_ln222_fu_2887_p3;
wire   [0:0] xor_ln1651_fu_2908_p2;
wire   [9:0] select_ln65_fu_2913_p3;
wire   [0:0] icmp_ln1651_10_fu_2919_p2;
wire   [0:0] xor_ln1651_10_fu_2924_p2;
wire   [9:0] res_pack_data_fu_2930_p3;
wire   [0:0] xor_ln1651_11_fu_2941_p2;
wire   [9:0] select_ln65_11_fu_2946_p3;
wire   [0:0] icmp_ln1651_13_fu_2952_p2;
wire   [0:0] xor_ln1651_13_fu_2957_p2;
wire   [9:0] res_pack_data_1_fu_2963_p3;
wire   [0:0] xor_ln1651_14_fu_2974_p2;
wire   [9:0] select_ln65_14_fu_2979_p3;
wire   [0:0] icmp_ln1651_16_fu_2985_p2;
wire   [0:0] xor_ln1651_16_fu_2990_p2;
wire   [9:0] res_pack_data_2_fu_2996_p3;
wire   [0:0] xor_ln1651_17_fu_3007_p2;
wire   [9:0] select_ln65_17_fu_3012_p3;
wire   [0:0] icmp_ln1651_19_fu_3018_p2;
wire   [0:0] xor_ln1651_19_fu_3023_p2;
wire   [9:0] res_pack_data_3_fu_3029_p3;
wire   [0:0] xor_ln1651_20_fu_3040_p2;
wire   [9:0] select_ln65_20_fu_3045_p3;
wire   [0:0] icmp_ln1651_22_fu_3051_p2;
wire   [0:0] xor_ln1651_22_fu_3056_p2;
wire   [9:0] select_ln65_22_fu_3062_p3;
wire   [0:0] xor_ln1651_23_fu_3073_p2;
wire   [9:0] select_ln65_23_fu_3078_p3;
wire   [0:0] icmp_ln1651_25_fu_3084_p2;
wire   [0:0] xor_ln1651_25_fu_3089_p2;
wire   [9:0] select_ln65_25_fu_3095_p3;
wire   [0:0] xor_ln1651_26_fu_3106_p2;
wire   [9:0] select_ln65_26_fu_3111_p3;
wire   [0:0] icmp_ln1651_28_fu_3117_p2;
wire   [0:0] xor_ln1651_28_fu_3122_p2;
wire   [9:0] select_ln65_28_fu_3128_p3;
wire   [0:0] xor_ln1651_29_fu_3139_p2;
wire   [9:0] select_ln65_29_fu_3144_p3;
wire   [0:0] icmp_ln1651_31_fu_3150_p2;
wire   [0:0] xor_ln1651_31_fu_3155_p2;
wire   [9:0] select_ln65_31_fu_3161_p3;
wire   [0:0] xor_ln1651_32_fu_3172_p2;
wire   [9:0] select_ln65_32_fu_3177_p3;
wire   [0:0] icmp_ln1651_34_fu_3183_p2;
wire   [0:0] xor_ln1651_34_fu_3188_p2;
wire   [9:0] select_ln65_34_fu_3194_p3;
wire   [0:0] xor_ln1651_35_fu_3205_p2;
wire   [9:0] select_ln65_35_fu_3210_p3;
wire   [0:0] icmp_ln1651_37_fu_3216_p2;
wire   [0:0] xor_ln1651_37_fu_3221_p2;
wire   [9:0] select_ln65_37_fu_3227_p3;
wire   [0:0] xor_ln1651_38_fu_3238_p2;
wire   [9:0] select_ln65_38_fu_3243_p3;
wire   [0:0] icmp_ln1651_40_fu_3249_p2;
wire   [0:0] xor_ln1651_40_fu_3254_p2;
wire   [9:0] select_ln65_40_fu_3260_p3;
wire   [0:0] xor_ln1651_41_fu_3271_p2;
wire   [9:0] select_ln65_41_fu_3276_p3;
wire   [0:0] icmp_ln1651_43_fu_3282_p2;
wire   [0:0] xor_ln1651_43_fu_3287_p2;
wire   [9:0] select_ln65_43_fu_3293_p3;
wire   [0:0] xor_ln1651_44_fu_3304_p2;
wire   [9:0] select_ln65_44_fu_3309_p3;
wire   [0:0] icmp_ln1651_46_fu_3315_p2;
wire   [0:0] xor_ln1651_46_fu_3320_p2;
wire   [9:0] select_ln65_46_fu_3326_p3;
wire   [0:0] xor_ln1651_47_fu_3337_p2;
wire   [9:0] select_ln65_47_fu_3342_p3;
wire   [0:0] icmp_ln1651_49_fu_3348_p2;
wire   [0:0] xor_ln1651_49_fu_3353_p2;
wire   [9:0] select_ln65_49_fu_3359_p3;
wire   [0:0] xor_ln1651_50_fu_3370_p2;
wire   [9:0] select_ln65_50_fu_3375_p3;
wire   [0:0] icmp_ln1651_52_fu_3381_p2;
wire   [0:0] xor_ln1651_52_fu_3386_p2;
wire   [9:0] select_ln65_52_fu_3392_p3;
wire   [0:0] xor_ln1651_53_fu_3403_p2;
wire   [9:0] select_ln65_53_fu_3408_p3;
wire   [0:0] icmp_ln1651_55_fu_3414_p2;
wire   [0:0] xor_ln1651_55_fu_3419_p2;
wire   [9:0] select_ln65_55_fu_3425_p3;
wire   [0:0] xor_ln1651_56_fu_3436_p2;
wire   [9:0] select_ln65_56_fu_3441_p3;
wire   [0:0] icmp_ln1651_58_fu_3447_p2;
wire   [0:0] xor_ln1651_58_fu_3452_p2;
wire   [9:0] select_ln65_58_fu_3458_p3;
wire   [0:0] xor_ln1651_59_fu_3469_p2;
wire   [9:0] select_ln65_59_fu_3474_p3;
wire   [0:0] icmp_ln1651_61_fu_3480_p2;
wire   [0:0] xor_ln1651_61_fu_3485_p2;
wire   [9:0] select_ln65_61_fu_3491_p3;
wire   [0:0] xor_ln1651_62_fu_3502_p2;
wire   [9:0] select_ln65_62_fu_3507_p3;
wire   [0:0] icmp_ln1651_64_fu_3513_p2;
wire   [0:0] xor_ln1651_64_fu_3518_p2;
wire   [9:0] select_ln65_64_fu_3524_p3;
wire   [0:0] xor_ln1651_65_fu_3535_p2;
wire   [9:0] select_ln65_65_fu_3540_p3;
wire   [0:0] icmp_ln1651_67_fu_3546_p2;
wire   [0:0] xor_ln1651_67_fu_3551_p2;
wire   [9:0] select_ln65_67_fu_3557_p3;
wire   [0:0] xor_ln1651_68_fu_3568_p2;
wire   [9:0] select_ln65_68_fu_3573_p3;
wire   [0:0] icmp_ln1651_70_fu_3579_p2;
wire   [0:0] xor_ln1651_70_fu_3584_p2;
wire   [9:0] select_ln65_70_fu_3590_p3;
wire   [0:0] xor_ln1651_71_fu_3601_p2;
wire   [9:0] select_ln65_71_fu_3606_p3;
wire   [0:0] icmp_ln1651_73_fu_3612_p2;
wire   [0:0] xor_ln1651_73_fu_3617_p2;
wire   [9:0] select_ln65_73_fu_3623_p3;
wire   [0:0] xor_ln1651_74_fu_3634_p2;
wire   [9:0] select_ln65_74_fu_3639_p3;
wire   [0:0] icmp_ln1651_76_fu_3645_p2;
wire   [0:0] xor_ln1651_76_fu_3650_p2;
wire   [9:0] select_ln65_76_fu_3656_p3;
wire   [0:0] xor_ln1651_77_fu_3667_p2;
wire   [9:0] select_ln65_77_fu_3672_p3;
wire   [0:0] icmp_ln1651_79_fu_3678_p2;
wire   [0:0] xor_ln1651_79_fu_3683_p2;
wire   [9:0] select_ln65_79_fu_3689_p3;
wire   [15:0] zext_ln837_18_fu_3663_p1;
wire   [15:0] zext_ln837_17_fu_3630_p1;
wire   [15:0] zext_ln837_16_fu_3597_p1;
wire   [15:0] zext_ln837_15_fu_3564_p1;
wire   [15:0] zext_ln837_14_fu_3531_p1;
wire   [15:0] zext_ln837_13_fu_3498_p1;
wire   [15:0] zext_ln837_12_fu_3465_p1;
wire   [15:0] zext_ln837_11_fu_3432_p1;
wire   [15:0] zext_ln837_10_fu_3399_p1;
wire   [15:0] zext_ln837_9_fu_3366_p1;
wire   [15:0] zext_ln837_8_fu_3333_p1;
wire   [15:0] zext_ln837_7_fu_3300_p1;
wire   [15:0] zext_ln837_6_fu_3267_p1;
wire   [15:0] zext_ln837_5_fu_3234_p1;
wire   [15:0] zext_ln837_4_fu_3201_p1;
wire   [15:0] zext_ln837_3_fu_3168_p1;
wire   [15:0] zext_ln837_2_fu_3135_p1;
wire   [15:0] zext_ln837_1_fu_3102_p1;
wire   [15:0] zext_ln837_fu_3069_p1;
wire   [15:0] zext_ln184_3_fu_3036_p1;
wire   [15:0] zext_ln184_2_fu_3003_p1;
wire   [15:0] zext_ln184_1_fu_2970_p1;
wire   [15:0] zext_ln184_fu_2937_p1;
wire   [377:0] or_ln208_s_fu_3696_p25;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_600;
reg    ap_condition_598;
reg    ap_condition_785;
reg    ap_condition_624;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 sY = 32'd0;
#0 pY = 32'd0;
#0 pX = 32'd0;
#0 sX = 32'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap = 6'd0;
end

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0),
    .d0(trunc_ln247_fu_511_p1),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_q0)
);

kernel_wrapper_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_598)) begin
        if ((1'b1 == ap_condition_600)) begin
            ap_phi_reg_pp0_iter1_storemerge_i_reg_367 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_i_reg_367 <= ap_phi_reg_pp0_iter0_storemerge_i_reg_367;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_598)) begin
        if ((icmp_ln241_fu_386_p2 == 1'd0)) begin
            indvar_flatten_fu_350 <= add_ln241_fu_392_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_350 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_785)) begin
        if ((icmp_ln212_fu_434_p2 == 1'd1)) begin
            pX <= 32'd0;
        end else if ((icmp_ln212_fu_434_p2 == 1'd0)) begin
            pX <= add_ln212_fu_428_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_624)) begin
        if ((icmp_ln216_fu_488_p2 == 1'd1)) begin
            pY <= 32'd0;
        end else if ((icmp_ln216_fu_488_p2 == 1'd0)) begin
            pY <= add_ln216_fu_482_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_785)) begin
        if ((icmp_ln212_fu_434_p2 == 1'd1)) begin
            sX <= 32'd0;
        end else if ((icmp_ln212_fu_434_p2 == 1'd0)) begin
            sX <= add_ln227_fu_454_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln191_reg_3764 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln191_1_reg_3786 <= and_ln191_1_fu_1479_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln191_reg_3764_pp0_iter1_reg <= icmp_ln191_reg_3764;
        icmp_ln241_reg_3760 <= icmp_ln241_fu_386_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln191_1_fu_1479_p2) & (icmp_ln191_reg_3764 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1651_11_reg_3821 <= icmp_ln1651_11_fu_1575_p2;
        icmp_ln1651_14_reg_3842 <= icmp_ln1651_14_fu_1633_p2;
        icmp_ln1651_17_reg_3863 <= icmp_ln1651_17_fu_1691_p2;
        icmp_ln1651_20_reg_3884 <= icmp_ln1651_20_fu_1749_p2;
        icmp_ln1651_23_reg_3905 <= icmp_ln1651_23_fu_1807_p2;
        icmp_ln1651_26_reg_3926 <= icmp_ln1651_26_fu_1865_p2;
        icmp_ln1651_29_reg_3947 <= icmp_ln1651_29_fu_1923_p2;
        icmp_ln1651_32_reg_3968 <= icmp_ln1651_32_fu_1981_p2;
        icmp_ln1651_35_reg_3989 <= icmp_ln1651_35_fu_2039_p2;
        icmp_ln1651_38_reg_4010 <= icmp_ln1651_38_fu_2097_p2;
        icmp_ln1651_41_reg_4031 <= icmp_ln1651_41_fu_2155_p2;
        icmp_ln1651_44_reg_4052 <= icmp_ln1651_44_fu_2213_p2;
        icmp_ln1651_47_reg_4073 <= icmp_ln1651_47_fu_2271_p2;
        icmp_ln1651_50_reg_4094 <= icmp_ln1651_50_fu_2329_p2;
        icmp_ln1651_53_reg_4115 <= icmp_ln1651_53_fu_2387_p2;
        icmp_ln1651_56_reg_4136 <= icmp_ln1651_56_fu_2445_p2;
        icmp_ln1651_59_reg_4157 <= icmp_ln1651_59_fu_2503_p2;
        icmp_ln1651_62_reg_4178 <= icmp_ln1651_62_fu_2561_p2;
        icmp_ln1651_65_reg_4199 <= icmp_ln1651_65_fu_2619_p2;
        icmp_ln1651_68_reg_4220 <= icmp_ln1651_68_fu_2677_p2;
        icmp_ln1651_71_reg_4241 <= icmp_ln1651_71_fu_2735_p2;
        icmp_ln1651_74_reg_4262 <= icmp_ln1651_74_fu_2793_p2;
        icmp_ln1651_77_reg_4283 <= icmp_ln1651_77_fu_2851_p2;
        icmp_ln1651_reg_3800 <= icmp_ln1651_fu_1517_p2;
        pool_window_V_12_reg_3853[9 : 4] <= pool_window_V_12_fu_1659_p3[9 : 4];
        pool_window_V_13_reg_3858[9 : 4] <= pool_window_V_13_fu_1667_p3[9 : 4];
        pool_window_V_16_reg_3874[9 : 4] <= pool_window_V_16_fu_1717_p3[9 : 4];
        pool_window_V_17_reg_3879[9 : 4] <= pool_window_V_17_fu_1725_p3[9 : 4];
        pool_window_V_1_reg_3795[9 : 4] <= pool_window_V_1_fu_1493_p3[9 : 4];
        pool_window_V_20_reg_3895[9 : 4] <= pool_window_V_20_fu_1775_p3[9 : 4];
        pool_window_V_21_reg_3900[9 : 4] <= pool_window_V_21_fu_1783_p3[9 : 4];
        pool_window_V_24_reg_3916[9 : 4] <= pool_window_V_24_fu_1833_p3[9 : 4];
        pool_window_V_25_reg_3921[9 : 4] <= pool_window_V_25_fu_1841_p3[9 : 4];
        pool_window_V_28_reg_3937[9 : 4] <= pool_window_V_28_fu_1891_p3[9 : 4];
        pool_window_V_29_reg_3942[9 : 4] <= pool_window_V_29_fu_1899_p3[9 : 4];
        pool_window_V_32_reg_3958[9 : 4] <= pool_window_V_32_fu_1949_p3[9 : 4];
        pool_window_V_33_reg_3963[9 : 4] <= pool_window_V_33_fu_1957_p3[9 : 4];
        pool_window_V_36_reg_3979[9 : 4] <= pool_window_V_36_fu_2007_p3[9 : 4];
        pool_window_V_37_reg_3984[9 : 4] <= pool_window_V_37_fu_2015_p3[9 : 4];
        pool_window_V_40_reg_4000[9 : 4] <= pool_window_V_40_fu_2065_p3[9 : 4];
        pool_window_V_41_reg_4005[9 : 4] <= pool_window_V_41_fu_2073_p3[9 : 4];
        pool_window_V_44_reg_4021[9 : 4] <= pool_window_V_44_fu_2123_p3[9 : 4];
        pool_window_V_45_reg_4026[9 : 4] <= pool_window_V_45_fu_2131_p3[9 : 4];
        pool_window_V_48_reg_4042[9 : 4] <= pool_window_V_48_fu_2181_p3[9 : 4];
        pool_window_V_49_reg_4047[9 : 4] <= pool_window_V_49_fu_2189_p3[9 : 4];
        pool_window_V_4_reg_3811[9 : 4] <= pool_window_V_4_fu_1543_p3[9 : 4];
        pool_window_V_52_reg_4063[9 : 4] <= pool_window_V_52_fu_2239_p3[9 : 4];
        pool_window_V_53_reg_4068[9 : 4] <= pool_window_V_53_fu_2247_p3[9 : 4];
        pool_window_V_56_reg_4084[9 : 4] <= pool_window_V_56_fu_2297_p3[9 : 4];
        pool_window_V_57_reg_4089[9 : 4] <= pool_window_V_57_fu_2305_p3[9 : 4];
        pool_window_V_5_reg_3816[9 : 4] <= pool_window_V_5_fu_1551_p3[9 : 4];
        pool_window_V_60_reg_4105[9 : 4] <= pool_window_V_60_fu_2355_p3[9 : 4];
        pool_window_V_61_reg_4110[9 : 4] <= pool_window_V_61_fu_2363_p3[9 : 4];
        pool_window_V_64_reg_4126[9 : 4] <= pool_window_V_64_fu_2413_p3[9 : 4];
        pool_window_V_65_reg_4131[9 : 4] <= pool_window_V_65_fu_2421_p3[9 : 4];
        pool_window_V_68_reg_4147[9 : 4] <= pool_window_V_68_fu_2471_p3[9 : 4];
        pool_window_V_69_reg_4152[9 : 4] <= pool_window_V_69_fu_2479_p3[9 : 4];
        pool_window_V_72_reg_4168[9 : 4] <= pool_window_V_72_fu_2529_p3[9 : 4];
        pool_window_V_73_reg_4173[9 : 4] <= pool_window_V_73_fu_2537_p3[9 : 4];
        pool_window_V_76_reg_4189[9 : 4] <= pool_window_V_76_fu_2587_p3[9 : 4];
        pool_window_V_77_reg_4194[9 : 4] <= pool_window_V_77_fu_2595_p3[9 : 4];
        pool_window_V_80_reg_4210[9 : 4] <= pool_window_V_80_fu_2645_p3[9 : 4];
        pool_window_V_81_reg_4215[9 : 4] <= pool_window_V_81_fu_2653_p3[9 : 4];
        pool_window_V_84_reg_4231[9 : 4] <= pool_window_V_84_fu_2703_p3[9 : 4];
        pool_window_V_85_reg_4236[9 : 4] <= pool_window_V_85_fu_2711_p3[9 : 4];
        pool_window_V_88_reg_4252[9 : 4] <= pool_window_V_88_fu_2761_p3[9 : 4];
        pool_window_V_89_reg_4257[9 : 4] <= pool_window_V_89_fu_2769_p3[9 : 4];
        pool_window_V_8_reg_3832[9 : 4] <= pool_window_V_8_fu_1601_p3[9 : 4];
        pool_window_V_92_reg_4273[9 : 4] <= pool_window_V_92_fu_2819_p3[9 : 4];
        pool_window_V_93_reg_4278[9 : 4] <= pool_window_V_93_fu_2827_p3[9 : 4];
        pool_window_V_9_reg_3837[9 : 4] <= pool_window_V_9_fu_1609_p3[9 : 4];
        pool_window_V_reg_3790[9 : 4] <= pool_window_V_fu_1485_p3[9 : 4];
        select_ln65_12_reg_3826[9 : 4] <= select_ln65_12_fu_1593_p3[9 : 4];
        select_ln65_15_reg_3847[9 : 4] <= select_ln65_15_fu_1651_p3[9 : 4];
        select_ln65_18_reg_3868[9 : 4] <= select_ln65_18_fu_1709_p3[9 : 4];
        select_ln65_21_reg_3889[9 : 4] <= select_ln65_21_fu_1767_p3[9 : 4];
        select_ln65_24_reg_3910[9 : 4] <= select_ln65_24_fu_1825_p3[9 : 4];
        select_ln65_27_reg_3931[9 : 4] <= select_ln65_27_fu_1883_p3[9 : 4];
        select_ln65_30_reg_3952[9 : 4] <= select_ln65_30_fu_1941_p3[9 : 4];
        select_ln65_33_reg_3973[9 : 4] <= select_ln65_33_fu_1999_p3[9 : 4];
        select_ln65_36_reg_3994[9 : 4] <= select_ln65_36_fu_2057_p3[9 : 4];
        select_ln65_39_reg_4015[9 : 4] <= select_ln65_39_fu_2115_p3[9 : 4];
        select_ln65_42_reg_4036[9 : 4] <= select_ln65_42_fu_2173_p3[9 : 4];
        select_ln65_45_reg_4057[9 : 4] <= select_ln65_45_fu_2231_p3[9 : 4];
        select_ln65_48_reg_4078[9 : 4] <= select_ln65_48_fu_2289_p3[9 : 4];
        select_ln65_51_reg_4099[9 : 4] <= select_ln65_51_fu_2347_p3[9 : 4];
        select_ln65_54_reg_4120[9 : 4] <= select_ln65_54_fu_2405_p3[9 : 4];
        select_ln65_57_reg_4141[9 : 4] <= select_ln65_57_fu_2463_p3[9 : 4];
        select_ln65_60_reg_4162[9 : 4] <= select_ln65_60_fu_2521_p3[9 : 4];
        select_ln65_63_reg_4183[9 : 4] <= select_ln65_63_fu_2579_p3[9 : 4];
        select_ln65_66_reg_4204[9 : 4] <= select_ln65_66_fu_2637_p3[9 : 4];
        select_ln65_69_reg_4225[9 : 4] <= select_ln65_69_fu_2695_p3[9 : 4];
        select_ln65_72_reg_4246[9 : 4] <= select_ln65_72_fu_2753_p3[9 : 4];
        select_ln65_75_reg_4267[9 : 4] <= select_ln65_75_fu_2811_p3[9 : 4];
        select_ln65_78_reg_4288[9 : 4] <= select_ln65_78_fu_2869_p3[9 : 4];
        select_ln65_9_reg_3805[9 : 4] <= select_ln65_9_fu_1535_p3[9 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_386_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln191_fu_402_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln191_2_reg_3768 <= icmp_ln191_2_fu_416_p2;
        icmp_ln191_3_reg_3773 <= icmp_ln191_3_fu_422_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_386_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln191_reg_3764 <= icmp_ln191_fu_402_p2;
        icmp_ln212_reg_3778 <= icmp_ln212_fu_434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_386_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_fu_434_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln216_reg_3782 <= icmp_ln216_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap <= {{layer12_out_dout[143:138]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1 <= {{layer12_out_dout[137:132]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10 <= {{layer12_out_dout[83:78]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11 <= {{layer12_out_dout[77:72]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12 <= {{layer12_out_dout[71:66]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13 <= {{layer12_out_dout[65:60]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14 <= {{layer12_out_dout[59:54]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15 <= {{layer12_out_dout[53:48]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16 <= {{layer12_out_dout[47:42]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17 <= {{layer12_out_dout[41:36]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18 <= {{layer12_out_dout[35:30]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19 <= {{layer12_out_dout[29:24]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2 <= {{layer12_out_dout[131:126]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20 <= {{layer12_out_dout[23:18]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21 <= {{layer12_out_dout[17:12]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22 <= {{layer12_out_dout[11:6]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23 <= trunc_ln247_fu_511_p1;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3 <= {{layer12_out_dout[125:120]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4 <= {{layer12_out_dout[119:114]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5 <= {{layer12_out_dout[113:108]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6 <= {{layer12_out_dout[107:102]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7 <= {{layer12_out_dout[101:96]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8 <= {{layer12_out_dout[95:90]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9 <= {{layer12_out_dout[89:84]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_reg_3778 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sY <= ap_phi_mux_storemerge_i_phi_fu_371_p4;
    end
end

always @ (*) begin
    if (((icmp_ln241_fu_386_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln216_reg_3782 == 1'd0) & (icmp_ln212_reg_3778 == 1'd1) & (icmp_ln241_reg_3760 == 1'd0))) begin
        ap_phi_mux_storemerge_i_phi_fu_371_p4 = add_ln222_fu_2895_p2;
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_371_p4 = ap_phi_reg_pp0_iter1_storemerge_i_reg_367;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_350;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer12_out_blk_n = layer12_out_empty_n;
    end else begin
        layer12_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer12_out_read = 1'b1;
    end else begin
        layer12_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op541_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer13_out_blk_n = layer13_out_full_n;
    end else begin
        layer13_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op541_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer13_out_write = 1'b1;
    end else begin
        layer13_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln212_fu_428_p2 = (pX + 32'd1);

assign add_ln216_fu_482_p2 = (pY + 32'd1);

assign add_ln222_fu_2895_p2 = (sY + select_ln222_fu_2887_p3);

assign add_ln227_fu_454_p2 = (sX + select_ln227_fu_446_p3);

assign add_ln241_fu_392_p2 = (ap_sig_allocacmp_indvar_flatten_load + 5'd1);

assign and_ln191_1_fu_1479_p2 = (icmp_ln191_1_fu_1469_p2 & and_ln191_fu_1475_p2);

assign and_ln191_fu_1475_p2 = (icmp_ln191_3_reg_3773 & icmp_ln191_2_reg_3768);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op541_write_state3 == 1'b1) & (layer13_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer12_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op541_write_state3 == 1'b1) & (layer13_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer12_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op541_write_state3 == 1'b1) & (layer13_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer12_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer12_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op541_write_state3 == 1'b1) & (layer13_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_598 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_600 = ((icmp_ln241_fu_386_p2 == 1'd0) & (icmp_ln216_fu_488_p2 == 1'd1) & (icmp_ln212_fu_434_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_624 = ((icmp_ln241_fu_386_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_fu_434_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_785 = ((icmp_ln241_fu_386_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_i_reg_367 = 'bx;

always @ (*) begin
    ap_predicate_op541_write_state3 = ((1'd1 == and_ln191_1_reg_3786) & (icmp_ln191_reg_3764_pp0_iter1_reg == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln1651_10_fu_2919_p2 = ((select_ln65_fu_2913_p3 < select_ln65_9_reg_3805) ? 1'b1 : 1'b0);

assign icmp_ln1651_11_fu_1575_p2 = ((pool_window_V_4_fu_1543_p3 < pool_window_V_5_fu_1551_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_12_fu_1581_p2 = ((pool_window_V_6_fu_1559_p3 < pool_window_V_7_fu_1567_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_13_fu_2952_p2 = ((select_ln65_11_fu_2946_p3 < select_ln65_12_reg_3826) ? 1'b1 : 1'b0);

assign icmp_ln1651_14_fu_1633_p2 = ((pool_window_V_8_fu_1601_p3 < pool_window_V_9_fu_1609_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_15_fu_1639_p2 = ((pool_window_V_10_fu_1617_p3 < pool_window_V_11_fu_1625_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_16_fu_2985_p2 = ((select_ln65_14_fu_2979_p3 < select_ln65_15_reg_3847) ? 1'b1 : 1'b0);

assign icmp_ln1651_17_fu_1691_p2 = ((pool_window_V_12_fu_1659_p3 < pool_window_V_13_fu_1667_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_18_fu_1697_p2 = ((pool_window_V_14_fu_1675_p3 < pool_window_V_15_fu_1683_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_19_fu_3018_p2 = ((select_ln65_17_fu_3012_p3 < select_ln65_18_reg_3868) ? 1'b1 : 1'b0);

assign icmp_ln1651_20_fu_1749_p2 = ((pool_window_V_16_fu_1717_p3 < pool_window_V_17_fu_1725_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_21_fu_1755_p2 = ((pool_window_V_18_fu_1733_p3 < pool_window_V_19_fu_1741_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_22_fu_3051_p2 = ((select_ln65_20_fu_3045_p3 < select_ln65_21_reg_3889) ? 1'b1 : 1'b0);

assign icmp_ln1651_23_fu_1807_p2 = ((pool_window_V_20_fu_1775_p3 < pool_window_V_21_fu_1783_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_24_fu_1813_p2 = ((pool_window_V_22_fu_1791_p3 < pool_window_V_23_fu_1799_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_25_fu_3084_p2 = ((select_ln65_23_fu_3078_p3 < select_ln65_24_reg_3910) ? 1'b1 : 1'b0);

assign icmp_ln1651_26_fu_1865_p2 = ((pool_window_V_24_fu_1833_p3 < pool_window_V_25_fu_1841_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_27_fu_1871_p2 = ((pool_window_V_26_fu_1849_p3 < pool_window_V_27_fu_1857_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_28_fu_3117_p2 = ((select_ln65_26_fu_3111_p3 < select_ln65_27_reg_3931) ? 1'b1 : 1'b0);

assign icmp_ln1651_29_fu_1923_p2 = ((pool_window_V_28_fu_1891_p3 < pool_window_V_29_fu_1899_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_30_fu_1929_p2 = ((pool_window_V_30_fu_1907_p3 < pool_window_V_31_fu_1915_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_31_fu_3150_p2 = ((select_ln65_29_fu_3144_p3 < select_ln65_30_reg_3952) ? 1'b1 : 1'b0);

assign icmp_ln1651_32_fu_1981_p2 = ((pool_window_V_32_fu_1949_p3 < pool_window_V_33_fu_1957_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_33_fu_1987_p2 = ((pool_window_V_34_fu_1965_p3 < pool_window_V_35_fu_1973_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_34_fu_3183_p2 = ((select_ln65_32_fu_3177_p3 < select_ln65_33_reg_3973) ? 1'b1 : 1'b0);

assign icmp_ln1651_35_fu_2039_p2 = ((pool_window_V_36_fu_2007_p3 < pool_window_V_37_fu_2015_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_36_fu_2045_p2 = ((pool_window_V_38_fu_2023_p3 < pool_window_V_39_fu_2031_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_37_fu_3216_p2 = ((select_ln65_35_fu_3210_p3 < select_ln65_36_reg_3994) ? 1'b1 : 1'b0);

assign icmp_ln1651_38_fu_2097_p2 = ((pool_window_V_40_fu_2065_p3 < pool_window_V_41_fu_2073_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_39_fu_2103_p2 = ((pool_window_V_42_fu_2081_p3 < pool_window_V_43_fu_2089_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_40_fu_3249_p2 = ((select_ln65_38_fu_3243_p3 < select_ln65_39_reg_4015) ? 1'b1 : 1'b0);

assign icmp_ln1651_41_fu_2155_p2 = ((pool_window_V_44_fu_2123_p3 < pool_window_V_45_fu_2131_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_42_fu_2161_p2 = ((pool_window_V_46_fu_2139_p3 < pool_window_V_47_fu_2147_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_43_fu_3282_p2 = ((select_ln65_41_fu_3276_p3 < select_ln65_42_reg_4036) ? 1'b1 : 1'b0);

assign icmp_ln1651_44_fu_2213_p2 = ((pool_window_V_48_fu_2181_p3 < pool_window_V_49_fu_2189_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_45_fu_2219_p2 = ((pool_window_V_50_fu_2197_p3 < pool_window_V_51_fu_2205_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_46_fu_3315_p2 = ((select_ln65_44_fu_3309_p3 < select_ln65_45_reg_4057) ? 1'b1 : 1'b0);

assign icmp_ln1651_47_fu_2271_p2 = ((pool_window_V_52_fu_2239_p3 < pool_window_V_53_fu_2247_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_48_fu_2277_p2 = ((pool_window_V_54_fu_2255_p3 < pool_window_V_55_fu_2263_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_49_fu_3348_p2 = ((select_ln65_47_fu_3342_p3 < select_ln65_48_reg_4078) ? 1'b1 : 1'b0);

assign icmp_ln1651_50_fu_2329_p2 = ((pool_window_V_56_fu_2297_p3 < pool_window_V_57_fu_2305_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_51_fu_2335_p2 = ((pool_window_V_58_fu_2313_p3 < pool_window_V_59_fu_2321_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_52_fu_3381_p2 = ((select_ln65_50_fu_3375_p3 < select_ln65_51_reg_4099) ? 1'b1 : 1'b0);

assign icmp_ln1651_53_fu_2387_p2 = ((pool_window_V_60_fu_2355_p3 < pool_window_V_61_fu_2363_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_54_fu_2393_p2 = ((pool_window_V_62_fu_2371_p3 < pool_window_V_63_fu_2379_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_55_fu_3414_p2 = ((select_ln65_53_fu_3408_p3 < select_ln65_54_reg_4120) ? 1'b1 : 1'b0);

assign icmp_ln1651_56_fu_2445_p2 = ((pool_window_V_64_fu_2413_p3 < pool_window_V_65_fu_2421_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_57_fu_2451_p2 = ((pool_window_V_66_fu_2429_p3 < pool_window_V_67_fu_2437_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_58_fu_3447_p2 = ((select_ln65_56_fu_3441_p3 < select_ln65_57_reg_4141) ? 1'b1 : 1'b0);

assign icmp_ln1651_59_fu_2503_p2 = ((pool_window_V_68_fu_2471_p3 < pool_window_V_69_fu_2479_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_60_fu_2509_p2 = ((pool_window_V_70_fu_2487_p3 < pool_window_V_71_fu_2495_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_61_fu_3480_p2 = ((select_ln65_59_fu_3474_p3 < select_ln65_60_reg_4162) ? 1'b1 : 1'b0);

assign icmp_ln1651_62_fu_2561_p2 = ((pool_window_V_72_fu_2529_p3 < pool_window_V_73_fu_2537_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_63_fu_2567_p2 = ((pool_window_V_74_fu_2545_p3 < pool_window_V_75_fu_2553_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_64_fu_3513_p2 = ((select_ln65_62_fu_3507_p3 < select_ln65_63_reg_4183) ? 1'b1 : 1'b0);

assign icmp_ln1651_65_fu_2619_p2 = ((pool_window_V_76_fu_2587_p3 < pool_window_V_77_fu_2595_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_66_fu_2625_p2 = ((pool_window_V_78_fu_2603_p3 < pool_window_V_79_fu_2611_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_67_fu_3546_p2 = ((select_ln65_65_fu_3540_p3 < select_ln65_66_reg_4204) ? 1'b1 : 1'b0);

assign icmp_ln1651_68_fu_2677_p2 = ((pool_window_V_80_fu_2645_p3 < pool_window_V_81_fu_2653_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_69_fu_2683_p2 = ((pool_window_V_82_fu_2661_p3 < pool_window_V_83_fu_2669_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_70_fu_3579_p2 = ((select_ln65_68_fu_3573_p3 < select_ln65_69_reg_4225) ? 1'b1 : 1'b0);

assign icmp_ln1651_71_fu_2735_p2 = ((pool_window_V_84_fu_2703_p3 < pool_window_V_85_fu_2711_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_72_fu_2741_p2 = ((pool_window_V_86_fu_2719_p3 < pool_window_V_87_fu_2727_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_73_fu_3612_p2 = ((select_ln65_71_fu_3606_p3 < select_ln65_72_reg_4246) ? 1'b1 : 1'b0);

assign icmp_ln1651_74_fu_2793_p2 = ((pool_window_V_88_fu_2761_p3 < pool_window_V_89_fu_2769_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_75_fu_2799_p2 = ((pool_window_V_90_fu_2777_p3 < pool_window_V_91_fu_2785_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_76_fu_3645_p2 = ((select_ln65_74_fu_3639_p3 < select_ln65_75_reg_4267) ? 1'b1 : 1'b0);

assign icmp_ln1651_77_fu_2851_p2 = ((pool_window_V_92_fu_2819_p3 < pool_window_V_93_fu_2827_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_78_fu_2857_p2 = ((pool_window_V_94_fu_2835_p3 < pool_window_V_95_fu_2843_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_79_fu_3678_p2 = ((select_ln65_77_fu_3672_p3 < select_ln65_78_reg_4288) ? 1'b1 : 1'b0);

assign icmp_ln1651_9_fu_1523_p2 = ((pool_window_V_2_fu_1501_p3 < pool_window_V_3_fu_1509_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_fu_1517_p2 = ((pool_window_V_fu_1485_p3 < pool_window_V_1_fu_1493_p3) ? 1'b1 : 1'b0);

assign icmp_ln191_1_fu_1469_p2 = ((sY == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln191_2_fu_416_p2 = (($signed(pY) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln191_3_fu_422_p2 = (($signed(pX) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_402_p2 = ((sX == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln212_fu_434_p2 = ((add_ln212_fu_428_p2 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln216_fu_488_p2 = ((add_ln216_fu_482_p2 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln222_fu_2881_p2 = ((sY == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_386_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 5'd16) ? 1'b1 : 1'b0);

assign layer13_out_din = or_ln208_s_fu_3696_p25;

assign or_ln208_s_fu_3696_p25 = {{{{{{{{{{{{{{{{{{{{{{{{select_ln65_79_fu_3689_p3}, {zext_ln837_18_fu_3663_p1}}, {zext_ln837_17_fu_3630_p1}}, {zext_ln837_16_fu_3597_p1}}, {zext_ln837_15_fu_3564_p1}}, {zext_ln837_14_fu_3531_p1}}, {zext_ln837_13_fu_3498_p1}}, {zext_ln837_12_fu_3465_p1}}, {zext_ln837_11_fu_3432_p1}}, {zext_ln837_10_fu_3399_p1}}, {zext_ln837_9_fu_3366_p1}}, {zext_ln837_8_fu_3333_p1}}, {zext_ln837_7_fu_3300_p1}}, {zext_ln837_6_fu_3267_p1}}, {zext_ln837_5_fu_3234_p1}}, {zext_ln837_4_fu_3201_p1}}, {zext_ln837_3_fu_3168_p1}}, {zext_ln837_2_fu_3135_p1}}, {zext_ln837_1_fu_3102_p1}}, {zext_ln837_fu_3069_p1}}, {zext_ln184_3_fu_3036_p1}}, {zext_ln184_2_fu_3003_p1}}, {zext_ln184_1_fu_2970_p1}}, {zext_ln184_fu_2937_p1}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_d0 = {{layer12_out_dout[83:78]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_d0 = {{layer12_out_dout[77:72]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_d0 = {{layer12_out_dout[71:66]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_d0 = {{layer12_out_dout[65:60]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_d0 = {{layer12_out_dout[137:132]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_d0 = {{layer12_out_dout[131:126]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_d0 = {{layer12_out_dout[125:120]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_d0 = {{layer12_out_dout[119:114]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_d0 = {{layer12_out_dout[113:108]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_d0 = {{layer12_out_dout[107:102]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_d0 = {{layer12_out_dout[101:96]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_d0 = {{layer12_out_dout[95:90]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_d0 = {{layer12_out_dout[89:84]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_d0 = {{layer12_out_dout[143:138]}};

assign pool_window_V_10_fu_1617_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21}, {4'd0}};

assign pool_window_V_11_fu_1625_p3 = {{trunc_ln247_3_fu_545_p4}, {4'd0}};

assign pool_window_V_12_fu_1659_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44}, {4'd0}};

assign pool_window_V_13_fu_1667_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0}, {4'd0}};

assign pool_window_V_14_fu_1675_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20}, {4'd0}};

assign pool_window_V_15_fu_1683_p3 = {{trunc_ln247_4_fu_555_p4}, {4'd0}};

assign pool_window_V_16_fu_1717_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43}, {4'd0}};

assign pool_window_V_17_fu_1725_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0}, {4'd0}};

assign pool_window_V_18_fu_1733_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19}, {4'd0}};

assign pool_window_V_19_fu_1741_p3 = {{trunc_ln247_5_fu_565_p4}, {4'd0}};

assign pool_window_V_1_fu_1493_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0}, {4'd0}};

assign pool_window_V_20_fu_1775_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42}, {4'd0}};

assign pool_window_V_21_fu_1783_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0}, {4'd0}};

assign pool_window_V_22_fu_1791_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18}, {4'd0}};

assign pool_window_V_23_fu_1799_p3 = {{trunc_ln247_6_fu_575_p4}, {4'd0}};

assign pool_window_V_24_fu_1833_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41}, {4'd0}};

assign pool_window_V_25_fu_1841_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0}, {4'd0}};

assign pool_window_V_26_fu_1849_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17}, {4'd0}};

assign pool_window_V_27_fu_1857_p3 = {{trunc_ln247_7_fu_585_p4}, {4'd0}};

assign pool_window_V_28_fu_1891_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40}, {4'd0}};

assign pool_window_V_29_fu_1899_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0}, {4'd0}};

assign pool_window_V_2_fu_1501_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23}, {4'd0}};

assign pool_window_V_30_fu_1907_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16}, {4'd0}};

assign pool_window_V_31_fu_1915_p3 = {{trunc_ln247_8_fu_595_p4}, {4'd0}};

assign pool_window_V_32_fu_1949_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39}, {4'd0}};

assign pool_window_V_33_fu_1957_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0}, {4'd0}};

assign pool_window_V_34_fu_1965_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15}, {4'd0}};

assign pool_window_V_35_fu_1973_p3 = {{trunc_ln247_9_fu_605_p4}, {4'd0}};

assign pool_window_V_36_fu_2007_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38}, {4'd0}};

assign pool_window_V_37_fu_2015_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0}, {4'd0}};

assign pool_window_V_38_fu_2023_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14}, {4'd0}};

assign pool_window_V_39_fu_2031_p3 = {{trunc_ln247_10_fu_615_p4}, {4'd0}};

assign pool_window_V_3_fu_1509_p3 = {{trunc_ln247_fu_511_p1}, {4'd0}};

assign pool_window_V_40_fu_2065_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37}, {4'd0}};

assign pool_window_V_41_fu_2073_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_q0}, {4'd0}};

assign pool_window_V_42_fu_2081_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13}, {4'd0}};

assign pool_window_V_43_fu_2089_p3 = {{trunc_ln247_11_fu_625_p4}, {4'd0}};

assign pool_window_V_44_fu_2123_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36}, {4'd0}};

assign pool_window_V_45_fu_2131_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_q0}, {4'd0}};

assign pool_window_V_46_fu_2139_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12}, {4'd0}};

assign pool_window_V_47_fu_2147_p3 = {{trunc_ln247_12_fu_635_p4}, {4'd0}};

assign pool_window_V_48_fu_2181_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35}, {4'd0}};

assign pool_window_V_49_fu_2189_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_q0}, {4'd0}};

assign pool_window_V_4_fu_1543_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46}, {4'd0}};

assign pool_window_V_50_fu_2197_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11}, {4'd0}};

assign pool_window_V_51_fu_2205_p3 = {{trunc_ln247_13_fu_645_p4}, {4'd0}};

assign pool_window_V_52_fu_2239_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34}, {4'd0}};

assign pool_window_V_53_fu_2247_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_q0}, {4'd0}};

assign pool_window_V_54_fu_2255_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10}, {4'd0}};

assign pool_window_V_55_fu_2263_p3 = {{trunc_ln247_14_fu_655_p4}, {4'd0}};

assign pool_window_V_56_fu_2297_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33}, {4'd0}};

assign pool_window_V_57_fu_2305_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_q0}, {4'd0}};

assign pool_window_V_58_fu_2313_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9}, {4'd0}};

assign pool_window_V_59_fu_2321_p3 = {{trunc_ln247_15_fu_665_p4}, {4'd0}};

assign pool_window_V_5_fu_1551_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0}, {4'd0}};

assign pool_window_V_60_fu_2355_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32}, {4'd0}};

assign pool_window_V_61_fu_2363_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_q0}, {4'd0}};

assign pool_window_V_62_fu_2371_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8}, {4'd0}};

assign pool_window_V_63_fu_2379_p3 = {{trunc_ln247_16_fu_675_p4}, {4'd0}};

assign pool_window_V_64_fu_2413_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31}, {4'd0}};

assign pool_window_V_65_fu_2421_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_q0}, {4'd0}};

assign pool_window_V_66_fu_2429_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7}, {4'd0}};

assign pool_window_V_67_fu_2437_p3 = {{trunc_ln247_17_fu_685_p4}, {4'd0}};

assign pool_window_V_68_fu_2471_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30}, {4'd0}};

assign pool_window_V_69_fu_2479_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_q0}, {4'd0}};

assign pool_window_V_6_fu_1559_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22}, {4'd0}};

assign pool_window_V_70_fu_2487_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6}, {4'd0}};

assign pool_window_V_71_fu_2495_p3 = {{trunc_ln247_18_fu_695_p4}, {4'd0}};

assign pool_window_V_72_fu_2529_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29}, {4'd0}};

assign pool_window_V_73_fu_2537_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_q0}, {4'd0}};

assign pool_window_V_74_fu_2545_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5}, {4'd0}};

assign pool_window_V_75_fu_2553_p3 = {{trunc_ln247_19_fu_705_p4}, {4'd0}};

assign pool_window_V_76_fu_2587_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28}, {4'd0}};

assign pool_window_V_77_fu_2595_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_q0}, {4'd0}};

assign pool_window_V_78_fu_2603_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4}, {4'd0}};

assign pool_window_V_79_fu_2611_p3 = {{trunc_ln247_20_fu_715_p4}, {4'd0}};

assign pool_window_V_7_fu_1567_p3 = {{trunc_ln247_2_fu_535_p4}, {4'd0}};

assign pool_window_V_80_fu_2645_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27}, {4'd0}};

assign pool_window_V_81_fu_2653_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_q0}, {4'd0}};

assign pool_window_V_82_fu_2661_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3}, {4'd0}};

assign pool_window_V_83_fu_2669_p3 = {{trunc_ln247_21_fu_725_p4}, {4'd0}};

assign pool_window_V_84_fu_2703_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26}, {4'd0}};

assign pool_window_V_85_fu_2711_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_q0}, {4'd0}};

assign pool_window_V_86_fu_2719_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2}, {4'd0}};

assign pool_window_V_87_fu_2727_p3 = {{trunc_ln247_22_fu_735_p4}, {4'd0}};

assign pool_window_V_88_fu_2761_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25}, {4'd0}};

assign pool_window_V_89_fu_2769_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_q0}, {4'd0}};

assign pool_window_V_8_fu_1601_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45}, {4'd0}};

assign pool_window_V_90_fu_2777_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1}, {4'd0}};

assign pool_window_V_91_fu_2785_p3 = {{trunc_ln247_s_fu_515_p4}, {4'd0}};

assign pool_window_V_92_fu_2819_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24}, {4'd0}};

assign pool_window_V_93_fu_2827_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_q0}, {4'd0}};

assign pool_window_V_94_fu_2835_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap}, {4'd0}};

assign pool_window_V_95_fu_2843_p3 = {{trunc_ln247_1_fu_525_p4}, {4'd0}};

assign pool_window_V_9_fu_1609_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0}, {4'd0}};

assign pool_window_V_fu_1485_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47}, {4'd0}};

assign res_pack_data_1_fu_2963_p3 = ((xor_ln1651_13_fu_2957_p2[0:0] == 1'b1) ? select_ln65_11_fu_2946_p3 : select_ln65_12_reg_3826);

assign res_pack_data_2_fu_2996_p3 = ((xor_ln1651_16_fu_2990_p2[0:0] == 1'b1) ? select_ln65_14_fu_2979_p3 : select_ln65_15_reg_3847);

assign res_pack_data_3_fu_3029_p3 = ((xor_ln1651_19_fu_3023_p2[0:0] == 1'b1) ? select_ln65_17_fu_3012_p3 : select_ln65_18_reg_3868);

assign res_pack_data_fu_2930_p3 = ((xor_ln1651_10_fu_2924_p2[0:0] == 1'b1) ? select_ln65_fu_2913_p3 : select_ln65_9_reg_3805);

assign select_ln222_fu_2887_p3 = ((icmp_ln222_fu_2881_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln227_fu_446_p3 = ((icmp_ln191_fu_402_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln65_11_fu_2946_p3 = ((xor_ln1651_11_fu_2941_p2[0:0] == 1'b1) ? pool_window_V_4_reg_3811 : pool_window_V_5_reg_3816);

assign select_ln65_12_fu_1593_p3 = ((xor_ln1651_12_fu_1587_p2[0:0] == 1'b1) ? pool_window_V_6_fu_1559_p3 : pool_window_V_7_fu_1567_p3);

assign select_ln65_14_fu_2979_p3 = ((xor_ln1651_14_fu_2974_p2[0:0] == 1'b1) ? pool_window_V_8_reg_3832 : pool_window_V_9_reg_3837);

assign select_ln65_15_fu_1651_p3 = ((xor_ln1651_15_fu_1645_p2[0:0] == 1'b1) ? pool_window_V_10_fu_1617_p3 : pool_window_V_11_fu_1625_p3);

assign select_ln65_17_fu_3012_p3 = ((xor_ln1651_17_fu_3007_p2[0:0] == 1'b1) ? pool_window_V_12_reg_3853 : pool_window_V_13_reg_3858);

assign select_ln65_18_fu_1709_p3 = ((xor_ln1651_18_fu_1703_p2[0:0] == 1'b1) ? pool_window_V_14_fu_1675_p3 : pool_window_V_15_fu_1683_p3);

assign select_ln65_20_fu_3045_p3 = ((xor_ln1651_20_fu_3040_p2[0:0] == 1'b1) ? pool_window_V_16_reg_3874 : pool_window_V_17_reg_3879);

assign select_ln65_21_fu_1767_p3 = ((xor_ln1651_21_fu_1761_p2[0:0] == 1'b1) ? pool_window_V_18_fu_1733_p3 : pool_window_V_19_fu_1741_p3);

assign select_ln65_22_fu_3062_p3 = ((xor_ln1651_22_fu_3056_p2[0:0] == 1'b1) ? select_ln65_20_fu_3045_p3 : select_ln65_21_reg_3889);

assign select_ln65_23_fu_3078_p3 = ((xor_ln1651_23_fu_3073_p2[0:0] == 1'b1) ? pool_window_V_20_reg_3895 : pool_window_V_21_reg_3900);

assign select_ln65_24_fu_1825_p3 = ((xor_ln1651_24_fu_1819_p2[0:0] == 1'b1) ? pool_window_V_22_fu_1791_p3 : pool_window_V_23_fu_1799_p3);

assign select_ln65_25_fu_3095_p3 = ((xor_ln1651_25_fu_3089_p2[0:0] == 1'b1) ? select_ln65_23_fu_3078_p3 : select_ln65_24_reg_3910);

assign select_ln65_26_fu_3111_p3 = ((xor_ln1651_26_fu_3106_p2[0:0] == 1'b1) ? pool_window_V_24_reg_3916 : pool_window_V_25_reg_3921);

assign select_ln65_27_fu_1883_p3 = ((xor_ln1651_27_fu_1877_p2[0:0] == 1'b1) ? pool_window_V_26_fu_1849_p3 : pool_window_V_27_fu_1857_p3);

assign select_ln65_28_fu_3128_p3 = ((xor_ln1651_28_fu_3122_p2[0:0] == 1'b1) ? select_ln65_26_fu_3111_p3 : select_ln65_27_reg_3931);

assign select_ln65_29_fu_3144_p3 = ((xor_ln1651_29_fu_3139_p2[0:0] == 1'b1) ? pool_window_V_28_reg_3937 : pool_window_V_29_reg_3942);

assign select_ln65_30_fu_1941_p3 = ((xor_ln1651_30_fu_1935_p2[0:0] == 1'b1) ? pool_window_V_30_fu_1907_p3 : pool_window_V_31_fu_1915_p3);

assign select_ln65_31_fu_3161_p3 = ((xor_ln1651_31_fu_3155_p2[0:0] == 1'b1) ? select_ln65_29_fu_3144_p3 : select_ln65_30_reg_3952);

assign select_ln65_32_fu_3177_p3 = ((xor_ln1651_32_fu_3172_p2[0:0] == 1'b1) ? pool_window_V_32_reg_3958 : pool_window_V_33_reg_3963);

assign select_ln65_33_fu_1999_p3 = ((xor_ln1651_33_fu_1993_p2[0:0] == 1'b1) ? pool_window_V_34_fu_1965_p3 : pool_window_V_35_fu_1973_p3);

assign select_ln65_34_fu_3194_p3 = ((xor_ln1651_34_fu_3188_p2[0:0] == 1'b1) ? select_ln65_32_fu_3177_p3 : select_ln65_33_reg_3973);

assign select_ln65_35_fu_3210_p3 = ((xor_ln1651_35_fu_3205_p2[0:0] == 1'b1) ? pool_window_V_36_reg_3979 : pool_window_V_37_reg_3984);

assign select_ln65_36_fu_2057_p3 = ((xor_ln1651_36_fu_2051_p2[0:0] == 1'b1) ? pool_window_V_38_fu_2023_p3 : pool_window_V_39_fu_2031_p3);

assign select_ln65_37_fu_3227_p3 = ((xor_ln1651_37_fu_3221_p2[0:0] == 1'b1) ? select_ln65_35_fu_3210_p3 : select_ln65_36_reg_3994);

assign select_ln65_38_fu_3243_p3 = ((xor_ln1651_38_fu_3238_p2[0:0] == 1'b1) ? pool_window_V_40_reg_4000 : pool_window_V_41_reg_4005);

assign select_ln65_39_fu_2115_p3 = ((xor_ln1651_39_fu_2109_p2[0:0] == 1'b1) ? pool_window_V_42_fu_2081_p3 : pool_window_V_43_fu_2089_p3);

assign select_ln65_40_fu_3260_p3 = ((xor_ln1651_40_fu_3254_p2[0:0] == 1'b1) ? select_ln65_38_fu_3243_p3 : select_ln65_39_reg_4015);

assign select_ln65_41_fu_3276_p3 = ((xor_ln1651_41_fu_3271_p2[0:0] == 1'b1) ? pool_window_V_44_reg_4021 : pool_window_V_45_reg_4026);

assign select_ln65_42_fu_2173_p3 = ((xor_ln1651_42_fu_2167_p2[0:0] == 1'b1) ? pool_window_V_46_fu_2139_p3 : pool_window_V_47_fu_2147_p3);

assign select_ln65_43_fu_3293_p3 = ((xor_ln1651_43_fu_3287_p2[0:0] == 1'b1) ? select_ln65_41_fu_3276_p3 : select_ln65_42_reg_4036);

assign select_ln65_44_fu_3309_p3 = ((xor_ln1651_44_fu_3304_p2[0:0] == 1'b1) ? pool_window_V_48_reg_4042 : pool_window_V_49_reg_4047);

assign select_ln65_45_fu_2231_p3 = ((xor_ln1651_45_fu_2225_p2[0:0] == 1'b1) ? pool_window_V_50_fu_2197_p3 : pool_window_V_51_fu_2205_p3);

assign select_ln65_46_fu_3326_p3 = ((xor_ln1651_46_fu_3320_p2[0:0] == 1'b1) ? select_ln65_44_fu_3309_p3 : select_ln65_45_reg_4057);

assign select_ln65_47_fu_3342_p3 = ((xor_ln1651_47_fu_3337_p2[0:0] == 1'b1) ? pool_window_V_52_reg_4063 : pool_window_V_53_reg_4068);

assign select_ln65_48_fu_2289_p3 = ((xor_ln1651_48_fu_2283_p2[0:0] == 1'b1) ? pool_window_V_54_fu_2255_p3 : pool_window_V_55_fu_2263_p3);

assign select_ln65_49_fu_3359_p3 = ((xor_ln1651_49_fu_3353_p2[0:0] == 1'b1) ? select_ln65_47_fu_3342_p3 : select_ln65_48_reg_4078);

assign select_ln65_50_fu_3375_p3 = ((xor_ln1651_50_fu_3370_p2[0:0] == 1'b1) ? pool_window_V_56_reg_4084 : pool_window_V_57_reg_4089);

assign select_ln65_51_fu_2347_p3 = ((xor_ln1651_51_fu_2341_p2[0:0] == 1'b1) ? pool_window_V_58_fu_2313_p3 : pool_window_V_59_fu_2321_p3);

assign select_ln65_52_fu_3392_p3 = ((xor_ln1651_52_fu_3386_p2[0:0] == 1'b1) ? select_ln65_50_fu_3375_p3 : select_ln65_51_reg_4099);

assign select_ln65_53_fu_3408_p3 = ((xor_ln1651_53_fu_3403_p2[0:0] == 1'b1) ? pool_window_V_60_reg_4105 : pool_window_V_61_reg_4110);

assign select_ln65_54_fu_2405_p3 = ((xor_ln1651_54_fu_2399_p2[0:0] == 1'b1) ? pool_window_V_62_fu_2371_p3 : pool_window_V_63_fu_2379_p3);

assign select_ln65_55_fu_3425_p3 = ((xor_ln1651_55_fu_3419_p2[0:0] == 1'b1) ? select_ln65_53_fu_3408_p3 : select_ln65_54_reg_4120);

assign select_ln65_56_fu_3441_p3 = ((xor_ln1651_56_fu_3436_p2[0:0] == 1'b1) ? pool_window_V_64_reg_4126 : pool_window_V_65_reg_4131);

assign select_ln65_57_fu_2463_p3 = ((xor_ln1651_57_fu_2457_p2[0:0] == 1'b1) ? pool_window_V_66_fu_2429_p3 : pool_window_V_67_fu_2437_p3);

assign select_ln65_58_fu_3458_p3 = ((xor_ln1651_58_fu_3452_p2[0:0] == 1'b1) ? select_ln65_56_fu_3441_p3 : select_ln65_57_reg_4141);

assign select_ln65_59_fu_3474_p3 = ((xor_ln1651_59_fu_3469_p2[0:0] == 1'b1) ? pool_window_V_68_reg_4147 : pool_window_V_69_reg_4152);

assign select_ln65_60_fu_2521_p3 = ((xor_ln1651_60_fu_2515_p2[0:0] == 1'b1) ? pool_window_V_70_fu_2487_p3 : pool_window_V_71_fu_2495_p3);

assign select_ln65_61_fu_3491_p3 = ((xor_ln1651_61_fu_3485_p2[0:0] == 1'b1) ? select_ln65_59_fu_3474_p3 : select_ln65_60_reg_4162);

assign select_ln65_62_fu_3507_p3 = ((xor_ln1651_62_fu_3502_p2[0:0] == 1'b1) ? pool_window_V_72_reg_4168 : pool_window_V_73_reg_4173);

assign select_ln65_63_fu_2579_p3 = ((xor_ln1651_63_fu_2573_p2[0:0] == 1'b1) ? pool_window_V_74_fu_2545_p3 : pool_window_V_75_fu_2553_p3);

assign select_ln65_64_fu_3524_p3 = ((xor_ln1651_64_fu_3518_p2[0:0] == 1'b1) ? select_ln65_62_fu_3507_p3 : select_ln65_63_reg_4183);

assign select_ln65_65_fu_3540_p3 = ((xor_ln1651_65_fu_3535_p2[0:0] == 1'b1) ? pool_window_V_76_reg_4189 : pool_window_V_77_reg_4194);

assign select_ln65_66_fu_2637_p3 = ((xor_ln1651_66_fu_2631_p2[0:0] == 1'b1) ? pool_window_V_78_fu_2603_p3 : pool_window_V_79_fu_2611_p3);

assign select_ln65_67_fu_3557_p3 = ((xor_ln1651_67_fu_3551_p2[0:0] == 1'b1) ? select_ln65_65_fu_3540_p3 : select_ln65_66_reg_4204);

assign select_ln65_68_fu_3573_p3 = ((xor_ln1651_68_fu_3568_p2[0:0] == 1'b1) ? pool_window_V_80_reg_4210 : pool_window_V_81_reg_4215);

assign select_ln65_69_fu_2695_p3 = ((xor_ln1651_69_fu_2689_p2[0:0] == 1'b1) ? pool_window_V_82_fu_2661_p3 : pool_window_V_83_fu_2669_p3);

assign select_ln65_70_fu_3590_p3 = ((xor_ln1651_70_fu_3584_p2[0:0] == 1'b1) ? select_ln65_68_fu_3573_p3 : select_ln65_69_reg_4225);

assign select_ln65_71_fu_3606_p3 = ((xor_ln1651_71_fu_3601_p2[0:0] == 1'b1) ? pool_window_V_84_reg_4231 : pool_window_V_85_reg_4236);

assign select_ln65_72_fu_2753_p3 = ((xor_ln1651_72_fu_2747_p2[0:0] == 1'b1) ? pool_window_V_86_fu_2719_p3 : pool_window_V_87_fu_2727_p3);

assign select_ln65_73_fu_3623_p3 = ((xor_ln1651_73_fu_3617_p2[0:0] == 1'b1) ? select_ln65_71_fu_3606_p3 : select_ln65_72_reg_4246);

assign select_ln65_74_fu_3639_p3 = ((xor_ln1651_74_fu_3634_p2[0:0] == 1'b1) ? pool_window_V_88_reg_4252 : pool_window_V_89_reg_4257);

assign select_ln65_75_fu_2811_p3 = ((xor_ln1651_75_fu_2805_p2[0:0] == 1'b1) ? pool_window_V_90_fu_2777_p3 : pool_window_V_91_fu_2785_p3);

assign select_ln65_76_fu_3656_p3 = ((xor_ln1651_76_fu_3650_p2[0:0] == 1'b1) ? select_ln65_74_fu_3639_p3 : select_ln65_75_reg_4267);

assign select_ln65_77_fu_3672_p3 = ((xor_ln1651_77_fu_3667_p2[0:0] == 1'b1) ? pool_window_V_92_reg_4273 : pool_window_V_93_reg_4278);

assign select_ln65_78_fu_2869_p3 = ((xor_ln1651_78_fu_2863_p2[0:0] == 1'b1) ? pool_window_V_94_fu_2835_p3 : pool_window_V_95_fu_2843_p3);

assign select_ln65_79_fu_3689_p3 = ((xor_ln1651_79_fu_3683_p2[0:0] == 1'b1) ? select_ln65_77_fu_3672_p3 : select_ln65_78_reg_4288);

assign select_ln65_9_fu_1535_p3 = ((xor_ln1651_9_fu_1529_p2[0:0] == 1'b1) ? pool_window_V_2_fu_1501_p3 : pool_window_V_3_fu_1509_p3);

assign select_ln65_fu_2913_p3 = ((xor_ln1651_fu_2908_p2[0:0] == 1'b1) ? pool_window_V_reg_3790 : pool_window_V_1_reg_3795);

assign start_out = real_start;

assign trunc_ln247_10_fu_615_p4 = {{layer12_out_dout[59:54]}};

assign trunc_ln247_11_fu_625_p4 = {{layer12_out_dout[65:60]}};

assign trunc_ln247_12_fu_635_p4 = {{layer12_out_dout[71:66]}};

assign trunc_ln247_13_fu_645_p4 = {{layer12_out_dout[77:72]}};

assign trunc_ln247_14_fu_655_p4 = {{layer12_out_dout[83:78]}};

assign trunc_ln247_15_fu_665_p4 = {{layer12_out_dout[89:84]}};

assign trunc_ln247_16_fu_675_p4 = {{layer12_out_dout[95:90]}};

assign trunc_ln247_17_fu_685_p4 = {{layer12_out_dout[101:96]}};

assign trunc_ln247_18_fu_695_p4 = {{layer12_out_dout[107:102]}};

assign trunc_ln247_19_fu_705_p4 = {{layer12_out_dout[113:108]}};

assign trunc_ln247_1_fu_525_p4 = {{layer12_out_dout[143:138]}};

assign trunc_ln247_20_fu_715_p4 = {{layer12_out_dout[119:114]}};

assign trunc_ln247_21_fu_725_p4 = {{layer12_out_dout[125:120]}};

assign trunc_ln247_22_fu_735_p4 = {{layer12_out_dout[131:126]}};

assign trunc_ln247_2_fu_535_p4 = {{layer12_out_dout[11:6]}};

assign trunc_ln247_3_fu_545_p4 = {{layer12_out_dout[17:12]}};

assign trunc_ln247_4_fu_555_p4 = {{layer12_out_dout[23:18]}};

assign trunc_ln247_5_fu_565_p4 = {{layer12_out_dout[29:24]}};

assign trunc_ln247_6_fu_575_p4 = {{layer12_out_dout[35:30]}};

assign trunc_ln247_7_fu_585_p4 = {{layer12_out_dout[41:36]}};

assign trunc_ln247_8_fu_595_p4 = {{layer12_out_dout[47:42]}};

assign trunc_ln247_9_fu_605_p4 = {{layer12_out_dout[53:48]}};

assign trunc_ln247_fu_511_p1 = layer12_out_dout[5:0];

assign trunc_ln247_s_fu_515_p4 = {{layer12_out_dout[137:132]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_d0 = {{layer12_out_dout[53:48]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_d0 = {{layer12_out_dout[47:42]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_d0 = {{layer12_out_dout[41:36]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_d0 = {{layer12_out_dout[35:30]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_d0 = {{layer12_out_dout[29:24]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_d0 = {{layer12_out_dout[23:18]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_d0 = {{layer12_out_dout[17:12]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_d0 = {{layer12_out_dout[11:6]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_d0 = {{layer12_out_dout[59:54]}};

assign xor_ln1651_10_fu_2924_p2 = (icmp_ln1651_10_fu_2919_p2 ^ 1'd1);

assign xor_ln1651_11_fu_2941_p2 = (icmp_ln1651_11_reg_3821 ^ 1'd1);

assign xor_ln1651_12_fu_1587_p2 = (icmp_ln1651_12_fu_1581_p2 ^ 1'd1);

assign xor_ln1651_13_fu_2957_p2 = (icmp_ln1651_13_fu_2952_p2 ^ 1'd1);

assign xor_ln1651_14_fu_2974_p2 = (icmp_ln1651_14_reg_3842 ^ 1'd1);

assign xor_ln1651_15_fu_1645_p2 = (icmp_ln1651_15_fu_1639_p2 ^ 1'd1);

assign xor_ln1651_16_fu_2990_p2 = (icmp_ln1651_16_fu_2985_p2 ^ 1'd1);

assign xor_ln1651_17_fu_3007_p2 = (icmp_ln1651_17_reg_3863 ^ 1'd1);

assign xor_ln1651_18_fu_1703_p2 = (icmp_ln1651_18_fu_1697_p2 ^ 1'd1);

assign xor_ln1651_19_fu_3023_p2 = (icmp_ln1651_19_fu_3018_p2 ^ 1'd1);

assign xor_ln1651_20_fu_3040_p2 = (icmp_ln1651_20_reg_3884 ^ 1'd1);

assign xor_ln1651_21_fu_1761_p2 = (icmp_ln1651_21_fu_1755_p2 ^ 1'd1);

assign xor_ln1651_22_fu_3056_p2 = (icmp_ln1651_22_fu_3051_p2 ^ 1'd1);

assign xor_ln1651_23_fu_3073_p2 = (icmp_ln1651_23_reg_3905 ^ 1'd1);

assign xor_ln1651_24_fu_1819_p2 = (icmp_ln1651_24_fu_1813_p2 ^ 1'd1);

assign xor_ln1651_25_fu_3089_p2 = (icmp_ln1651_25_fu_3084_p2 ^ 1'd1);

assign xor_ln1651_26_fu_3106_p2 = (icmp_ln1651_26_reg_3926 ^ 1'd1);

assign xor_ln1651_27_fu_1877_p2 = (icmp_ln1651_27_fu_1871_p2 ^ 1'd1);

assign xor_ln1651_28_fu_3122_p2 = (icmp_ln1651_28_fu_3117_p2 ^ 1'd1);

assign xor_ln1651_29_fu_3139_p2 = (icmp_ln1651_29_reg_3947 ^ 1'd1);

assign xor_ln1651_30_fu_1935_p2 = (icmp_ln1651_30_fu_1929_p2 ^ 1'd1);

assign xor_ln1651_31_fu_3155_p2 = (icmp_ln1651_31_fu_3150_p2 ^ 1'd1);

assign xor_ln1651_32_fu_3172_p2 = (icmp_ln1651_32_reg_3968 ^ 1'd1);

assign xor_ln1651_33_fu_1993_p2 = (icmp_ln1651_33_fu_1987_p2 ^ 1'd1);

assign xor_ln1651_34_fu_3188_p2 = (icmp_ln1651_34_fu_3183_p2 ^ 1'd1);

assign xor_ln1651_35_fu_3205_p2 = (icmp_ln1651_35_reg_3989 ^ 1'd1);

assign xor_ln1651_36_fu_2051_p2 = (icmp_ln1651_36_fu_2045_p2 ^ 1'd1);

assign xor_ln1651_37_fu_3221_p2 = (icmp_ln1651_37_fu_3216_p2 ^ 1'd1);

assign xor_ln1651_38_fu_3238_p2 = (icmp_ln1651_38_reg_4010 ^ 1'd1);

assign xor_ln1651_39_fu_2109_p2 = (icmp_ln1651_39_fu_2103_p2 ^ 1'd1);

assign xor_ln1651_40_fu_3254_p2 = (icmp_ln1651_40_fu_3249_p2 ^ 1'd1);

assign xor_ln1651_41_fu_3271_p2 = (icmp_ln1651_41_reg_4031 ^ 1'd1);

assign xor_ln1651_42_fu_2167_p2 = (icmp_ln1651_42_fu_2161_p2 ^ 1'd1);

assign xor_ln1651_43_fu_3287_p2 = (icmp_ln1651_43_fu_3282_p2 ^ 1'd1);

assign xor_ln1651_44_fu_3304_p2 = (icmp_ln1651_44_reg_4052 ^ 1'd1);

assign xor_ln1651_45_fu_2225_p2 = (icmp_ln1651_45_fu_2219_p2 ^ 1'd1);

assign xor_ln1651_46_fu_3320_p2 = (icmp_ln1651_46_fu_3315_p2 ^ 1'd1);

assign xor_ln1651_47_fu_3337_p2 = (icmp_ln1651_47_reg_4073 ^ 1'd1);

assign xor_ln1651_48_fu_2283_p2 = (icmp_ln1651_48_fu_2277_p2 ^ 1'd1);

assign xor_ln1651_49_fu_3353_p2 = (icmp_ln1651_49_fu_3348_p2 ^ 1'd1);

assign xor_ln1651_50_fu_3370_p2 = (icmp_ln1651_50_reg_4094 ^ 1'd1);

assign xor_ln1651_51_fu_2341_p2 = (icmp_ln1651_51_fu_2335_p2 ^ 1'd1);

assign xor_ln1651_52_fu_3386_p2 = (icmp_ln1651_52_fu_3381_p2 ^ 1'd1);

assign xor_ln1651_53_fu_3403_p2 = (icmp_ln1651_53_reg_4115 ^ 1'd1);

assign xor_ln1651_54_fu_2399_p2 = (icmp_ln1651_54_fu_2393_p2 ^ 1'd1);

assign xor_ln1651_55_fu_3419_p2 = (icmp_ln1651_55_fu_3414_p2 ^ 1'd1);

assign xor_ln1651_56_fu_3436_p2 = (icmp_ln1651_56_reg_4136 ^ 1'd1);

assign xor_ln1651_57_fu_2457_p2 = (icmp_ln1651_57_fu_2451_p2 ^ 1'd1);

assign xor_ln1651_58_fu_3452_p2 = (icmp_ln1651_58_fu_3447_p2 ^ 1'd1);

assign xor_ln1651_59_fu_3469_p2 = (icmp_ln1651_59_reg_4157 ^ 1'd1);

assign xor_ln1651_60_fu_2515_p2 = (icmp_ln1651_60_fu_2509_p2 ^ 1'd1);

assign xor_ln1651_61_fu_3485_p2 = (icmp_ln1651_61_fu_3480_p2 ^ 1'd1);

assign xor_ln1651_62_fu_3502_p2 = (icmp_ln1651_62_reg_4178 ^ 1'd1);

assign xor_ln1651_63_fu_2573_p2 = (icmp_ln1651_63_fu_2567_p2 ^ 1'd1);

assign xor_ln1651_64_fu_3518_p2 = (icmp_ln1651_64_fu_3513_p2 ^ 1'd1);

assign xor_ln1651_65_fu_3535_p2 = (icmp_ln1651_65_reg_4199 ^ 1'd1);

assign xor_ln1651_66_fu_2631_p2 = (icmp_ln1651_66_fu_2625_p2 ^ 1'd1);

assign xor_ln1651_67_fu_3551_p2 = (icmp_ln1651_67_fu_3546_p2 ^ 1'd1);

assign xor_ln1651_68_fu_3568_p2 = (icmp_ln1651_68_reg_4220 ^ 1'd1);

assign xor_ln1651_69_fu_2689_p2 = (icmp_ln1651_69_fu_2683_p2 ^ 1'd1);

assign xor_ln1651_70_fu_3584_p2 = (icmp_ln1651_70_fu_3579_p2 ^ 1'd1);

assign xor_ln1651_71_fu_3601_p2 = (icmp_ln1651_71_reg_4241 ^ 1'd1);

assign xor_ln1651_72_fu_2747_p2 = (icmp_ln1651_72_fu_2741_p2 ^ 1'd1);

assign xor_ln1651_73_fu_3617_p2 = (icmp_ln1651_73_fu_3612_p2 ^ 1'd1);

assign xor_ln1651_74_fu_3634_p2 = (icmp_ln1651_74_reg_4262 ^ 1'd1);

assign xor_ln1651_75_fu_2805_p2 = (icmp_ln1651_75_fu_2799_p2 ^ 1'd1);

assign xor_ln1651_76_fu_3650_p2 = (icmp_ln1651_76_fu_3645_p2 ^ 1'd1);

assign xor_ln1651_77_fu_3667_p2 = (icmp_ln1651_77_reg_4283 ^ 1'd1);

assign xor_ln1651_78_fu_2863_p2 = (icmp_ln1651_78_fu_2857_p2 ^ 1'd1);

assign xor_ln1651_79_fu_3683_p2 = (icmp_ln1651_79_fu_3678_p2 ^ 1'd1);

assign xor_ln1651_9_fu_1529_p2 = (icmp_ln1651_9_fu_1523_p2 ^ 1'd1);

assign xor_ln1651_fu_2908_p2 = (icmp_ln1651_reg_3800 ^ 1'd1);

assign zext_ln184_1_fu_2970_p1 = res_pack_data_1_fu_2963_p3;

assign zext_ln184_2_fu_3003_p1 = res_pack_data_2_fu_2996_p3;

assign zext_ln184_3_fu_3036_p1 = res_pack_data_3_fu_3029_p3;

assign zext_ln184_fu_2937_p1 = res_pack_data_fu_2930_p3;

assign zext_ln837_10_fu_3399_p1 = select_ln65_52_fu_3392_p3;

assign zext_ln837_11_fu_3432_p1 = select_ln65_55_fu_3425_p3;

assign zext_ln837_12_fu_3465_p1 = select_ln65_58_fu_3458_p3;

assign zext_ln837_13_fu_3498_p1 = select_ln65_61_fu_3491_p3;

assign zext_ln837_14_fu_3531_p1 = select_ln65_64_fu_3524_p3;

assign zext_ln837_15_fu_3564_p1 = select_ln65_67_fu_3557_p3;

assign zext_ln837_16_fu_3597_p1 = select_ln65_70_fu_3590_p3;

assign zext_ln837_17_fu_3630_p1 = select_ln65_73_fu_3623_p3;

assign zext_ln837_18_fu_3663_p1 = select_ln65_76_fu_3656_p3;

assign zext_ln837_1_fu_3102_p1 = select_ln65_25_fu_3095_p3;

assign zext_ln837_2_fu_3135_p1 = select_ln65_28_fu_3128_p3;

assign zext_ln837_3_fu_3168_p1 = select_ln65_31_fu_3161_p3;

assign zext_ln837_4_fu_3201_p1 = select_ln65_34_fu_3194_p3;

assign zext_ln837_5_fu_3234_p1 = select_ln65_37_fu_3227_p3;

assign zext_ln837_6_fu_3267_p1 = select_ln65_40_fu_3260_p3;

assign zext_ln837_7_fu_3300_p1 = select_ln65_43_fu_3293_p3;

assign zext_ln837_8_fu_3333_p1 = select_ln65_46_fu_3326_p3;

assign zext_ln837_9_fu_3366_p1 = select_ln65_49_fu_3359_p3;

assign zext_ln837_fu_3069_p1 = select_ln65_22_fu_3062_p3;

always @ (posedge ap_clk) begin
    pool_window_V_reg_3790[3:0] <= 4'b0000;
    pool_window_V_1_reg_3795[3:0] <= 4'b0000;
    select_ln65_9_reg_3805[3:0] <= 4'b0000;
    pool_window_V_4_reg_3811[3:0] <= 4'b0000;
    pool_window_V_5_reg_3816[3:0] <= 4'b0000;
    select_ln65_12_reg_3826[3:0] <= 4'b0000;
    pool_window_V_8_reg_3832[3:0] <= 4'b0000;
    pool_window_V_9_reg_3837[3:0] <= 4'b0000;
    select_ln65_15_reg_3847[3:0] <= 4'b0000;
    pool_window_V_12_reg_3853[3:0] <= 4'b0000;
    pool_window_V_13_reg_3858[3:0] <= 4'b0000;
    select_ln65_18_reg_3868[3:0] <= 4'b0000;
    pool_window_V_16_reg_3874[3:0] <= 4'b0000;
    pool_window_V_17_reg_3879[3:0] <= 4'b0000;
    select_ln65_21_reg_3889[3:0] <= 4'b0000;
    pool_window_V_20_reg_3895[3:0] <= 4'b0000;
    pool_window_V_21_reg_3900[3:0] <= 4'b0000;
    select_ln65_24_reg_3910[3:0] <= 4'b0000;
    pool_window_V_24_reg_3916[3:0] <= 4'b0000;
    pool_window_V_25_reg_3921[3:0] <= 4'b0000;
    select_ln65_27_reg_3931[3:0] <= 4'b0000;
    pool_window_V_28_reg_3937[3:0] <= 4'b0000;
    pool_window_V_29_reg_3942[3:0] <= 4'b0000;
    select_ln65_30_reg_3952[3:0] <= 4'b0000;
    pool_window_V_32_reg_3958[3:0] <= 4'b0000;
    pool_window_V_33_reg_3963[3:0] <= 4'b0000;
    select_ln65_33_reg_3973[3:0] <= 4'b0000;
    pool_window_V_36_reg_3979[3:0] <= 4'b0000;
    pool_window_V_37_reg_3984[3:0] <= 4'b0000;
    select_ln65_36_reg_3994[3:0] <= 4'b0000;
    pool_window_V_40_reg_4000[3:0] <= 4'b0000;
    pool_window_V_41_reg_4005[3:0] <= 4'b0000;
    select_ln65_39_reg_4015[3:0] <= 4'b0000;
    pool_window_V_44_reg_4021[3:0] <= 4'b0000;
    pool_window_V_45_reg_4026[3:0] <= 4'b0000;
    select_ln65_42_reg_4036[3:0] <= 4'b0000;
    pool_window_V_48_reg_4042[3:0] <= 4'b0000;
    pool_window_V_49_reg_4047[3:0] <= 4'b0000;
    select_ln65_45_reg_4057[3:0] <= 4'b0000;
    pool_window_V_52_reg_4063[3:0] <= 4'b0000;
    pool_window_V_53_reg_4068[3:0] <= 4'b0000;
    select_ln65_48_reg_4078[3:0] <= 4'b0000;
    pool_window_V_56_reg_4084[3:0] <= 4'b0000;
    pool_window_V_57_reg_4089[3:0] <= 4'b0000;
    select_ln65_51_reg_4099[3:0] <= 4'b0000;
    pool_window_V_60_reg_4105[3:0] <= 4'b0000;
    pool_window_V_61_reg_4110[3:0] <= 4'b0000;
    select_ln65_54_reg_4120[3:0] <= 4'b0000;
    pool_window_V_64_reg_4126[3:0] <= 4'b0000;
    pool_window_V_65_reg_4131[3:0] <= 4'b0000;
    select_ln65_57_reg_4141[3:0] <= 4'b0000;
    pool_window_V_68_reg_4147[3:0] <= 4'b0000;
    pool_window_V_69_reg_4152[3:0] <= 4'b0000;
    select_ln65_60_reg_4162[3:0] <= 4'b0000;
    pool_window_V_72_reg_4168[3:0] <= 4'b0000;
    pool_window_V_73_reg_4173[3:0] <= 4'b0000;
    select_ln65_63_reg_4183[3:0] <= 4'b0000;
    pool_window_V_76_reg_4189[3:0] <= 4'b0000;
    pool_window_V_77_reg_4194[3:0] <= 4'b0000;
    select_ln65_66_reg_4204[3:0] <= 4'b0000;
    pool_window_V_80_reg_4210[3:0] <= 4'b0000;
    pool_window_V_81_reg_4215[3:0] <= 4'b0000;
    select_ln65_69_reg_4225[3:0] <= 4'b0000;
    pool_window_V_84_reg_4231[3:0] <= 4'b0000;
    pool_window_V_85_reg_4236[3:0] <= 4'b0000;
    select_ln65_72_reg_4246[3:0] <= 4'b0000;
    pool_window_V_88_reg_4252[3:0] <= 4'b0000;
    pool_window_V_89_reg_4257[3:0] <= 4'b0000;
    select_ln65_75_reg_4267[3:0] <= 4'b0000;
    pool_window_V_92_reg_4273[3:0] <= 4'b0000;
    pool_window_V_93_reg_4278[3:0] <= 4'b0000;
    select_ln65_78_reg_4288[3:0] <= 4'b0000;
end

endmodule //kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s
