module mux2to1_32bit(a, b, sel, out);
input[31:0] a, b;
input sel;
output reg[31:0] out;

assign out = (sel == 0) ? a : b;

endmodule