\hypertarget{a00020}{}\doxysubsection{timer.\+h File Reference}
\label{a00020}\index{timer.h@{timer.h}}
{\ttfamily \#include $<$avr/io.\+h$>$}\newline
Include dependency graph for timer.\+h\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=133pt]{a00021}
\end{center}
\end{figure}
\doxysubsubsection*{Macros}
\begin{Indent}\textbf{ Definitions for 16-\/bit Timer/\+Counter1}\par
{\em \begin{DoxyNote}{Note}
t\+\_\+\+OVF = 1/\+F\+\_\+\+CPU $\ast$ prescaler $\ast$ 2$^\wedge$n where n = 16, F\+\_\+\+CPU = 16 MHz 
\end{DoxyNote}
}\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{a00045_ga85dff9eee7b0f0cc8a8a1d13793742a3}{TIM1\+\_\+stop}}()~TCCR1B \&= $\sim$((1$<$$<$CS12) $\vert$ (1$<$$<$CS11) $\vert$ (1$<$$<$CS10));
\begin{DoxyCompactList}\small\item\em Stop timer, prescaler 000 -\/-\/$>$ STOP. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00045_ga1193ba83b972f64ffc89d54dd9cb3d88}{TIM1\+\_\+overflow\+\_\+4ms}}()~TCCR1B \&= $\sim$((1$<$$<$CS12) $\vert$ (1$<$$<$CS11)); TCCR1B $\vert$= (1$<$$<$CS10);
\begin{DoxyCompactList}\small\item\em Set overflow 4ms, prescaler 001 -\/-\/$>$ 1. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00045_ga35693ced5c9f4a0b669ac24ceca8e69b}{TIM1\+\_\+overflow\+\_\+33ms}}()~TCCR1B \&= $\sim$((1$<$$<$CS12) $\vert$ (1$<$$<$CS10)); TCCR1B $\vert$= (1$<$$<$CS11);
\begin{DoxyCompactList}\small\item\em Set overflow 33ms, prescaler 010 -\/-\/$>$ 8. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00045_ga77e94f0031880610c8fdbc9a0257ef09}{TIM1\+\_\+overflow\+\_\+262ms}}()~TCCR1B \&= $\sim$(1$<$$<$CS12); TCCR1B $\vert$= (1$<$$<$CS11) $\vert$ (1$<$$<$CS10);
\begin{DoxyCompactList}\small\item\em Set overflow 262ms, prescaler 011 -\/-\/$>$ 64. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00045_ga36d54e146587c408a2ce92dfcd2c52c3}{TIM1\+\_\+overflow\+\_\+1s}}()~TCCR1B \&= $\sim$((1$<$$<$CS11) $\vert$ (1$<$$<$CS10)); TCCR1B $\vert$= (1$<$$<$CS12);
\begin{DoxyCompactList}\small\item\em Set overflow 1s, prescaler 100 -\/-\/$>$ 256. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00045_gac1fab4593fb6fa4dd8239431180343f3}{TIM1\+\_\+overflow\+\_\+4s}}()~TCCR1B \&= $\sim$(1$<$$<$CS11); TCCR1B $\vert$= (1$<$$<$CS12) $\vert$ (1$<$$<$CS10);
\begin{DoxyCompactList}\small\item\em Set overflow 4s, prescaler // 101 -\/-\/$>$ 1024. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00045_gad43aa0fc3eb8c3bd21ef2d4546130f05}{TIM1\+\_\+overflow\+\_\+interrupt\+\_\+enable}}()~TIMSK1 $\vert$= (1$<$$<$TOIE1);
\begin{DoxyCompactList}\small\item\em Enable overflow interrupt, 1 -\/-\/$>$ enable. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00045_ga650fbf1dbe4572e36196a71982dbd061}{TIM1\+\_\+overflow\+\_\+interrupt\+\_\+disable}}()~TIMSK1 \&= $\sim$(1$<$$<$TOIE1);
\begin{DoxyCompactList}\small\item\em Disable overflow interrupt, 0 -\/-\/$>$ disable. \end{DoxyCompactList}\end{DoxyCompactItemize}
\end{Indent}
