# Reading D:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ukf_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/ukf_fifo_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:49 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/ukf_fifo_control.v 
# -- Compiling module ukf_fifo_control
# 
# Top level modules:
# 	ukf_fifo_control
# End time: 13:01:49 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/top_level_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:49 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/top_level_ukf.v 
# -- Compiling module top_level_ukf
# 
# Top level modules:
# 	top_level_ukf
# End time: 13:01:50 on Oct 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/fifo_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:50 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/fifo_interface.v 
# -- Compiling module fifo_interface
# 
# Top level modules:
# 	fifo_interface
# End time: 13:01:50 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/dual_clock_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:50 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/dual_clock_fifo.v 
# -- Compiling module dual_clock_fifo
# 
# Top level modules:
# 	dual_clock_fifo
# End time: 13:01:50 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/vector.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:50 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/vector.v 
# -- Compiling module vector
# 
# Top level modules:
# 	vector
# End time: 13:01:50 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:50 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_ukf.v 
# -- Compiling module bu_ukf
# 
# Top level modules:
# 	bu_ukf
# End time: 13:01:50 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:50 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/ukf.v 
# -- Compiling module ukf
# 
# Top level modules:
# 	ukf
# End time: 13:01:50 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpmult.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:50 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpmult.v 
# -- Compiling module fpmult_altfp_mult_72r
# -- Compiling module fpmult
# 
# Top level modules:
# 	fpmult
# End time: 13:01:50 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpsquare.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:50 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpsquare.v 
# -- Compiling module fpsquare_alt_sqrt_block_ocb
# -- Compiling module fpsquare_altfp_sqrt_31f
# -- Compiling module fpsquare
# 
# Top level modules:
# 	fpsquare
# End time: 13:01:50 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpdiv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:51 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpdiv.v 
# -- Compiling module fpdiv_altfp_div_pst_gei
# -- Compiling module fpdiv_altfp_div_i9m
# -- Compiling module fpdiv
# 
# Top level modules:
# 	fpdiv
# End time: 13:01:51 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpadd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:51 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpadd.v 
# -- Compiling module fpadd_altbarrel_shift_ltd
# -- Compiling module fpadd_altbarrel_shift_aeb
# -- Compiling module fpadd_altpriority_encoder_3e8
# -- Compiling module fpadd_altpriority_encoder_6e8
# -- Compiling module fpadd_altpriority_encoder_be8
# -- Compiling module fpadd_altpriority_encoder_3v7
# -- Compiling module fpadd_altpriority_encoder_6v7
# -- Compiling module fpadd_altpriority_encoder_bv7
# -- Compiling module fpadd_altpriority_encoder_r08
# -- Compiling module fpadd_altpriority_encoder_rf8
# -- Compiling module fpadd_altpriority_encoder_qb6
# -- Compiling module fpadd_altpriority_encoder_nh8
# -- Compiling module fpadd_altpriority_encoder_qh8
# -- Compiling module fpadd_altpriority_encoder_vh8
# -- Compiling module fpadd_altpriority_encoder_fj8
# -- Compiling module fpadd_altpriority_encoder_n28
# -- Compiling module fpadd_altpriority_encoder_q28
# -- Compiling module fpadd_altpriority_encoder_v28
# -- Compiling module fpadd_altpriority_encoder_f48
# -- Compiling module fpadd_altpriority_encoder_e48
# -- Compiling module fpadd_altfp_add_sub_fbm
# -- Compiling module fpadd
# 
# Top level modules:
# 	fpadd
# End time: 13:01:51 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpsub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:51 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpsub.v 
# -- Compiling module fpsub_altbarrel_shift_ltd
# -- Compiling module fpsub_altbarrel_shift_aeb
# -- Compiling module fpsub_altpriority_encoder_3e8
# -- Compiling module fpsub_altpriority_encoder_6e8
# -- Compiling module fpsub_altpriority_encoder_be8
# -- Compiling module fpsub_altpriority_encoder_3v7
# -- Compiling module fpsub_altpriority_encoder_6v7
# -- Compiling module fpsub_altpriority_encoder_bv7
# -- Compiling module fpsub_altpriority_encoder_r08
# -- Compiling module fpsub_altpriority_encoder_rf8
# -- Compiling module fpsub_altpriority_encoder_qb6
# -- Compiling module fpsub_altpriority_encoder_nh8
# -- Compiling module fpsub_altpriority_encoder_qh8
# -- Compiling module fpsub_altpriority_encoder_vh8
# -- Compiling module fpsub_altpriority_encoder_fj8
# -- Compiling module fpsub_altpriority_encoder_n28
# -- Compiling module fpsub_altpriority_encoder_q28
# -- Compiling module fpsub_altpriority_encoder_v28
# -- Compiling module fpsub_altpriority_encoder_f48
# -- Compiling module fpsub_altpriority_encoder_e48
# -- Compiling module fpsub_altfp_add_sub_gcm
# -- Compiling module fpsub
# 
# Top level modules:
# 	fpsub
# End time: 13:01:51 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_ndiag.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:51 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_ndiag.v 
# -- Compiling module bu_ndiag
# 
# Top level modules:
# 	bu_ndiag
# End time: 13:01:52 on Oct 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_nlower.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:52 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_nlower.v 
# -- Compiling module bu_nlower
# 
# Top level modules:
# 	bu_nlower
# End time: 13:01:52 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_lower.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:52 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_lower.v 
# -- Compiling module bu_lower
# 
# Top level modules:
# 	bu_lower
# End time: 13:01:52 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_diag.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:52 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_diag.v 
# -- Compiling module bu_diag
# 
# Top level modules:
# 	bu_diag
# End time: 13:01:52 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/delay_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:52 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/delay_block.v 
# -- Compiling module delay_block
# 
# Top level modules:
# 	delay_block
# End time: 13:01:52 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:52 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 13:01:52 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/control_ndiag_in.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:52 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/control_ndiag_in.v 
# -- Compiling module control_ndiag_in
# 
# Top level modules:
# 	control_ndiag_in
# End time: 13:01:52 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/control_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:52 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/control_ukf.v 
# -- Compiling module control_ukf
# 
# Top level modules:
# 	control_ukf
# End time: 13:01:53 on Oct 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/div_int.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:53 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/div_int.v 
# -- Compiling module div_int
# 
# Top level modules:
# 	div_int
# End time: 13:01:53 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/mux_a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:53 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/mux_a.v 
# -- Compiling module mux_a
# 
# Top level modules:
# 	mux_a
# End time: 13:01:53 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/latch_a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:53 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/latch_a.v 
# -- Compiling module latch_a
# 
# Top level modules:
# 	latch_a
# End time: 13:01:53 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/stop_pipe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:53 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/stop_pipe.v 
# -- Compiling module stop_pipe
# 
# Top level modules:
# 	stop_pipe
# End time: 13:01:53 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_k5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:53 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_k5s.v 
# -- Compiling module mult_k5s
# 
# Top level modules:
# 	mult_k5s
# End time: 13:01:53 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_i5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:53 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_i5s.v 
# -- Compiling module mult_i5s
# 
# Top level modules:
# 	mult_i5s
# End time: 13:01:53 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_r5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:54 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_r5s.v 
# -- Compiling module mult_r5s
# 
# Top level modules:
# 	mult_r5s
# End time: 13:01:54 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_p5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:54 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_p5s.v 
# -- Compiling module mult_p5s
# 
# Top level modules:
# 	mult_p5s
# End time: 13:01:54 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_6ct.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:54 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_6ct.v 
# -- Compiling module mult_6ct
# 
# Top level modules:
# 	mult_6ct
# End time: 13:01:54 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/tb_top_level_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:01:54 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/tb_top_level_ukf.v 
# -- Compiling module tb_top_level_ukf
# 
# Top level modules:
# 	tb_top_level_ukf
# End time: 13:01:54 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_top_level_ukf
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_top_level_ukf 
# Start time: 13:01:54 on Oct 25,2018
# Loading work.tb_top_level_ukf
# Loading work.top_level_ukf
# Loading work.fifo_interface
# Loading work.dual_clock_fifo
# Loading work.ukf_fifo_control
# Loading work.ukf
# Loading work.bu_ukf
# Loading work.bu_lower
# Loading work.fpdiv
# Loading work.fpdiv_altfp_div_i9m
# Loading work.fpdiv_altfp_div_pst_gei
# Loading altera_mf_ver.altsyncram
# Loading lpm_ver.lpm_add_sub
# Loading lpm_ver.lpm_compare
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.fpsub
# Loading work.fpsub_altfp_add_sub_gcm
# Loading work.fpsub_altbarrel_shift_ltd
# Loading work.fpsub_altbarrel_shift_aeb
# Loading work.fpsub_altpriority_encoder_qb6
# Loading work.fpsub_altpriority_encoder_r08
# Loading work.fpsub_altpriority_encoder_be8
# Loading work.fpsub_altpriority_encoder_6e8
# Loading work.fpsub_altpriority_encoder_3e8
# Loading work.fpsub_altpriority_encoder_bv7
# Loading work.fpsub_altpriority_encoder_6v7
# Loading work.fpsub_altpriority_encoder_3v7
# Loading work.fpsub_altpriority_encoder_rf8
# Loading work.fpsub_altpriority_encoder_e48
# Loading work.fpsub_altpriority_encoder_fj8
# Loading work.fpsub_altpriority_encoder_vh8
# Loading work.fpsub_altpriority_encoder_qh8
# Loading work.fpsub_altpriority_encoder_nh8
# Loading work.fpsub_altpriority_encoder_f48
# Loading work.fpsub_altpriority_encoder_v28
# Loading work.fpsub_altpriority_encoder_q28
# Loading work.fpsub_altpriority_encoder_n28
# Loading work.mux_a
# Loading work.bu_nlower
# Loading work.fpmult
# Loading work.fpmult_altfp_mult_72r
# Loading work.fpadd
# Loading work.fpadd_altfp_add_sub_fbm
# Loading work.fpadd_altbarrel_shift_ltd
# Loading work.fpadd_altbarrel_shift_aeb
# Loading work.fpadd_altpriority_encoder_qb6
# Loading work.fpadd_altpriority_encoder_r08
# Loading work.fpadd_altpriority_encoder_be8
# Loading work.fpadd_altpriority_encoder_6e8
# Loading work.fpadd_altpriority_encoder_3e8
# Loading work.fpadd_altpriority_encoder_bv7
# Loading work.fpadd_altpriority_encoder_6v7
# Loading work.fpadd_altpriority_encoder_3v7
# Loading work.fpadd_altpriority_encoder_rf8
# Loading work.fpadd_altpriority_encoder_e48
# Loading work.fpadd_altpriority_encoder_fj8
# Loading work.fpadd_altpriority_encoder_vh8
# Loading work.fpadd_altpriority_encoder_qh8
# Loading work.fpadd_altpriority_encoder_nh8
# Loading work.fpadd_altpriority_encoder_f48
# Loading work.fpadd_altpriority_encoder_v28
# Loading work.fpadd_altpriority_encoder_q28
# Loading work.fpadd_altpriority_encoder_n28
# Loading work.bu_ndiag
# Loading work.delay
# Loading work.control_ndiag_in
# Loading work.bu_diag
# Loading work.fpsquare
# Loading work.fpsquare_altfp_sqrt_31f
# Loading work.fpsquare_alt_sqrt_block_ocb
# Loading work.div_int
# Loading lpm_ver.lpm_divide
# Loading work.control_ukf
# Loading work.vector
# Loading work.latch_a
# Loading work.stop_pipe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.delay_block
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Too few port connections. Expected 28, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/fifo_interface1 File: D:/TCC/ukf_hardware/fifo_interface.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l1'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l2'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l3'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l4'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_diag'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Too few port connections. Expected 26, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/top_level_ukf.v(63): [PCDPC] - Port size (4) does not match connection size (1) for port 'parallel_units'. The port definition is at: D:/TCC/ukf_hardware/ukf.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'diag_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_out'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Too few port connections. Expected 11, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11 File: D:/TCC/ukf_hardware/bu_diag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'data_available'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsquare.v(1201): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a1/fpsquare_altfp_sqrt_31f_component/alt_sqrt_block2 File: D:/TCC/ukf_hardware/IP/fpsquare.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst12 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/control_ukf.v(291): [PCDPC] - Port size (16) does not match connection size (1) for port 'vector_aux'. The port definition is at: D:/TCC/ukf_hardware/vector.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst3/a1 File: D:/TCC/ukf_hardware/vector.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Anderson CM  Hostname: ANDERSON  ProcessID: 11696
#           Attempting to use alternate WLF file "./wlfta0qk5z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta0qk5z
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# reset high
# reset low
# Successful completion. All transfers passed
# ** Note: $stop    : D:/TCC/ukf_hardware/tb_top_level_ukf.v(63)
#    Time: 10300 ns  Iteration: 0  Instance: /tb_top_level_ukf
# Break in Module tb_top_level_ukf at D:/TCC/ukf_hardware/tb_top_level_ukf.v line 63
restart
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Too few port connections. Expected 28, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/fifo_interface1 File: D:/TCC/ukf_hardware/fifo_interface.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l1'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l2'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l3'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l4'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_diag'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Too few port connections. Expected 26, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/top_level_ukf.v(63): [PCDPC] - Port size (4) does not match connection size (1) for port 'parallel_units'. The port definition is at: D:/TCC/ukf_hardware/ukf.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'diag_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_out'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Too few port connections. Expected 11, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11 File: D:/TCC/ukf_hardware/bu_diag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'data_available'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsquare.v(1201): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a1/fpsquare_altfp_sqrt_31f_component/alt_sqrt_block2 File: D:/TCC/ukf_hardware/IP/fpsquare.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst12 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/control_ukf.v(291): [PCDPC] - Port size (16) does not match connection size (1) for port 'vector_aux'. The port definition is at: D:/TCC/ukf_hardware/vector.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst3/a1 File: D:/TCC/ukf_hardware/vector.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
run -continue
# reset high
# reset low
# Successful completion. All transfers passed
# ** Note: $stop    : D:/TCC/ukf_hardware/tb_top_level_ukf.v(63)
#    Time: 10300 ns  Iteration: 0  Instance: /tb_top_level_ukf
# Break in Module tb_top_level_ukf at D:/TCC/ukf_hardware/tb_top_level_ukf.v line 63
run -continue
do D:/TCC/ukf_hardware/simulation/modelsim/wave.do
restart
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Too few port connections. Expected 28, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/fifo_interface1 File: D:/TCC/ukf_hardware/fifo_interface.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l1'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l2'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l3'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l4'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_diag'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Too few port connections. Expected 26, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/top_level_ukf.v(63): [PCDPC] - Port size (4) does not match connection size (1) for port 'parallel_units'. The port definition is at: D:/TCC/ukf_hardware/ukf.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'diag_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_out'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Too few port connections. Expected 11, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11 File: D:/TCC/ukf_hardware/bu_diag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'data_available'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsquare.v(1201): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a1/fpsquare_altfp_sqrt_31f_component/alt_sqrt_block2 File: D:/TCC/ukf_hardware/IP/fpsquare.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst12 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/control_ukf.v(291): [PCDPC] - Port size (16) does not match connection size (1) for port 'vector_aux'. The port definition is at: D:/TCC/ukf_hardware/vector.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst3/a1 File: D:/TCC/ukf_hardware/vector.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
run -continue
# reset high
# reset low
# Successful completion. All transfers passed
# ** Note: $stop    : D:/TCC/ukf_hardware/tb_top_level_ukf.v(63)
#    Time: 10300 ns  Iteration: 0  Instance: /tb_top_level_ukf
# Break in Module tb_top_level_ukf at D:/TCC/ukf_hardware/tb_top_level_ukf.v line 63
run -continue
add wave -position 14  sim:/tb_top_level_ukf/testando_top/ukf1/b2v_inst7/clock
add wave -position 15  sim:/tb_top_level_ukf/testando_top/ukf1/b2v_inst7/n_stop_request
add wave -position 16  sim:/tb_top_level_ukf/testando_top/ukf1/b2v_inst7/stop
add wave -position 17  sim:/tb_top_level_ukf/testando_top/ukf1/b2v_inst7/count
add wave -position 18  sim:/tb_top_level_ukf/testando_top/ukf1/b2v_inst7/stop1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/TCC/ukf_hardware/simulation/modelsim/wave.do
restart
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Too few port connections. Expected 28, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/fifo_interface1 File: D:/TCC/ukf_hardware/fifo_interface.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l1'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l2'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l3'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l4'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_diag'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Too few port connections. Expected 26, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/top_level_ukf.v(63): [PCDPC] - Port size (4) does not match connection size (1) for port 'parallel_units'. The port definition is at: D:/TCC/ukf_hardware/ukf.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'diag_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_out'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Too few port connections. Expected 11, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11 File: D:/TCC/ukf_hardware/bu_diag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'data_available'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsquare.v(1201): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a1/fpsquare_altfp_sqrt_31f_component/alt_sqrt_block2 File: D:/TCC/ukf_hardware/IP/fpsquare.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst12 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/control_ukf.v(291): [PCDPC] - Port size (16) does not match connection size (1) for port 'vector_aux'. The port definition is at: D:/TCC/ukf_hardware/vector.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst3/a1 File: D:/TCC/ukf_hardware/vector.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
run -continue
# reset high
# reset low
# Successful completion. All transfers passed
# ** Note: $stop    : D:/TCC/ukf_hardware/tb_top_level_ukf.v(63)
#    Time: 10300 ns  Iteration: 0  Instance: /tb_top_level_ukf
# Break in Module tb_top_level_ukf at D:/TCC/ukf_hardware/tb_top_level_ukf.v line 63
run -continue
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/TCC/ukf_hardware/simulation/modelsim/wave.do
do ukf_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/ukf_fifo_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:48 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/ukf_fifo_control.v 
# -- Compiling module ukf_fifo_control
# 
# Top level modules:
# 	ukf_fifo_control
# End time: 13:06:48 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/top_level_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:48 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/top_level_ukf.v 
# -- Compiling module top_level_ukf
# 
# Top level modules:
# 	top_level_ukf
# End time: 13:06:48 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/fifo_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:48 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/fifo_interface.v 
# -- Compiling module fifo_interface
# 
# Top level modules:
# 	fifo_interface
# End time: 13:06:48 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/dual_clock_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:49 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/dual_clock_fifo.v 
# -- Compiling module dual_clock_fifo
# 
# Top level modules:
# 	dual_clock_fifo
# End time: 13:06:49 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/vector.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:49 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/vector.v 
# -- Compiling module vector
# 
# Top level modules:
# 	vector
# End time: 13:06:49 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:49 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_ukf.v 
# -- Compiling module bu_ukf
# 
# Top level modules:
# 	bu_ukf
# End time: 13:06:49 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:49 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/ukf.v 
# -- Compiling module ukf
# 
# Top level modules:
# 	ukf
# End time: 13:06:49 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpmult.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:49 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpmult.v 
# -- Compiling module fpmult_altfp_mult_72r
# -- Compiling module fpmult
# 
# Top level modules:
# 	fpmult
# End time: 13:06:49 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpsquare.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:49 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpsquare.v 
# -- Compiling module fpsquare_alt_sqrt_block_ocb
# -- Compiling module fpsquare_altfp_sqrt_31f
# -- Compiling module fpsquare
# 
# Top level modules:
# 	fpsquare
# End time: 13:06:49 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpdiv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:49 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpdiv.v 
# -- Compiling module fpdiv_altfp_div_pst_gei
# -- Compiling module fpdiv_altfp_div_i9m
# -- Compiling module fpdiv
# 
# Top level modules:
# 	fpdiv
# End time: 13:06:49 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpadd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:50 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpadd.v 
# -- Compiling module fpadd_altbarrel_shift_ltd
# -- Compiling module fpadd_altbarrel_shift_aeb
# -- Compiling module fpadd_altpriority_encoder_3e8
# -- Compiling module fpadd_altpriority_encoder_6e8
# -- Compiling module fpadd_altpriority_encoder_be8
# -- Compiling module fpadd_altpriority_encoder_3v7
# -- Compiling module fpadd_altpriority_encoder_6v7
# -- Compiling module fpadd_altpriority_encoder_bv7
# -- Compiling module fpadd_altpriority_encoder_r08
# -- Compiling module fpadd_altpriority_encoder_rf8
# -- Compiling module fpadd_altpriority_encoder_qb6
# -- Compiling module fpadd_altpriority_encoder_nh8
# -- Compiling module fpadd_altpriority_encoder_qh8
# -- Compiling module fpadd_altpriority_encoder_vh8
# -- Compiling module fpadd_altpriority_encoder_fj8
# -- Compiling module fpadd_altpriority_encoder_n28
# -- Compiling module fpadd_altpriority_encoder_q28
# -- Compiling module fpadd_altpriority_encoder_v28
# -- Compiling module fpadd_altpriority_encoder_f48
# -- Compiling module fpadd_altpriority_encoder_e48
# -- Compiling module fpadd_altfp_add_sub_fbm
# -- Compiling module fpadd
# 
# Top level modules:
# 	fpadd
# End time: 13:06:50 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpsub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:50 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpsub.v 
# -- Compiling module fpsub_altbarrel_shift_ltd
# -- Compiling module fpsub_altbarrel_shift_aeb
# -- Compiling module fpsub_altpriority_encoder_3e8
# -- Compiling module fpsub_altpriority_encoder_6e8
# -- Compiling module fpsub_altpriority_encoder_be8
# -- Compiling module fpsub_altpriority_encoder_3v7
# -- Compiling module fpsub_altpriority_encoder_6v7
# -- Compiling module fpsub_altpriority_encoder_bv7
# -- Compiling module fpsub_altpriority_encoder_r08
# -- Compiling module fpsub_altpriority_encoder_rf8
# -- Compiling module fpsub_altpriority_encoder_qb6
# -- Compiling module fpsub_altpriority_encoder_nh8
# -- Compiling module fpsub_altpriority_encoder_qh8
# -- Compiling module fpsub_altpriority_encoder_vh8
# -- Compiling module fpsub_altpriority_encoder_fj8
# -- Compiling module fpsub_altpriority_encoder_n28
# -- Compiling module fpsub_altpriority_encoder_q28
# -- Compiling module fpsub_altpriority_encoder_v28
# -- Compiling module fpsub_altpriority_encoder_f48
# -- Compiling module fpsub_altpriority_encoder_e48
# -- Compiling module fpsub_altfp_add_sub_gcm
# -- Compiling module fpsub
# 
# Top level modules:
# 	fpsub
# End time: 13:06:50 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_ndiag.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:50 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_ndiag.v 
# -- Compiling module bu_ndiag
# 
# Top level modules:
# 	bu_ndiag
# End time: 13:06:50 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_nlower.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:50 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_nlower.v 
# -- Compiling module bu_nlower
# 
# Top level modules:
# 	bu_nlower
# End time: 13:06:50 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_lower.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:51 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_lower.v 
# -- Compiling module bu_lower
# 
# Top level modules:
# 	bu_lower
# End time: 13:06:51 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_diag.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:51 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_diag.v 
# -- Compiling module bu_diag
# 
# Top level modules:
# 	bu_diag
# End time: 13:06:51 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/delay_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:51 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/delay_block.v 
# -- Compiling module delay_block
# 
# Top level modules:
# 	delay_block
# End time: 13:06:51 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:51 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 13:06:51 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/control_ndiag_in.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:51 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/control_ndiag_in.v 
# -- Compiling module control_ndiag_in
# 
# Top level modules:
# 	control_ndiag_in
# End time: 13:06:51 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/control_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:51 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/control_ukf.v 
# -- Compiling module control_ukf
# 
# Top level modules:
# 	control_ukf
# End time: 13:06:51 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/div_int.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:51 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/div_int.v 
# -- Compiling module div_int
# 
# Top level modules:
# 	div_int
# End time: 13:06:52 on Oct 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/mux_a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:52 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/mux_a.v 
# -- Compiling module mux_a
# 
# Top level modules:
# 	mux_a
# End time: 13:06:52 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/latch_a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:52 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/latch_a.v 
# -- Compiling module latch_a
# 
# Top level modules:
# 	latch_a
# End time: 13:06:52 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/stop_pipe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:52 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/stop_pipe.v 
# -- Compiling module stop_pipe
# 
# Top level modules:
# 	stop_pipe
# End time: 13:06:52 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_k5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:52 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_k5s.v 
# -- Compiling module mult_k5s
# 
# Top level modules:
# 	mult_k5s
# End time: 13:06:52 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_i5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:52 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_i5s.v 
# -- Compiling module mult_i5s
# 
# Top level modules:
# 	mult_i5s
# End time: 13:06:52 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_r5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:52 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_r5s.v 
# -- Compiling module mult_r5s
# 
# Top level modules:
# 	mult_r5s
# End time: 13:06:52 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_p5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:53 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_p5s.v 
# -- Compiling module mult_p5s
# 
# Top level modules:
# 	mult_p5s
# End time: 13:06:53 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_6ct.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:53 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_6ct.v 
# -- Compiling module mult_6ct
# 
# Top level modules:
# 	mult_6ct
# End time: 13:06:53 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/tb_top_level_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:53 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/tb_top_level_ukf.v 
# -- Compiling module tb_top_level_ukf
# 
# Top level modules:
# 	tb_top_level_ukf
# End time: 13:06:53 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_top_level_ukf
# End time: 13:06:55 on Oct 25,2018, Elapsed time: 0:05:01
# Errors: 0, Warnings: 690
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_top_level_ukf 
# Start time: 13:06:55 on Oct 25,2018
# Loading work.tb_top_level_ukf
# Loading work.top_level_ukf
# Loading work.fifo_interface
# Loading work.dual_clock_fifo
# Loading work.ukf_fifo_control
# Loading work.ukf
# Loading work.bu_ukf
# Loading work.bu_lower
# Loading work.fpdiv
# Loading work.fpdiv_altfp_div_i9m
# Loading work.fpdiv_altfp_div_pst_gei
# Loading altera_mf_ver.altsyncram
# Loading lpm_ver.lpm_add_sub
# Loading lpm_ver.lpm_compare
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.fpsub
# Loading work.fpsub_altfp_add_sub_gcm
# Loading work.fpsub_altbarrel_shift_ltd
# Loading work.fpsub_altbarrel_shift_aeb
# Loading work.fpsub_altpriority_encoder_qb6
# Loading work.fpsub_altpriority_encoder_r08
# Loading work.fpsub_altpriority_encoder_be8
# Loading work.fpsub_altpriority_encoder_6e8
# Loading work.fpsub_altpriority_encoder_3e8
# Loading work.fpsub_altpriority_encoder_bv7
# Loading work.fpsub_altpriority_encoder_6v7
# Loading work.fpsub_altpriority_encoder_3v7
# Loading work.fpsub_altpriority_encoder_rf8
# Loading work.fpsub_altpriority_encoder_e48
# Loading work.fpsub_altpriority_encoder_fj8
# Loading work.fpsub_altpriority_encoder_vh8
# Loading work.fpsub_altpriority_encoder_qh8
# Loading work.fpsub_altpriority_encoder_nh8
# Loading work.fpsub_altpriority_encoder_f48
# Loading work.fpsub_altpriority_encoder_v28
# Loading work.fpsub_altpriority_encoder_q28
# Loading work.fpsub_altpriority_encoder_n28
# Loading work.mux_a
# Loading work.bu_nlower
# Loading work.fpmult
# Loading work.fpmult_altfp_mult_72r
# Loading work.fpadd
# Loading work.fpadd_altfp_add_sub_fbm
# Loading work.fpadd_altbarrel_shift_ltd
# Loading work.fpadd_altbarrel_shift_aeb
# Loading work.fpadd_altpriority_encoder_qb6
# Loading work.fpadd_altpriority_encoder_r08
# Loading work.fpadd_altpriority_encoder_be8
# Loading work.fpadd_altpriority_encoder_6e8
# Loading work.fpadd_altpriority_encoder_3e8
# Loading work.fpadd_altpriority_encoder_bv7
# Loading work.fpadd_altpriority_encoder_6v7
# Loading work.fpadd_altpriority_encoder_3v7
# Loading work.fpadd_altpriority_encoder_rf8
# Loading work.fpadd_altpriority_encoder_e48
# Loading work.fpadd_altpriority_encoder_fj8
# Loading work.fpadd_altpriority_encoder_vh8
# Loading work.fpadd_altpriority_encoder_qh8
# Loading work.fpadd_altpriority_encoder_nh8
# Loading work.fpadd_altpriority_encoder_f48
# Loading work.fpadd_altpriority_encoder_v28
# Loading work.fpadd_altpriority_encoder_q28
# Loading work.fpadd_altpriority_encoder_n28
# Loading work.bu_ndiag
# Loading work.delay
# Loading work.control_ndiag_in
# Loading work.bu_diag
# Loading work.fpsquare
# Loading work.fpsquare_altfp_sqrt_31f
# Loading work.fpsquare_alt_sqrt_block_ocb
# Loading work.div_int
# Loading lpm_ver.lpm_divide
# Loading work.control_ukf
# Loading work.vector
# Loading work.latch_a
# Loading work.stop_pipe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.delay_block
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Too few port connections. Expected 28, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/fifo_interface1 File: D:/TCC/ukf_hardware/fifo_interface.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l1'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l2'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l3'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l4'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_diag'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Too few port connections. Expected 26, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/top_level_ukf.v(63): [PCDPC] - Port size (4) does not match connection size (1) for port 'parallel_units'. The port definition is at: D:/TCC/ukf_hardware/ukf.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'diag_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_out'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Too few port connections. Expected 11, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11 File: D:/TCC/ukf_hardware/bu_diag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'data_available'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsquare.v(1201): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a1/fpsquare_altfp_sqrt_31f_component/alt_sqrt_block2 File: D:/TCC/ukf_hardware/IP/fpsquare.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst12 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/control_ukf.v(291): [PCDPC] - Port size (16) does not match connection size (1) for port 'vector_aux'. The port definition is at: D:/TCC/ukf_hardware/vector.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst3/a1 File: D:/TCC/ukf_hardware/vector.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Anderson CM  Hostname: ANDERSON  ProcessID: 11696
#           Attempting to use alternate WLF file "./wlft1z7vn1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1z7vn1
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# reset high
# reset low
# Successful completion. All transfers passed
# ** Note: $stop    : D:/TCC/ukf_hardware/tb_top_level_ukf.v(63)
#    Time: 10300 ns  Iteration: 0  Instance: /tb_top_level_ukf
# Break in Module tb_top_level_ukf at D:/TCC/ukf_hardware/tb_top_level_ukf.v line 63
do D:/TCC/ukf_hardware/simulation/modelsim/wave.do
# ** Error: (vish-4014) No objects found matching '/tb_top_level_ukf/testando_top/ukf1/b2v_inst7/stop1'.
# Executing ONERROR command at macro D:\TCC\ukf_hardware\simulation\modelsim\wave.do line 12
restart
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Too few port connections. Expected 28, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/fifo_interface1 File: D:/TCC/ukf_hardware/fifo_interface.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l1'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l2'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l3'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l4'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_diag'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Too few port connections. Expected 26, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/top_level_ukf.v(63): [PCDPC] - Port size (4) does not match connection size (1) for port 'parallel_units'. The port definition is at: D:/TCC/ukf_hardware/ukf.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'diag_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_out'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Too few port connections. Expected 11, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11 File: D:/TCC/ukf_hardware/bu_diag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'data_available'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsquare.v(1201): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a1/fpsquare_altfp_sqrt_31f_component/alt_sqrt_block2 File: D:/TCC/ukf_hardware/IP/fpsquare.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst12 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/control_ukf.v(291): [PCDPC] - Port size (16) does not match connection size (1) for port 'vector_aux'. The port definition is at: D:/TCC/ukf_hardware/vector.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst3/a1 File: D:/TCC/ukf_hardware/vector.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(254): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(271): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
run -all
# reset high
# reset low
# Successful completion. All transfers passed
# ** Note: $stop    : D:/TCC/ukf_hardware/tb_top_level_ukf.v(63)
#    Time: 10300 ns  Iteration: 0  Instance: /tb_top_level_ukf
# Break in Module tb_top_level_ukf at D:/TCC/ukf_hardware/tb_top_level_ukf.v line 63
run -all
do ukf_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/ukf_fifo_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:28 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/ukf_fifo_control.v 
# -- Compiling module ukf_fifo_control
# 
# Top level modules:
# 	ukf_fifo_control
# End time: 13:14:28 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/top_level_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:28 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/top_level_ukf.v 
# -- Compiling module top_level_ukf
# 
# Top level modules:
# 	top_level_ukf
# End time: 13:14:28 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/fifo_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:28 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/fifo_interface.v 
# -- Compiling module fifo_interface
# 
# Top level modules:
# 	fifo_interface
# End time: 13:14:28 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/dual_clock_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:28 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/dual_clock_fifo.v 
# -- Compiling module dual_clock_fifo
# 
# Top level modules:
# 	dual_clock_fifo
# End time: 13:14:28 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/vector.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:28 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/vector.v 
# -- Compiling module vector
# 
# Top level modules:
# 	vector
# End time: 13:14:28 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:28 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_ukf.v 
# -- Compiling module bu_ukf
# 
# Top level modules:
# 	bu_ukf
# End time: 13:14:28 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:28 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/ukf.v 
# -- Compiling module ukf
# 
# Top level modules:
# 	ukf
# End time: 13:14:29 on Oct 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpmult.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:29 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpmult.v 
# -- Compiling module fpmult_altfp_mult_72r
# -- Compiling module fpmult
# 
# Top level modules:
# 	fpmult
# End time: 13:14:29 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpsquare.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:29 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpsquare.v 
# -- Compiling module fpsquare_alt_sqrt_block_ocb
# -- Compiling module fpsquare_altfp_sqrt_31f
# -- Compiling module fpsquare
# 
# Top level modules:
# 	fpsquare
# End time: 13:14:29 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpdiv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:29 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpdiv.v 
# -- Compiling module fpdiv_altfp_div_pst_gei
# -- Compiling module fpdiv_altfp_div_i9m
# -- Compiling module fpdiv
# 
# Top level modules:
# 	fpdiv
# End time: 13:14:29 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpadd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:29 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpadd.v 
# -- Compiling module fpadd_altbarrel_shift_ltd
# -- Compiling module fpadd_altbarrel_shift_aeb
# -- Compiling module fpadd_altpriority_encoder_3e8
# -- Compiling module fpadd_altpriority_encoder_6e8
# -- Compiling module fpadd_altpriority_encoder_be8
# -- Compiling module fpadd_altpriority_encoder_3v7
# -- Compiling module fpadd_altpriority_encoder_6v7
# -- Compiling module fpadd_altpriority_encoder_bv7
# -- Compiling module fpadd_altpriority_encoder_r08
# -- Compiling module fpadd_altpriority_encoder_rf8
# -- Compiling module fpadd_altpriority_encoder_qb6
# -- Compiling module fpadd_altpriority_encoder_nh8
# -- Compiling module fpadd_altpriority_encoder_qh8
# -- Compiling module fpadd_altpriority_encoder_vh8
# -- Compiling module fpadd_altpriority_encoder_fj8
# -- Compiling module fpadd_altpriority_encoder_n28
# -- Compiling module fpadd_altpriority_encoder_q28
# -- Compiling module fpadd_altpriority_encoder_v28
# -- Compiling module fpadd_altpriority_encoder_f48
# -- Compiling module fpadd_altpriority_encoder_e48
# -- Compiling module fpadd_altfp_add_sub_fbm
# -- Compiling module fpadd
# 
# Top level modules:
# 	fpadd
# End time: 13:14:29 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpsub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:30 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpsub.v 
# -- Compiling module fpsub_altbarrel_shift_ltd
# -- Compiling module fpsub_altbarrel_shift_aeb
# -- Compiling module fpsub_altpriority_encoder_3e8
# -- Compiling module fpsub_altpriority_encoder_6e8
# -- Compiling module fpsub_altpriority_encoder_be8
# -- Compiling module fpsub_altpriority_encoder_3v7
# -- Compiling module fpsub_altpriority_encoder_6v7
# -- Compiling module fpsub_altpriority_encoder_bv7
# -- Compiling module fpsub_altpriority_encoder_r08
# -- Compiling module fpsub_altpriority_encoder_rf8
# -- Compiling module fpsub_altpriority_encoder_qb6
# -- Compiling module fpsub_altpriority_encoder_nh8
# -- Compiling module fpsub_altpriority_encoder_qh8
# -- Compiling module fpsub_altpriority_encoder_vh8
# -- Compiling module fpsub_altpriority_encoder_fj8
# -- Compiling module fpsub_altpriority_encoder_n28
# -- Compiling module fpsub_altpriority_encoder_q28
# -- Compiling module fpsub_altpriority_encoder_v28
# -- Compiling module fpsub_altpriority_encoder_f48
# -- Compiling module fpsub_altpriority_encoder_e48
# -- Compiling module fpsub_altfp_add_sub_gcm
# -- Compiling module fpsub
# 
# Top level modules:
# 	fpsub
# End time: 13:14:30 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_ndiag.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:30 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_ndiag.v 
# -- Compiling module bu_ndiag
# 
# Top level modules:
# 	bu_ndiag
# End time: 13:14:30 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_nlower.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:30 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_nlower.v 
# -- Compiling module bu_nlower
# 
# Top level modules:
# 	bu_nlower
# End time: 13:14:30 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_lower.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:30 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_lower.v 
# -- Compiling module bu_lower
# 
# Top level modules:
# 	bu_lower
# End time: 13:14:30 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_diag.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:30 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_diag.v 
# -- Compiling module bu_diag
# 
# Top level modules:
# 	bu_diag
# End time: 13:14:30 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/delay_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:31 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/delay_block.v 
# -- Compiling module delay_block
# 
# Top level modules:
# 	delay_block
# End time: 13:14:31 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:31 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 13:14:31 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/control_ndiag_in.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:31 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/control_ndiag_in.v 
# -- Compiling module control_ndiag_in
# 
# Top level modules:
# 	control_ndiag_in
# End time: 13:14:31 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/control_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:31 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/control_ukf.v 
# -- Compiling module control_ukf
# 
# Top level modules:
# 	control_ukf
# End time: 13:14:31 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/div_int.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:31 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/div_int.v 
# -- Compiling module div_int
# 
# Top level modules:
# 	div_int
# End time: 13:14:31 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/mux_a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:31 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/mux_a.v 
# -- Compiling module mux_a
# 
# Top level modules:
# 	mux_a
# End time: 13:14:31 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/latch_a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:32 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/latch_a.v 
# -- Compiling module latch_a
# 
# Top level modules:
# 	latch_a
# End time: 13:14:32 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/stop_pipe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:32 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/stop_pipe.v 
# -- Compiling module stop_pipe
# 
# Top level modules:
# 	stop_pipe
# End time: 13:14:32 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_k5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:32 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_k5s.v 
# -- Compiling module mult_k5s
# 
# Top level modules:
# 	mult_k5s
# End time: 13:14:32 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_i5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:32 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_i5s.v 
# -- Compiling module mult_i5s
# 
# Top level modules:
# 	mult_i5s
# End time: 13:14:32 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_r5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:32 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_r5s.v 
# -- Compiling module mult_r5s
# 
# Top level modules:
# 	mult_r5s
# End time: 13:14:32 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_p5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:32 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_p5s.v 
# -- Compiling module mult_p5s
# 
# Top level modules:
# 	mult_p5s
# End time: 13:14:32 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_6ct.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:32 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_6ct.v 
# -- Compiling module mult_6ct
# 
# Top level modules:
# 	mult_6ct
# End time: 13:14:32 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/tb_top_level_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:33 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/tb_top_level_ukf.v 
# -- Compiling module tb_top_level_ukf
# 
# Top level modules:
# 	tb_top_level_ukf
# End time: 13:14:33 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_top_level_ukf
# End time: 13:14:34 on Oct 25,2018, Elapsed time: 0:07:39
# Errors: 3, Warnings: 346
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_top_level_ukf 
# Start time: 13:14:34 on Oct 25,2018
# Loading work.tb_top_level_ukf
# Loading work.top_level_ukf
# Loading work.fifo_interface
# Loading work.dual_clock_fifo
# Loading work.ukf_fifo_control
# Loading work.ukf
# Loading work.bu_ukf
# Loading work.bu_lower
# Loading work.fpdiv
# Loading work.fpdiv_altfp_div_i9m
# Loading work.fpdiv_altfp_div_pst_gei
# Loading altera_mf_ver.altsyncram
# Loading lpm_ver.lpm_add_sub
# Loading lpm_ver.lpm_compare
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.fpsub
# Loading work.fpsub_altfp_add_sub_gcm
# Loading work.fpsub_altbarrel_shift_ltd
# Loading work.fpsub_altbarrel_shift_aeb
# Loading work.fpsub_altpriority_encoder_qb6
# Loading work.fpsub_altpriority_encoder_r08
# Loading work.fpsub_altpriority_encoder_be8
# Loading work.fpsub_altpriority_encoder_6e8
# Loading work.fpsub_altpriority_encoder_3e8
# Loading work.fpsub_altpriority_encoder_bv7
# Loading work.fpsub_altpriority_encoder_6v7
# Loading work.fpsub_altpriority_encoder_3v7
# Loading work.fpsub_altpriority_encoder_rf8
# Loading work.fpsub_altpriority_encoder_e48
# Loading work.fpsub_altpriority_encoder_fj8
# Loading work.fpsub_altpriority_encoder_vh8
# Loading work.fpsub_altpriority_encoder_qh8
# Loading work.fpsub_altpriority_encoder_nh8
# Loading work.fpsub_altpriority_encoder_f48
# Loading work.fpsub_altpriority_encoder_v28
# Loading work.fpsub_altpriority_encoder_q28
# Loading work.fpsub_altpriority_encoder_n28
# Loading work.mux_a
# Loading work.bu_nlower
# Loading work.fpmult
# Loading work.fpmult_altfp_mult_72r
# Loading work.fpadd
# Loading work.fpadd_altfp_add_sub_fbm
# Loading work.fpadd_altbarrel_shift_ltd
# Loading work.fpadd_altbarrel_shift_aeb
# Loading work.fpadd_altpriority_encoder_qb6
# Loading work.fpadd_altpriority_encoder_r08
# Loading work.fpadd_altpriority_encoder_be8
# Loading work.fpadd_altpriority_encoder_6e8
# Loading work.fpadd_altpriority_encoder_3e8
# Loading work.fpadd_altpriority_encoder_bv7
# Loading work.fpadd_altpriority_encoder_6v7
# Loading work.fpadd_altpriority_encoder_3v7
# Loading work.fpadd_altpriority_encoder_rf8
# Loading work.fpadd_altpriority_encoder_e48
# Loading work.fpadd_altpriority_encoder_fj8
# Loading work.fpadd_altpriority_encoder_vh8
# Loading work.fpadd_altpriority_encoder_qh8
# Loading work.fpadd_altpriority_encoder_nh8
# Loading work.fpadd_altpriority_encoder_f48
# Loading work.fpadd_altpriority_encoder_v28
# Loading work.fpadd_altpriority_encoder_q28
# Loading work.fpadd_altpriority_encoder_n28
# Loading work.bu_ndiag
# Loading work.delay
# Loading work.control_ndiag_in
# Loading work.bu_diag
# Loading work.fpsquare
# Loading work.fpsquare_altfp_sqrt_31f
# Loading work.fpsquare_alt_sqrt_block_ocb
# Loading work.div_int
# Loading lpm_ver.lpm_divide
# Loading work.control_ukf
# Loading work.vector
# Loading work.latch_a
# Loading work.stop_pipe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.delay_block
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Too few port connections. Expected 28, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/fifo_interface1 File: D:/TCC/ukf_hardware/fifo_interface.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l1'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l2'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l3'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l4'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_diag'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Too few port connections. Expected 26, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/top_level_ukf.v(63): [PCDPC] - Port size (4) does not match connection size (1) for port 'parallel_units'. The port definition is at: D:/TCC/ukf_hardware/ukf.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'diag_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_out'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Too few port connections. Expected 11, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11 File: D:/TCC/ukf_hardware/bu_diag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'data_available'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsquare.v(1201): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a1/fpsquare_altfp_sqrt_31f_component/alt_sqrt_block2 File: D:/TCC/ukf_hardware/IP/fpsquare.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst12 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/control_ukf.v(291): [PCDPC] - Port size (16) does not match connection size (1) for port 'vector_aux'. The port definition is at: D:/TCC/ukf_hardware/vector.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst3/a1 File: D:/TCC/ukf_hardware/vector.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Anderson CM  Hostname: ANDERSON  ProcessID: 11696
#           Attempting to use alternate WLF file "./wlft14bgyz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft14bgyz
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# reset high
# reset low
# Successful completion. All transfers passed
# ** Note: $stop    : D:/TCC/ukf_hardware/tb_top_level_ukf.v(63)
#    Time: 10300 ns  Iteration: 0  Instance: /tb_top_level_ukf
# Break in Module tb_top_level_ukf at D:/TCC/ukf_hardware/tb_top_level_ukf.v line 63
do D:/TCC/ukf_hardware/simulation/modelsim/wave.do
# ** Error: (vish-4014) No objects found matching '/tb_top_level_ukf/testando_top/ukf1/b2v_inst7/stop1'.
# Executing ONERROR command at macro D:\TCC\ukf_hardware\simulation\modelsim\wave.do line 12
restart
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Too few port connections. Expected 28, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/fifo_interface1 File: D:/TCC/ukf_hardware/fifo_interface.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l1'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l2'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l3'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l4'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_diag'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Too few port connections. Expected 26, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/top_level_ukf.v(63): [PCDPC] - Port size (4) does not match connection size (1) for port 'parallel_units'. The port definition is at: D:/TCC/ukf_hardware/ukf.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'diag_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_out'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Too few port connections. Expected 11, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11 File: D:/TCC/ukf_hardware/bu_diag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'data_available'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsquare.v(1201): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a1/fpsquare_altfp_sqrt_31f_component/alt_sqrt_block2 File: D:/TCC/ukf_hardware/IP/fpsquare.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst12 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/control_ukf.v(291): [PCDPC] - Port size (16) does not match connection size (1) for port 'vector_aux'. The port definition is at: D:/TCC/ukf_hardware/vector.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst3/a1 File: D:/TCC/ukf_hardware/vector.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
run -all
# reset high
# reset low
# Successful completion. All transfers passed
# ** Note: $stop    : D:/TCC/ukf_hardware/tb_top_level_ukf.v(63)
#    Time: 10300 ns  Iteration: 0  Instance: /tb_top_level_ukf
# Break in Module tb_top_level_ukf at D:/TCC/ukf_hardware/tb_top_level_ukf.v line 63
run -all
do ukf_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/ukf_fifo_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:12 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/ukf_fifo_control.v 
# -- Compiling module ukf_fifo_control
# 
# Top level modules:
# 	ukf_fifo_control
# End time: 13:17:12 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/top_level_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:12 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/top_level_ukf.v 
# -- Compiling module top_level_ukf
# 
# Top level modules:
# 	top_level_ukf
# End time: 13:17:12 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/fifo_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:12 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/fifo_interface.v 
# -- Compiling module fifo_interface
# 
# Top level modules:
# 	fifo_interface
# End time: 13:17:12 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/dual_clock_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:12 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/dual_clock_fifo.v 
# -- Compiling module dual_clock_fifo
# 
# Top level modules:
# 	dual_clock_fifo
# End time: 13:17:12 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/vector.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:12 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/vector.v 
# -- Compiling module vector
# 
# Top level modules:
# 	vector
# End time: 13:17:12 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:12 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_ukf.v 
# -- Compiling module bu_ukf
# 
# Top level modules:
# 	bu_ukf
# End time: 13:17:12 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:12 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/ukf.v 
# -- Compiling module ukf
# 
# Top level modules:
# 	ukf
# End time: 13:17:12 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpmult.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:12 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpmult.v 
# -- Compiling module fpmult_altfp_mult_72r
# -- Compiling module fpmult
# 
# Top level modules:
# 	fpmult
# End time: 13:17:13 on Oct 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpsquare.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:13 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpsquare.v 
# -- Compiling module fpsquare_alt_sqrt_block_ocb
# -- Compiling module fpsquare_altfp_sqrt_31f
# -- Compiling module fpsquare
# 
# Top level modules:
# 	fpsquare
# End time: 13:17:13 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpdiv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:13 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpdiv.v 
# -- Compiling module fpdiv_altfp_div_pst_gei
# -- Compiling module fpdiv_altfp_div_i9m
# -- Compiling module fpdiv
# 
# Top level modules:
# 	fpdiv
# End time: 13:17:13 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpadd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:13 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpadd.v 
# -- Compiling module fpadd_altbarrel_shift_ltd
# -- Compiling module fpadd_altbarrel_shift_aeb
# -- Compiling module fpadd_altpriority_encoder_3e8
# -- Compiling module fpadd_altpriority_encoder_6e8
# -- Compiling module fpadd_altpriority_encoder_be8
# -- Compiling module fpadd_altpriority_encoder_3v7
# -- Compiling module fpadd_altpriority_encoder_6v7
# -- Compiling module fpadd_altpriority_encoder_bv7
# -- Compiling module fpadd_altpriority_encoder_r08
# -- Compiling module fpadd_altpriority_encoder_rf8
# -- Compiling module fpadd_altpriority_encoder_qb6
# -- Compiling module fpadd_altpriority_encoder_nh8
# -- Compiling module fpadd_altpriority_encoder_qh8
# -- Compiling module fpadd_altpriority_encoder_vh8
# -- Compiling module fpadd_altpriority_encoder_fj8
# -- Compiling module fpadd_altpriority_encoder_n28
# -- Compiling module fpadd_altpriority_encoder_q28
# -- Compiling module fpadd_altpriority_encoder_v28
# -- Compiling module fpadd_altpriority_encoder_f48
# -- Compiling module fpadd_altpriority_encoder_e48
# -- Compiling module fpadd_altfp_add_sub_fbm
# -- Compiling module fpadd
# 
# Top level modules:
# 	fpadd
# End time: 13:17:13 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpsub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:13 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpsub.v 
# -- Compiling module fpsub_altbarrel_shift_ltd
# -- Compiling module fpsub_altbarrel_shift_aeb
# -- Compiling module fpsub_altpriority_encoder_3e8
# -- Compiling module fpsub_altpriority_encoder_6e8
# -- Compiling module fpsub_altpriority_encoder_be8
# -- Compiling module fpsub_altpriority_encoder_3v7
# -- Compiling module fpsub_altpriority_encoder_6v7
# -- Compiling module fpsub_altpriority_encoder_bv7
# -- Compiling module fpsub_altpriority_encoder_r08
# -- Compiling module fpsub_altpriority_encoder_rf8
# -- Compiling module fpsub_altpriority_encoder_qb6
# -- Compiling module fpsub_altpriority_encoder_nh8
# -- Compiling module fpsub_altpriority_encoder_qh8
# -- Compiling module fpsub_altpriority_encoder_vh8
# -- Compiling module fpsub_altpriority_encoder_fj8
# -- Compiling module fpsub_altpriority_encoder_n28
# -- Compiling module fpsub_altpriority_encoder_q28
# -- Compiling module fpsub_altpriority_encoder_v28
# -- Compiling module fpsub_altpriority_encoder_f48
# -- Compiling module fpsub_altpriority_encoder_e48
# -- Compiling module fpsub_altfp_add_sub_gcm
# -- Compiling module fpsub
# 
# Top level modules:
# 	fpsub
# End time: 13:17:14 on Oct 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_ndiag.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:14 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_ndiag.v 
# -- Compiling module bu_ndiag
# 
# Top level modules:
# 	bu_ndiag
# End time: 13:17:14 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_nlower.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:14 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_nlower.v 
# -- Compiling module bu_nlower
# 
# Top level modules:
# 	bu_nlower
# End time: 13:17:14 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_lower.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:14 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_lower.v 
# -- Compiling module bu_lower
# 
# Top level modules:
# 	bu_lower
# End time: 13:17:14 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_diag.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:14 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_diag.v 
# -- Compiling module bu_diag
# 
# Top level modules:
# 	bu_diag
# End time: 13:17:14 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/delay_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:14 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/delay_block.v 
# -- Compiling module delay_block
# 
# Top level modules:
# 	delay_block
# End time: 13:17:14 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:14 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 13:17:15 on Oct 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/control_ndiag_in.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/control_ndiag_in.v 
# -- Compiling module control_ndiag_in
# 
# Top level modules:
# 	control_ndiag_in
# End time: 13:17:15 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/control_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/control_ukf.v 
# -- Compiling module control_ukf
# 
# Top level modules:
# 	control_ukf
# End time: 13:17:15 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/div_int.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/div_int.v 
# -- Compiling module div_int
# 
# Top level modules:
# 	div_int
# End time: 13:17:15 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/mux_a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/mux_a.v 
# -- Compiling module mux_a
# 
# Top level modules:
# 	mux_a
# End time: 13:17:15 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/latch_a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/latch_a.v 
# -- Compiling module latch_a
# 
# Top level modules:
# 	latch_a
# End time: 13:17:15 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/stop_pipe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/stop_pipe.v 
# -- Compiling module stop_pipe
# 
# Top level modules:
# 	stop_pipe
# End time: 13:17:15 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_k5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_k5s.v 
# -- Compiling module mult_k5s
# 
# Top level modules:
# 	mult_k5s
# End time: 13:17:16 on Oct 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_i5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_i5s.v 
# -- Compiling module mult_i5s
# 
# Top level modules:
# 	mult_i5s
# End time: 13:17:16 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_r5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_r5s.v 
# -- Compiling module mult_r5s
# 
# Top level modules:
# 	mult_r5s
# End time: 13:17:16 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_p5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_p5s.v 
# -- Compiling module mult_p5s
# 
# Top level modules:
# 	mult_p5s
# End time: 13:17:16 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_6ct.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_6ct.v 
# -- Compiling module mult_6ct
# 
# Top level modules:
# 	mult_6ct
# End time: 13:17:16 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/tb_top_level_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/tb_top_level_ukf.v 
# -- Compiling module tb_top_level_ukf
# 
# Top level modules:
# 	tb_top_level_ukf
# End time: 13:17:16 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_top_level_ukf
# End time: 13:17:18 on Oct 25,2018, Elapsed time: 0:02:44
# Errors: 3, Warnings: 346
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_top_level_ukf 
# Start time: 13:17:18 on Oct 25,2018
# Loading work.tb_top_level_ukf
# Loading work.top_level_ukf
# Loading work.fifo_interface
# Loading work.dual_clock_fifo
# Loading work.ukf_fifo_control
# Loading work.ukf
# Loading work.bu_ukf
# Loading work.bu_lower
# Loading work.fpdiv
# Loading work.fpdiv_altfp_div_i9m
# Loading work.fpdiv_altfp_div_pst_gei
# Loading altera_mf_ver.altsyncram
# Loading lpm_ver.lpm_add_sub
# Loading lpm_ver.lpm_compare
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.fpsub
# Loading work.fpsub_altfp_add_sub_gcm
# Loading work.fpsub_altbarrel_shift_ltd
# Loading work.fpsub_altbarrel_shift_aeb
# Loading work.fpsub_altpriority_encoder_qb6
# Loading work.fpsub_altpriority_encoder_r08
# Loading work.fpsub_altpriority_encoder_be8
# Loading work.fpsub_altpriority_encoder_6e8
# Loading work.fpsub_altpriority_encoder_3e8
# Loading work.fpsub_altpriority_encoder_bv7
# Loading work.fpsub_altpriority_encoder_6v7
# Loading work.fpsub_altpriority_encoder_3v7
# Loading work.fpsub_altpriority_encoder_rf8
# Loading work.fpsub_altpriority_encoder_e48
# Loading work.fpsub_altpriority_encoder_fj8
# Loading work.fpsub_altpriority_encoder_vh8
# Loading work.fpsub_altpriority_encoder_qh8
# Loading work.fpsub_altpriority_encoder_nh8
# Loading work.fpsub_altpriority_encoder_f48
# Loading work.fpsub_altpriority_encoder_v28
# Loading work.fpsub_altpriority_encoder_q28
# Loading work.fpsub_altpriority_encoder_n28
# Loading work.mux_a
# Loading work.bu_nlower
# Loading work.fpmult
# Loading work.fpmult_altfp_mult_72r
# Loading work.fpadd
# Loading work.fpadd_altfp_add_sub_fbm
# Loading work.fpadd_altbarrel_shift_ltd
# Loading work.fpadd_altbarrel_shift_aeb
# Loading work.fpadd_altpriority_encoder_qb6
# Loading work.fpadd_altpriority_encoder_r08
# Loading work.fpadd_altpriority_encoder_be8
# Loading work.fpadd_altpriority_encoder_6e8
# Loading work.fpadd_altpriority_encoder_3e8
# Loading work.fpadd_altpriority_encoder_bv7
# Loading work.fpadd_altpriority_encoder_6v7
# Loading work.fpadd_altpriority_encoder_3v7
# Loading work.fpadd_altpriority_encoder_rf8
# Loading work.fpadd_altpriority_encoder_e48
# Loading work.fpadd_altpriority_encoder_fj8
# Loading work.fpadd_altpriority_encoder_vh8
# Loading work.fpadd_altpriority_encoder_qh8
# Loading work.fpadd_altpriority_encoder_nh8
# Loading work.fpadd_altpriority_encoder_f48
# Loading work.fpadd_altpriority_encoder_v28
# Loading work.fpadd_altpriority_encoder_q28
# Loading work.fpadd_altpriority_encoder_n28
# Loading work.bu_ndiag
# Loading work.delay
# Loading work.control_ndiag_in
# Loading work.bu_diag
# Loading work.fpsquare
# Loading work.fpsquare_altfp_sqrt_31f
# Loading work.fpsquare_alt_sqrt_block_ocb
# Loading work.div_int
# Loading lpm_ver.lpm_divide
# Loading work.control_ukf
# Loading work.vector
# Loading work.latch_a
# Loading work.stop_pipe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.delay_block
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Too few port connections. Expected 28, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/fifo_interface1 File: D:/TCC/ukf_hardware/fifo_interface.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l1'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l2'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l3'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l4'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_diag'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Too few port connections. Expected 26, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/top_level_ukf.v(63): [PCDPC] - Port size (4) does not match connection size (1) for port 'parallel_units'. The port definition is at: D:/TCC/ukf_hardware/ukf.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'diag_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_out'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Too few port connections. Expected 11, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11 File: D:/TCC/ukf_hardware/bu_diag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'data_available'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsquare.v(1201): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a1/fpsquare_altfp_sqrt_31f_component/alt_sqrt_block2 File: D:/TCC/ukf_hardware/IP/fpsquare.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst12 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/control_ukf.v(291): [PCDPC] - Port size (16) does not match connection size (1) for port 'vector_aux'. The port definition is at: D:/TCC/ukf_hardware/vector.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst3/a1 File: D:/TCC/ukf_hardware/vector.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Anderson CM  Hostname: ANDERSON  ProcessID: 11696
#           Attempting to use alternate WLF file "./wlft2kevgm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2kevgm
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# reset high
# reset low
# Successful completion. All transfers passed
# ** Note: $stop    : D:/TCC/ukf_hardware/tb_top_level_ukf.v(63)
#    Time: 10300 ns  Iteration: 0  Instance: /tb_top_level_ukf
# Break in Module tb_top_level_ukf at D:/TCC/ukf_hardware/tb_top_level_ukf.v line 63
do D:/TCC/ukf_hardware/simulation/modelsim/wave.do
# ** Error: (vish-4014) No objects found matching '/tb_top_level_ukf/testando_top/ukf1/b2v_inst7/stop1'.
# Executing ONERROR command at macro D:\TCC\ukf_hardware\simulation\modelsim\wave.do line 12
restart
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Too few port connections. Expected 28, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/fifo_interface1 File: D:/TCC/ukf_hardware/fifo_interface.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l1'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l2'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l3'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l4'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_diag'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Too few port connections. Expected 26, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/top_level_ukf.v(63): [PCDPC] - Port size (4) does not match connection size (1) for port 'parallel_units'. The port definition is at: D:/TCC/ukf_hardware/ukf.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'diag_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_out'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Too few port connections. Expected 11, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11 File: D:/TCC/ukf_hardware/bu_diag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'data_available'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsquare.v(1201): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a1/fpsquare_altfp_sqrt_31f_component/alt_sqrt_block2 File: D:/TCC/ukf_hardware/IP/fpsquare.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst12 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/control_ukf.v(291): [PCDPC] - Port size (16) does not match connection size (1) for port 'vector_aux'. The port definition is at: D:/TCC/ukf_hardware/vector.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst3/a1 File: D:/TCC/ukf_hardware/vector.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
run -all
# reset high
# reset low
# Successful completion. All transfers passed
# ** Note: $stop    : D:/TCC/ukf_hardware/tb_top_level_ukf.v(63)
#    Time: 10300 ns  Iteration: 0  Instance: /tb_top_level_ukf
# Break in Module tb_top_level_ukf at D:/TCC/ukf_hardware/tb_top_level_ukf.v line 63
run -all
add wave -position 24  sim:/tb_top_level_ukf/testando_top/ukf1/b2v_inst11/result
add wave -position 25  sim:/tb_top_level_ukf/testando_top/ukf1/b2v_inst4/a
add wave -position 26  sim:/tb_top_level_ukf/testando_top/ukf1/b2v_inst4/new
add wave -position 27  sim:/tb_top_level_ukf/testando_top/ukf1/b2v_inst4/clock
add wave -position 28  sim:/tb_top_level_ukf/testando_top/ukf1/b2v_inst4/b
restart
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Too few port connections. Expected 28, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/fifo_interface1 File: D:/TCC/ukf_hardware/fifo_interface.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l1'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l2'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l3'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l4'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_diag'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Too few port connections. Expected 26, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/top_level_ukf.v(63): [PCDPC] - Port size (4) does not match connection size (1) for port 'parallel_units'. The port definition is at: D:/TCC/ukf_hardware/ukf.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'diag_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_out'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Too few port connections. Expected 11, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11 File: D:/TCC/ukf_hardware/bu_diag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'data_available'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsquare.v(1201): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a1/fpsquare_altfp_sqrt_31f_component/alt_sqrt_block2 File: D:/TCC/ukf_hardware/IP/fpsquare.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst12 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/control_ukf.v(291): [PCDPC] - Port size (16) does not match connection size (1) for port 'vector_aux'. The port definition is at: D:/TCC/ukf_hardware/vector.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst3/a1 File: D:/TCC/ukf_hardware/vector.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
run -continue
# reset high
# reset low
# Successful completion. All transfers passed
# ** Note: $stop    : D:/TCC/ukf_hardware/tb_top_level_ukf.v(63)
#    Time: 10300 ns  Iteration: 0  Instance: /tb_top_level_ukf
# Break in Module tb_top_level_ukf at D:/TCC/ukf_hardware/tb_top_level_ukf.v line 63
run -all
do ukf_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/ukf_fifo_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:17 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/ukf_fifo_control.v 
# -- Compiling module ukf_fifo_control
# 
# Top level modules:
# 	ukf_fifo_control
# End time: 13:36:17 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/top_level_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:17 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/top_level_ukf.v 
# -- Compiling module top_level_ukf
# 
# Top level modules:
# 	top_level_ukf
# End time: 13:36:17 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/fifo_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:17 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/fifo_interface.v 
# -- Compiling module fifo_interface
# 
# Top level modules:
# 	fifo_interface
# End time: 13:36:17 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/dual_clock_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:17 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/dual_clock_fifo.v 
# -- Compiling module dual_clock_fifo
# 
# Top level modules:
# 	dual_clock_fifo
# End time: 13:36:17 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/vector.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:17 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/vector.v 
# -- Compiling module vector
# 
# Top level modules:
# 	vector
# End time: 13:36:17 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:17 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_ukf.v 
# -- Compiling module bu_ukf
# 
# Top level modules:
# 	bu_ukf
# End time: 13:36:17 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:17 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/ukf.v 
# -- Compiling module ukf
# 
# Top level modules:
# 	ukf
# End time: 13:36:17 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpmult.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:17 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpmult.v 
# -- Compiling module fpmult_altfp_mult_72r
# -- Compiling module fpmult
# 
# Top level modules:
# 	fpmult
# End time: 13:36:17 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpsquare.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:18 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpsquare.v 
# -- Compiling module fpsquare_alt_sqrt_block_ocb
# -- Compiling module fpsquare_altfp_sqrt_31f
# -- Compiling module fpsquare
# 
# Top level modules:
# 	fpsquare
# End time: 13:36:18 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpdiv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:18 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpdiv.v 
# -- Compiling module fpdiv_altfp_div_pst_gei
# -- Compiling module fpdiv_altfp_div_i9m
# -- Compiling module fpdiv
# 
# Top level modules:
# 	fpdiv
# End time: 13:36:18 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpadd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:18 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpadd.v 
# -- Compiling module fpadd_altbarrel_shift_ltd
# -- Compiling module fpadd_altbarrel_shift_aeb
# -- Compiling module fpadd_altpriority_encoder_3e8
# -- Compiling module fpadd_altpriority_encoder_6e8
# -- Compiling module fpadd_altpriority_encoder_be8
# -- Compiling module fpadd_altpriority_encoder_3v7
# -- Compiling module fpadd_altpriority_encoder_6v7
# -- Compiling module fpadd_altpriority_encoder_bv7
# -- Compiling module fpadd_altpriority_encoder_r08
# -- Compiling module fpadd_altpriority_encoder_rf8
# -- Compiling module fpadd_altpriority_encoder_qb6
# -- Compiling module fpadd_altpriority_encoder_nh8
# -- Compiling module fpadd_altpriority_encoder_qh8
# -- Compiling module fpadd_altpriority_encoder_vh8
# -- Compiling module fpadd_altpriority_encoder_fj8
# -- Compiling module fpadd_altpriority_encoder_n28
# -- Compiling module fpadd_altpriority_encoder_q28
# -- Compiling module fpadd_altpriority_encoder_v28
# -- Compiling module fpadd_altpriority_encoder_f48
# -- Compiling module fpadd_altpriority_encoder_e48
# -- Compiling module fpadd_altfp_add_sub_fbm
# -- Compiling module fpadd
# 
# Top level modules:
# 	fpadd
# End time: 13:36:18 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpsub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:18 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpsub.v 
# -- Compiling module fpsub_altbarrel_shift_ltd
# -- Compiling module fpsub_altbarrel_shift_aeb
# -- Compiling module fpsub_altpriority_encoder_3e8
# -- Compiling module fpsub_altpriority_encoder_6e8
# -- Compiling module fpsub_altpriority_encoder_be8
# -- Compiling module fpsub_altpriority_encoder_3v7
# -- Compiling module fpsub_altpriority_encoder_6v7
# -- Compiling module fpsub_altpriority_encoder_bv7
# -- Compiling module fpsub_altpriority_encoder_r08
# -- Compiling module fpsub_altpriority_encoder_rf8
# -- Compiling module fpsub_altpriority_encoder_qb6
# -- Compiling module fpsub_altpriority_encoder_nh8
# -- Compiling module fpsub_altpriority_encoder_qh8
# -- Compiling module fpsub_altpriority_encoder_vh8
# -- Compiling module fpsub_altpriority_encoder_fj8
# -- Compiling module fpsub_altpriority_encoder_n28
# -- Compiling module fpsub_altpriority_encoder_q28
# -- Compiling module fpsub_altpriority_encoder_v28
# -- Compiling module fpsub_altpriority_encoder_f48
# -- Compiling module fpsub_altpriority_encoder_e48
# -- Compiling module fpsub_altfp_add_sub_gcm
# -- Compiling module fpsub
# 
# Top level modules:
# 	fpsub
# End time: 13:36:18 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_ndiag.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:19 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_ndiag.v 
# -- Compiling module bu_ndiag
# 
# Top level modules:
# 	bu_ndiag
# End time: 13:36:19 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_nlower.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:19 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_nlower.v 
# -- Compiling module bu_nlower
# 
# Top level modules:
# 	bu_nlower
# End time: 13:36:19 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_lower.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:19 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_lower.v 
# -- Compiling module bu_lower
# 
# Top level modules:
# 	bu_lower
# End time: 13:36:19 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_diag.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:19 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_diag.v 
# -- Compiling module bu_diag
# 
# Top level modules:
# 	bu_diag
# End time: 13:36:19 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/delay_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:19 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/delay_block.v 
# -- Compiling module delay_block
# 
# Top level modules:
# 	delay_block
# End time: 13:36:19 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:19 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 13:36:19 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/control_ndiag_in.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:20 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/control_ndiag_in.v 
# -- Compiling module control_ndiag_in
# 
# Top level modules:
# 	control_ndiag_in
# End time: 13:36:20 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/control_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:20 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/control_ukf.v 
# -- Compiling module control_ukf
# 
# Top level modules:
# 	control_ukf
# End time: 13:36:20 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/div_int.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:20 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/div_int.v 
# -- Compiling module div_int
# 
# Top level modules:
# 	div_int
# End time: 13:36:20 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/mux_a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:20 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/mux_a.v 
# -- Compiling module mux_a
# 
# Top level modules:
# 	mux_a
# End time: 13:36:20 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/latch_a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:20 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/latch_a.v 
# -- Compiling module latch_a
# ** Error: (vlog-13069) D:/TCC/ukf_hardware/latch_a.v(20): near "always": syntax error, unexpected always, expecting class.
# End time: 13:36:20 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./ukf_run_msim_rtl_verilog.do line 30
# D:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/latch_a.v}"
do ukf_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/ukf_fifo_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:04 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/ukf_fifo_control.v 
# -- Compiling module ukf_fifo_control
# 
# Top level modules:
# 	ukf_fifo_control
# End time: 13:37:04 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/top_level_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:04 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/top_level_ukf.v 
# -- Compiling module top_level_ukf
# 
# Top level modules:
# 	top_level_ukf
# End time: 13:37:04 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/fifo_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:04 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/fifo_interface.v 
# -- Compiling module fifo_interface
# 
# Top level modules:
# 	fifo_interface
# End time: 13:37:04 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/dual_clock_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:04 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/dual_clock_fifo.v 
# -- Compiling module dual_clock_fifo
# 
# Top level modules:
# 	dual_clock_fifo
# End time: 13:37:04 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/vector.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:04 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/vector.v 
# -- Compiling module vector
# 
# Top level modules:
# 	vector
# End time: 13:37:04 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:04 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_ukf.v 
# -- Compiling module bu_ukf
# 
# Top level modules:
# 	bu_ukf
# End time: 13:37:04 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:04 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/ukf.v 
# -- Compiling module ukf
# 
# Top level modules:
# 	ukf
# End time: 13:37:04 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpmult.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:04 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpmult.v 
# -- Compiling module fpmult_altfp_mult_72r
# -- Compiling module fpmult
# 
# Top level modules:
# 	fpmult
# End time: 13:37:05 on Oct 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpsquare.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:05 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpsquare.v 
# -- Compiling module fpsquare_alt_sqrt_block_ocb
# -- Compiling module fpsquare_altfp_sqrt_31f
# -- Compiling module fpsquare
# 
# Top level modules:
# 	fpsquare
# End time: 13:37:05 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpdiv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:05 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpdiv.v 
# -- Compiling module fpdiv_altfp_div_pst_gei
# -- Compiling module fpdiv_altfp_div_i9m
# -- Compiling module fpdiv
# 
# Top level modules:
# 	fpdiv
# End time: 13:37:05 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpadd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:05 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpadd.v 
# -- Compiling module fpadd_altbarrel_shift_ltd
# -- Compiling module fpadd_altbarrel_shift_aeb
# -- Compiling module fpadd_altpriority_encoder_3e8
# -- Compiling module fpadd_altpriority_encoder_6e8
# -- Compiling module fpadd_altpriority_encoder_be8
# -- Compiling module fpadd_altpriority_encoder_3v7
# -- Compiling module fpadd_altpriority_encoder_6v7
# -- Compiling module fpadd_altpriority_encoder_bv7
# -- Compiling module fpadd_altpriority_encoder_r08
# -- Compiling module fpadd_altpriority_encoder_rf8
# -- Compiling module fpadd_altpriority_encoder_qb6
# -- Compiling module fpadd_altpriority_encoder_nh8
# -- Compiling module fpadd_altpriority_encoder_qh8
# -- Compiling module fpadd_altpriority_encoder_vh8
# -- Compiling module fpadd_altpriority_encoder_fj8
# -- Compiling module fpadd_altpriority_encoder_n28
# -- Compiling module fpadd_altpriority_encoder_q28
# -- Compiling module fpadd_altpriority_encoder_v28
# -- Compiling module fpadd_altpriority_encoder_f48
# -- Compiling module fpadd_altpriority_encoder_e48
# -- Compiling module fpadd_altfp_add_sub_fbm
# -- Compiling module fpadd
# 
# Top level modules:
# 	fpadd
# End time: 13:37:05 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/fpsub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:05 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/fpsub.v 
# -- Compiling module fpsub_altbarrel_shift_ltd
# -- Compiling module fpsub_altbarrel_shift_aeb
# -- Compiling module fpsub_altpriority_encoder_3e8
# -- Compiling module fpsub_altpriority_encoder_6e8
# -- Compiling module fpsub_altpriority_encoder_be8
# -- Compiling module fpsub_altpriority_encoder_3v7
# -- Compiling module fpsub_altpriority_encoder_6v7
# -- Compiling module fpsub_altpriority_encoder_bv7
# -- Compiling module fpsub_altpriority_encoder_r08
# -- Compiling module fpsub_altpriority_encoder_rf8
# -- Compiling module fpsub_altpriority_encoder_qb6
# -- Compiling module fpsub_altpriority_encoder_nh8
# -- Compiling module fpsub_altpriority_encoder_qh8
# -- Compiling module fpsub_altpriority_encoder_vh8
# -- Compiling module fpsub_altpriority_encoder_fj8
# -- Compiling module fpsub_altpriority_encoder_n28
# -- Compiling module fpsub_altpriority_encoder_q28
# -- Compiling module fpsub_altpriority_encoder_v28
# -- Compiling module fpsub_altpriority_encoder_f48
# -- Compiling module fpsub_altpriority_encoder_e48
# -- Compiling module fpsub_altfp_add_sub_gcm
# -- Compiling module fpsub
# 
# Top level modules:
# 	fpsub
# End time: 13:37:06 on Oct 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_ndiag.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:06 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_ndiag.v 
# -- Compiling module bu_ndiag
# 
# Top level modules:
# 	bu_ndiag
# End time: 13:37:06 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_nlower.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:06 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_nlower.v 
# -- Compiling module bu_nlower
# 
# Top level modules:
# 	bu_nlower
# End time: 13:37:06 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_lower.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:06 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_lower.v 
# -- Compiling module bu_lower
# 
# Top level modules:
# 	bu_lower
# End time: 13:37:06 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/bu_diag.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:06 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/bu_diag.v 
# -- Compiling module bu_diag
# 
# Top level modules:
# 	bu_diag
# End time: 13:37:06 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/delay_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:06 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/delay_block.v 
# -- Compiling module delay_block
# 
# Top level modules:
# 	delay_block
# End time: 13:37:06 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:07 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 13:37:07 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/control_ndiag_in.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:07 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/control_ndiag_in.v 
# -- Compiling module control_ndiag_in
# 
# Top level modules:
# 	control_ndiag_in
# End time: 13:37:07 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/control_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:07 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/control_ukf.v 
# -- Compiling module control_ukf
# 
# Top level modules:
# 	control_ukf
# End time: 13:37:07 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/IP {D:/TCC/ukf_hardware/IP/div_int.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:07 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/IP" D:/TCC/ukf_hardware/IP/div_int.v 
# -- Compiling module div_int
# 
# Top level modules:
# 	div_int
# End time: 13:37:07 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/mux_a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:07 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/mux_a.v 
# -- Compiling module mux_a
# 
# Top level modules:
# 	mux_a
# End time: 13:37:07 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/latch_a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:07 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/latch_a.v 
# -- Compiling module latch_a
# 
# Top level modules:
# 	latch_a
# End time: 13:37:07 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/stop_pipe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:07 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/stop_pipe.v 
# -- Compiling module stop_pipe
# 
# Top level modules:
# 	stop_pipe
# End time: 13:37:07 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_k5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:08 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_k5s.v 
# -- Compiling module mult_k5s
# 
# Top level modules:
# 	mult_k5s
# End time: 13:37:08 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_i5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:08 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_i5s.v 
# -- Compiling module mult_i5s
# 
# Top level modules:
# 	mult_i5s
# End time: 13:37:08 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_r5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:08 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_r5s.v 
# -- Compiling module mult_r5s
# 
# Top level modules:
# 	mult_r5s
# End time: 13:37:08 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_p5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:08 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_p5s.v 
# -- Compiling module mult_p5s
# 
# Top level modules:
# 	mult_p5s
# End time: 13:37:08 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware/db {D:/TCC/ukf_hardware/db/mult_6ct.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:08 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware/db" D:/TCC/ukf_hardware/db/mult_6ct.v 
# -- Compiling module mult_6ct
# 
# Top level modules:
# 	mult_6ct
# End time: 13:37:08 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/TCC/ukf_hardware {D:/TCC/ukf_hardware/tb_top_level_ukf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:08 on Oct 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/TCC/ukf_hardware" D:/TCC/ukf_hardware/tb_top_level_ukf.v 
# -- Compiling module tb_top_level_ukf
# 
# Top level modules:
# 	tb_top_level_ukf
# End time: 13:37:08 on Oct 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_top_level_ukf
# End time: 13:37:10 on Oct 25,2018, Elapsed time: 0:19:52
# Errors: 7, Warnings: 518
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_top_level_ukf 
# Start time: 13:37:10 on Oct 25,2018
# Loading work.tb_top_level_ukf
# Loading work.top_level_ukf
# Loading work.fifo_interface
# Loading work.dual_clock_fifo
# Loading work.ukf_fifo_control
# Loading work.ukf
# Loading work.bu_ukf
# Loading work.bu_lower
# Loading work.fpdiv
# Loading work.fpdiv_altfp_div_i9m
# Loading work.fpdiv_altfp_div_pst_gei
# Loading altera_mf_ver.altsyncram
# Loading lpm_ver.lpm_add_sub
# Loading lpm_ver.lpm_compare
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.fpsub
# Loading work.fpsub_altfp_add_sub_gcm
# Loading work.fpsub_altbarrel_shift_ltd
# Loading work.fpsub_altbarrel_shift_aeb
# Loading work.fpsub_altpriority_encoder_qb6
# Loading work.fpsub_altpriority_encoder_r08
# Loading work.fpsub_altpriority_encoder_be8
# Loading work.fpsub_altpriority_encoder_6e8
# Loading work.fpsub_altpriority_encoder_3e8
# Loading work.fpsub_altpriority_encoder_bv7
# Loading work.fpsub_altpriority_encoder_6v7
# Loading work.fpsub_altpriority_encoder_3v7
# Loading work.fpsub_altpriority_encoder_rf8
# Loading work.fpsub_altpriority_encoder_e48
# Loading work.fpsub_altpriority_encoder_fj8
# Loading work.fpsub_altpriority_encoder_vh8
# Loading work.fpsub_altpriority_encoder_qh8
# Loading work.fpsub_altpriority_encoder_nh8
# Loading work.fpsub_altpriority_encoder_f48
# Loading work.fpsub_altpriority_encoder_v28
# Loading work.fpsub_altpriority_encoder_q28
# Loading work.fpsub_altpriority_encoder_n28
# Loading work.mux_a
# Loading work.bu_nlower
# Loading work.fpmult
# Loading work.fpmult_altfp_mult_72r
# Loading work.fpadd
# Loading work.fpadd_altfp_add_sub_fbm
# Loading work.fpadd_altbarrel_shift_ltd
# Loading work.fpadd_altbarrel_shift_aeb
# Loading work.fpadd_altpriority_encoder_qb6
# Loading work.fpadd_altpriority_encoder_r08
# Loading work.fpadd_altpriority_encoder_be8
# Loading work.fpadd_altpriority_encoder_6e8
# Loading work.fpadd_altpriority_encoder_3e8
# Loading work.fpadd_altpriority_encoder_bv7
# Loading work.fpadd_altpriority_encoder_6v7
# Loading work.fpadd_altpriority_encoder_3v7
# Loading work.fpadd_altpriority_encoder_rf8
# Loading work.fpadd_altpriority_encoder_e48
# Loading work.fpadd_altpriority_encoder_fj8
# Loading work.fpadd_altpriority_encoder_vh8
# Loading work.fpadd_altpriority_encoder_qh8
# Loading work.fpadd_altpriority_encoder_nh8
# Loading work.fpadd_altpriority_encoder_f48
# Loading work.fpadd_altpriority_encoder_v28
# Loading work.fpadd_altpriority_encoder_q28
# Loading work.fpadd_altpriority_encoder_n28
# Loading work.bu_ndiag
# Loading work.delay
# Loading work.control_ndiag_in
# Loading work.bu_diag
# Loading work.fpsquare
# Loading work.fpsquare_altfp_sqrt_31f
# Loading work.fpsquare_alt_sqrt_block_ocb
# Loading work.div_int
# Loading lpm_ver.lpm_divide
# Loading work.control_ukf
# Loading work.vector
# Loading work.latch_a
# Loading work.stop_pipe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.delay_block
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Too few port connections. Expected 28, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/fifo_interface1 File: D:/TCC/ukf_hardware/fifo_interface.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l1'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l2'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l3'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l4'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_diag'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Too few port connections. Expected 26, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/top_level_ukf.v(63): [PCDPC] - Port size (4) does not match connection size (1) for port 'parallel_units'. The port definition is at: D:/TCC/ukf_hardware/ukf.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'diag_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_out'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Too few port connections. Expected 11, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11 File: D:/TCC/ukf_hardware/bu_diag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'data_available'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsquare.v(1201): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a1/fpsquare_altfp_sqrt_31f_component/alt_sqrt_block2 File: D:/TCC/ukf_hardware/IP/fpsquare.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst12 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/control_ukf.v(291): [PCDPC] - Port size (16) does not match connection size (1) for port 'vector_aux'. The port definition is at: D:/TCC/ukf_hardware/vector.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst3/a1 File: D:/TCC/ukf_hardware/vector.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Anderson CM  Hostname: ANDERSON  ProcessID: 11696
#           Attempting to use alternate WLF file "./wlft9ec76n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9ec76n
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# reset high
# reset low
# Successful completion. All transfers passed
# ** Note: $stop    : D:/TCC/ukf_hardware/tb_top_level_ukf.v(63)
#    Time: 10300 ns  Iteration: 0  Instance: /tb_top_level_ukf
# Break in Module tb_top_level_ukf at D:/TCC/ukf_hardware/tb_top_level_ukf.v line 63
do D:/TCC/ukf_hardware/simulation/modelsim/wave.do
# ** Error: (vish-4014) No objects found matching '/tb_top_level_ukf/testando_top/ukf1/b2v_inst7/stop1'.
# Executing ONERROR command at macro D:\TCC\ukf_hardware\simulation\modelsim\wave.do line 12
restart
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Too few port connections. Expected 28, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/fifo_interface1 File: D:/TCC/ukf_hardware/fifo_interface.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l1'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l2'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l3'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_l4'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(20): [TFMPC] - Missing connection for port 'full_diag'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Too few port connections. Expected 26, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/top_level_ukf.v(63): [PCDPC] - Port size (4) does not match connection size (1) for port 'parallel_units'. The port definition is at: D:/TCC/ukf_hardware/ukf.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1 File: D:/TCC/ukf_hardware/ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_available'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'diag_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower1_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower2_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower3_out'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/top_level_ukf.v(63): [TFMPC] - Missing connection for port 'lower4_out'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(123): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(155): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst10/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Too few port connections. Expected 11, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11 File: D:/TCC/ukf_hardware/bu_diag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(172): [TFMPC] - Missing connection for port 'data_available'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsquare.v(1201): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a1/fpsquare_altfp_sqrt_31f_component/alt_sqrt_block2 File: D:/TCC/ukf_hardware/IP/fpsquare.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst11/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst12 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(186): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3015) D:/TCC/ukf_hardware/control_ukf.v(291): [PCDPC] - Port size (16) does not match connection size (1) for port 'vector_aux'. The port definition is at: D:/TCC/ukf_hardware/vector.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst3/a1 File: D:/TCC/ukf_hardware/vector.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(255): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst8/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Too few port connections. Expected 14, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9 File: D:/TCC/ukf_hardware/bu_ukf.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'data_available_nlower'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'data_available_ndiag'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/ukf.v(272): [TFMPC] - Missing connection for port 'nlower_result'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Too few port connections. Expected 13, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst File: D:/TCC/ukf_hardware/bu_lower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(77): [TFMPC] - Missing connection for port 'division_by_zero'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(820): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(846): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(872): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(898): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpdiv.v(924): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a1/fpdiv_altfp_div_i9m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpsub.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst/a0/fpsub_altfp_add_sub_gcm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpsub.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst12 File: D:/TCC/ukf_hardware/mux_a.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(93): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2 File: D:/TCC/ukf_hardware/bu_nlower.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(111): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst2/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3 File: D:/TCC/ukf_hardware/bu_ndiag.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(126): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpmult.v(493): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a0/fpmult_altfp_mult_72r_component/man_product2_mult File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) D:/TCC/ukf_hardware/IP/fpadd.v(1336): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst3/a1/fpadd_altfp_add_sub_fbm_component/lbarrel_shift File: D:/TCC/ukf_hardware/IP/fpadd.v
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst5 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(149): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst6 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_a'.
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(158): [TFMPC] - Missing connection for port 'data_available_b'.
# ** Warning: (vsim-3017) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_level_ukf/testando_top/ukf1/b2v_inst9/b2v_inst8 File: D:/TCC/ukf_hardware/delay.v
# ** Warning: (vsim-3722) D:/TCC/ukf_hardware/bu_ukf.v(167): [TFMPC] - Missing connection for port 'data_available_b'.
run -continue
# reset high
# reset low
# Successful completion. All transfers passed
# ** Note: $stop    : D:/TCC/ukf_hardware/tb_top_level_ukf.v(63)
#    Time: 10300 ns  Iteration: 0  Instance: /tb_top_level_ukf
# Break in Module tb_top_level_ukf at D:/TCC/ukf_hardware/tb_top_level_ukf.v line 63
run -all
