#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May  1 11:47:08 2020
# Process ID: 9084
# Current directory: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13460 C:\Users\lefev\Desktop\SpaceTerm\SpaceTerm\SpaceTerm.xpr
# Log file: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/vivado.log
# Journal file: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/lefev/Desktop/SpaceTerm' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg', nor could it be found using path 'C:/Users/lefev/Desktop/testbench_behav1.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 11:47:48 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv] -no_script -reset -force -quiet
remove_files  C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv
file delete -force C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv
remove_files  C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv
WARNING: [Vivado 12-818] No files matched 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv'
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 11:48:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 11:48:45 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1214.660 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA77A8A
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv w ]
add_files C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 12:06:29 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 12:06:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 12:11:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 12:11:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 12:11:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 12:11:44 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 12:14:51 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 12:14:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 12:23:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 12:23:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 12:27:59 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 12:27:59 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 12:34:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 12:35:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 12:35:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 12:44:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 12:44:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 12:45:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 12:45:46 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 12:48:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 12:48:44 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/ip/CLK25MHz/CLK25MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK25MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/ip/CLK25MHz/CLK25MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK25MHz
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_math
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distance_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risingEdgeDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'PS2_DATA' is not connected on this instance [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" Line 5. Module vga_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" Line 2. Module sin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" Line 7. Module risingEdgeDetector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" Line 5. Module ps2rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" Line 2. Module lfsr16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter(M=500) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CLK25MHz_clk_wiz
Compiling module xil_defaultlib.CLK25MHz
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.risingEdgeDetector
Compiling module xil_defaultlib.ps2rx
Compiling module xil_defaultlib.lfsr16
Compiling module xil_defaultlib.mod_m_counter(M=500)
Compiling module xil_defaultlib.circle_math
Compiling module xil_defaultlib.distance_calculator
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May  1 12:55:33 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May  1 12:55:33 2020...
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2827.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2859.191 ; gain = 31.316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2859.191 ; gain = 45.938
run 5 ms
$stop called at time : 8025 ns : File "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" Line 20
run 5 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:44 . Memory (MB): peak = 2859.191 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/BTNC}} 
save_wave_config {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg}
save_wave_config {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg}
current_wave_config {testbench_behav.wcfg}
C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
add_wave {{/testbench/UUT/xs[2]}} 
current_wave_config {testbench_behav.wcfg}
C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
add_wave {{/testbench/UUT/ys[2]}} 
save_wave_config {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2859.191 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_math
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distance_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risingEdgeDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'PS2_DATA' is not connected on this instance [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" Line 5. Module vga_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" Line 2. Module sin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" Line 7. Module risingEdgeDetector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" Line 5. Module ps2rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" Line 2. Module lfsr16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter(M=500) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CLK25MHz_clk_wiz
Compiling module xil_defaultlib.CLK25MHz
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.risingEdgeDetector
Compiling module xil_defaultlib.ps2rx
Compiling module xil_defaultlib.lfsr16
Compiling module xil_defaultlib.mod_m_counter(M=500)
Compiling module xil_defaultlib.circle_math
Compiling module xil_defaultlib.distance_calculator
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2859.191 ; gain = 0.000
run 5 ms
$stop called at time : 8025 ns : File "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" Line 20
run 5 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 2859.191 ; gain = 0.000
run 5 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2859.191 ; gain = 0.000
run 5 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2859.191 ; gain = 0.000
save_wave_config {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg}
run 5 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 2859.191 ; gain = 0.000
run 5 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2859.191 ; gain = 0.000
run 5 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 2859.191 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 13:10:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 13:10:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
run 5 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3496.652 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
run 5 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 3496.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_math
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distance_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risingEdgeDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'PS2_DATA' is not connected on this instance [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" Line 5. Module vga_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" Line 3. Module sin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" Line 7. Module risingEdgeDetector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" Line 5. Module ps2rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" Line 2. Module lfsr16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter(M=500) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CLK25MHz_clk_wiz
Compiling module xil_defaultlib.CLK25MHz
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.risingEdgeDetector
Compiling module xil_defaultlib.ps2rx
Compiling module xil_defaultlib.lfsr16
Compiling module xil_defaultlib.mod_m_counter(M=500)
Compiling module xil_defaultlib.circle_math
Compiling module xil_defaultlib.distance_calculator
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
$stop called at time : 8025 ns : File "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" Line 20
run 5 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 3496.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_math
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distance_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risingEdgeDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'PS2_DATA' is not connected on this instance [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" Line 5. Module vga_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" Line 3. Module sin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" Line 7. Module risingEdgeDetector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" Line 5. Module ps2rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" Line 2. Module lfsr16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter(M=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CLK25MHz_clk_wiz
Compiling module xil_defaultlib.CLK25MHz
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.risingEdgeDetector
Compiling module xil_defaultlib.ps2rx
Compiling module xil_defaultlib.lfsr16
Compiling module xil_defaultlib.mod_m_counter(M=5)
Compiling module xil_defaultlib.circle_math
Compiling module xil_defaultlib.distance_calculator
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
$stop called at time : 8025 ns : File "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" Line 20
run 5 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3496.652 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/UUT/sin0/x}} 
save_wave_config {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_math
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distance_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risingEdgeDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'PS2_DATA' is not connected on this instance [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" Line 5. Module vga_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" Line 3. Module sin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" Line 7. Module risingEdgeDetector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" Line 5. Module ps2rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" Line 2. Module lfsr16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter(M=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CLK25MHz_clk_wiz
Compiling module xil_defaultlib.CLK25MHz
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.risingEdgeDetector
Compiling module xil_defaultlib.ps2rx
Compiling module xil_defaultlib.lfsr16
Compiling module xil_defaultlib.mod_m_counter(M=5)
Compiling module xil_defaultlib.circle_math
Compiling module xil_defaultlib.distance_calculator
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
$stop called at time : 8025 ns : File "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" Line 20
run 5 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 3496.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_math
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distance_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risingEdgeDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'PS2_DATA' is not connected on this instance [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" Line 5. Module vga_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" Line 3. Module sin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" Line 7. Module risingEdgeDetector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" Line 5. Module ps2rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" Line 2. Module lfsr16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter(M=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CLK25MHz_clk_wiz
Compiling module xil_defaultlib.CLK25MHz
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.risingEdgeDetector
Compiling module xil_defaultlib.ps2rx
Compiling module xil_defaultlib.lfsr16
Compiling module xil_defaultlib.mod_m_counter(M=5)
Compiling module xil_defaultlib.circle_math
Compiling module xil_defaultlib.distance_calculator
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3496.652 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
$stop called at time : 8025 ns : File "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" Line 20
run 5 ms
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 3496.652 ; gain = 0.000
save_wave_config {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg}
save_wave_config {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg}
save_wave_config {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_math
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distance_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risingEdgeDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'PS2_DATA' is not connected on this instance [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" Line 5. Module vga_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" Line 3. Module sin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" Line 7. Module risingEdgeDetector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" Line 5. Module ps2rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" Line 2. Module lfsr16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter(M=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CLK25MHz_clk_wiz
Compiling module xil_defaultlib.CLK25MHz
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.risingEdgeDetector
Compiling module xil_defaultlib.ps2rx
Compiling module xil_defaultlib.lfsr16
Compiling module xil_defaultlib.mod_m_counter(M=5)
Compiling module xil_defaultlib.circle_math
Compiling module xil_defaultlib.distance_calculator
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
$stop called at time : 8025 ns : File "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" Line 20
run 5 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 3496.652 ; gain = 0.000
save_wave_config {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_math
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distance_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risingEdgeDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'PS2_DATA' is not connected on this instance [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" Line 5. Module vga_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" Line 3. Module sin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" Line 7. Module risingEdgeDetector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" Line 5. Module ps2rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" Line 2. Module lfsr16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter(M=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CLK25MHz_clk_wiz
Compiling module xil_defaultlib.CLK25MHz
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.risingEdgeDetector
Compiling module xil_defaultlib.ps2rx
Compiling module xil_defaultlib.lfsr16
Compiling module xil_defaultlib.mod_m_counter(M=5)
Compiling module xil_defaultlib.circle_math
Compiling module xil_defaultlib.distance_calculator
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
$stop called at time : 8025 ns : File "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" Line 20
run 5 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 3496.652 ; gain = 0.000
save_wave_config {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_math
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distance_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risingEdgeDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'PS2_DATA' is not connected on this instance [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" Line 5. Module vga_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" Line 3. Module sin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" Line 7. Module risingEdgeDetector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" Line 5. Module ps2rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" Line 2. Module lfsr16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter(M=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CLK25MHz_clk_wiz
Compiling module xil_defaultlib.CLK25MHz
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.risingEdgeDetector
Compiling module xil_defaultlib.ps2rx
Compiling module xil_defaultlib.lfsr16
Compiling module xil_defaultlib.mod_m_counter(M=5)
Compiling module xil_defaultlib.circle_math
Compiling module xil_defaultlib.distance_calculator
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
$stop called at time : 8025 ns : File "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" Line 20
run 5 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 3496.652 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3496.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3496.652 ; gain = 0.000
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3496.652 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
save_wave_config {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_math
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distance_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risingEdgeDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'PS2_DATA' is not connected on this instance [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" Line 5. Module vga_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" Line 3. Module sin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" Line 7. Module risingEdgeDetector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" Line 5. Module ps2rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" Line 2. Module lfsr16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter(M=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CLK25MHz_clk_wiz
Compiling module xil_defaultlib.CLK25MHz
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.risingEdgeDetector
Compiling module xil_defaultlib.ps2rx
Compiling module xil_defaultlib.lfsr16
Compiling module xil_defaultlib.mod_m_counter(M=5)
Compiling module xil_defaultlib.circle_math
Compiling module xil_defaultlib.distance_calculator
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
$stop called at time : 8025 ns : File "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" Line 20
run 5 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3496.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_math
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distance_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risingEdgeDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'PS2_DATA' is not connected on this instance [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" Line 5. Module vga_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" Line 3. Module sin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" Line 7. Module risingEdgeDetector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" Line 5. Module ps2rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" Line 2. Module lfsr16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter(M=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CLK25MHz_clk_wiz
Compiling module xil_defaultlib.CLK25MHz
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.risingEdgeDetector
Compiling module xil_defaultlib.ps2rx
Compiling module xil_defaultlib.lfsr16
Compiling module xil_defaultlib.mod_m_counter(M=5)
Compiling module xil_defaultlib.circle_math
Compiling module xil_defaultlib.distance_calculator
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
$stop called at time : 8025 ns : File "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" Line 20
run 5 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3496.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_math
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distance_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risingEdgeDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'PS2_DATA' is not connected on this instance [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" Line 5. Module vga_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" Line 3. Module sin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" Line 7. Module risingEdgeDetector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" Line 5. Module ps2rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" Line 2. Module lfsr16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter(M=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CLK25MHz_clk_wiz
Compiling module xil_defaultlib.CLK25MHz
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.risingEdgeDetector
Compiling module xil_defaultlib.ps2rx
Compiling module xil_defaultlib.lfsr16
Compiling module xil_defaultlib.mod_m_counter(M=5)
Compiling module xil_defaultlib.circle_math
Compiling module xil_defaultlib.distance_calculator
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3496.652 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
$stop called at time : 8025 ns : File "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" Line 20
run 5 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3496.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_math
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distance_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risingEdgeDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 32 for port 'sin_x' [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv:94]
WARNING: [VRFC 10-5021] port 'PS2_DATA' is not connected on this instance [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" Line 5. Module vga_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin.sv" Line 3. Module sin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" Line 7. Module risingEdgeDetector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" Line 5. Module ps2rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" Line 2. Module lfsr16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter(M=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CLK25MHz_clk_wiz
Compiling module xil_defaultlib.CLK25MHz
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.risingEdgeDetector
Compiling module xil_defaultlib.ps2rx
Compiling module xil_defaultlib.lfsr16
Compiling module xil_defaultlib.mod_m_counter(M=5)
Compiling module xil_defaultlib.circle_math
Compiling module xil_defaultlib.distance_calculator
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
$stop called at time : 8025 ns : File "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" Line 20
run 5 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 3496.652 ; gain = 0.000
add_files -norecurse C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'launch_runs' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_math
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distance_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risingEdgeDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'sin_x' on this module [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv:94]
ERROR: [VRFC 10-3180] cannot find port 'max_tick' on this module [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv:93]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'sin_x' on this module [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv:94]
ERROR: [VRFC 10-3180] cannot find port 'max_tick' on this module [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv:93]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_math
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distance_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risingEdgeDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'dout' [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv:94]
WARNING: [VRFC 10-5021] port 'PS2_DATA' is not connected on this instance [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" Line 5. Module vga_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" Line 1. Module sin_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" Line 7. Module risingEdgeDetector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" Line 5. Module ps2rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" Line 2. Module lfsr16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter(M=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CLK25MHz_clk_wiz
Compiling module xil_defaultlib.CLK25MHz
Compiling module xil_defaultlib.sin_rom
Compiling module xil_defaultlib.risingEdgeDetector
Compiling module xil_defaultlib.ps2rx
Compiling module xil_defaultlib.lfsr16
Compiling module xil_defaultlib.mod_m_counter(M=5)
Compiling module xil_defaultlib.circle_math
Compiling module xil_defaultlib.distance_calculator
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
WARNING: Simulation object /testbench/UUT/sin0/x was not found in the design.
WARNING: Simulation object /testbench/UUT/sin0/sin_x was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File sin_table.txt referenced on C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv at line 18 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
$stop called at time : 8025 ns : File "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" Line 20
run 5 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 3496.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_math
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distance_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risingEdgeDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
"xelab -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 823e0d4ee75d4cf3be47bbd0d97c58fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'PS2_DATA' is not connected on this instance [C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv:10]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/vga.sv" Line 5. Module vga_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv" Line 1. Module sin_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/risingEdgeDetector.sv" Line 7. Module risingEdgeDetector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/ps2rx.sv" Line 5. Module ps2rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/lfsr16.sv" Line 2. Module lfsr16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/mod_m_counter.sv" Line 2. Module mod_m_counter(M=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/circle_math.sv" Line 2. Module circle_math doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/distance_calculator.sv" Line 3. Module distance_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CLK25MHz_clk_wiz
Compiling module xil_defaultlib.CLK25MHz
Compiling module xil_defaultlib.sin_rom
Compiling module xil_defaultlib.risingEdgeDetector
Compiling module xil_defaultlib.ps2rx
Compiling module xil_defaultlib.lfsr16
Compiling module xil_defaultlib.mod_m_counter(M=5)
Compiling module xil_defaultlib.circle_math
Compiling module xil_defaultlib.distance_calculator
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/lefev/Desktop/SpaceTerm/testbench_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg
WARNING: Simulation object /testbench/UUT/sin0/x was not found in the design.
WARNING: Simulation object /testbench/UUT/sin0/sin_x was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File sin_table.txt referenced on C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sources_1/new/sin_rom.sv at line 18 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3496.652 ; gain = 0.000
run 5 ms
$stop called at time : 8025 ns : File "C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/new/testbench.sv" Line 20
run 5 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3496.652 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/UUT/sin0/addr_r}} 
run 5 ms
save_wave_config {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.srcs/sim_1/imports/SpaceTerm/testbench_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 14:47:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 14:47:57 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 14:48:38 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 14:48:38 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 14:52:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 14:52:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 14:55:59 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 14:55:59 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 14:58:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 14:58:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 15:04:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 15:04:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 15:08:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 15:08:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 15:10:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 15:10:45 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 15:13:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 15:13:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 15:18:20 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 15:18:20 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 15:21:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 15:21:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 15:21:52 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 15:21:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 15:39:16 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 15:39:16 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  1 15:49:49 2020] Launched synth_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/synth_1/runme.log
[Fri May  1 15:49:49 2020] Launched impl_1...
Run output will be captured here: C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lefev/Desktop/SpaceTerm/SpaceTerm/SpaceTerm.runs/impl_1/vga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA77A8A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  1 15:57:23 2020...
