<?xml version="1.0" encoding="utf-8" ?>

<module name="IC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="EVTFLAGi_0" acronym="EVTFLAGi_0" offset="0x0" width="32" description="Event Flag Register">
		<bitfield id="EF" width="32" begin="31" end="0" resetval="0" description="Event Flag status0: No event occurred1: An event occurred" range="" rwaccess="R"/>
	</register>
	<register id="EVTFLAGi_1" acronym="EVTFLAGi_1" offset="0x4" width="32" description="Event Flag Register">
		<bitfield id="EF" width="32" begin="31" end="0" resetval="0" description="Event Flag status0: No event occurred1: An event occurred" range="" rwaccess="R"/>
	</register>
	<register id="EVTFLAGi_2" acronym="EVTFLAGi_2" offset="0x8" width="32" description="Event Flag Register">
		<bitfield id="EF" width="32" begin="31" end="0" resetval="0" description="Event Flag status0: No event occurred1: An event occurred" range="" rwaccess="R"/>
	</register>
	<register id="EVTFLAGi_3" acronym="EVTFLAGi_3" offset="0xC" width="32" description="Event Flag Register">
		<bitfield id="EF" width="32" begin="31" end="0" resetval="0" description="Event Flag status0: No event occurred1: An event occurred" range="" rwaccess="R"/>
	</register>
	<register id="EVTSETi_0" acronym="EVTSETi_0" offset="0x20" width="32" description="Event Set Register">
		<bitfield id="ES" width="32" begin="31" end="0" resetval="0" description="Event SetWrite 0: No actionWrite 1: Set corresponding event flag" range="" rwaccess="W"/>
	</register>
	<register id="EVTSETi_1" acronym="EVTSETi_1" offset="0x24" width="32" description="Event Set Register">
		<bitfield id="ES" width="32" begin="31" end="0" resetval="0" description="Event SetWrite 0: No actionWrite 1: Set corresponding event flag" range="" rwaccess="W"/>
	</register>
	<register id="EVTSETi_2" acronym="EVTSETi_2" offset="0x28" width="32" description="Event Set Register">
		<bitfield id="ES" width="32" begin="31" end="0" resetval="0" description="Event SetWrite 0: No actionWrite 1: Set corresponding event flag" range="" rwaccess="W"/>
	</register>
	<register id="EVTSETi_3" acronym="EVTSETi_3" offset="0x2C" width="32" description="Event Set Register">
		<bitfield id="ES" width="32" begin="31" end="0" resetval="0" description="Event SetWrite 0: No actionWrite 1: Set corresponding event flag" range="" rwaccess="W"/>
	</register>
	<register id="EVTCLRi_0" acronym="EVTCLRi_0" offset="0x40" width="32" description="Event Clear Register">
		<bitfield id="EC" width="32" begin="31" end="0" resetval="0" description="Event ClearWrite 0: No actionWrite 1: Clear corresponding event flag" range="" rwaccess="W"/>
	</register>
	<register id="EVTCLRi_1" acronym="EVTCLRi_1" offset="0x44" width="32" description="Event Clear Register">
		<bitfield id="EC" width="32" begin="31" end="0" resetval="0" description="Event ClearWrite 0: No actionWrite 1: Clear corresponding event flag" range="" rwaccess="W"/>
	</register>
	<register id="EVTCLRi_2" acronym="EVTCLRi_2" offset="0x48" width="32" description="Event Clear Register">
		<bitfield id="EC" width="32" begin="31" end="0" resetval="0" description="Event ClearWrite 0: No actionWrite 1: Clear corresponding event flag" range="" rwaccess="W"/>
	</register>
	<register id="EVTCLRi_3" acronym="EVTCLRi_3" offset="0x4C" width="32" description="Event Clear Register">
		<bitfield id="EC" width="32" begin="31" end="0" resetval="0" description="Event ClearWrite 0: No actionWrite 1: Clear corresponding event flag" range="" rwaccess="W"/>
	</register>
	<register id="EVTMASKi_0" acronym="EVTMASKi_0" offset="0x80" width="32" description="Event Mask Register">
		<bitfield id="EM" width="32" begin="31" end="0" resetval="0" description="Disables event from being used as input to the event combiner:0: Will be combined1: Is disabled from being combined." range="" rwaccess="RW"/>
	</register>
	<register id="EVTMASKi_1" acronym="EVTMASKi_1" offset="0x84" width="32" description="Event Mask Register">
		<bitfield id="EM" width="32" begin="31" end="0" resetval="0" description="Disables event from being used as input to the event combiner:0: Will be combined1: Is disabled from being combined." range="" rwaccess="RW"/>
	</register>
	<register id="EVTMASKi_2" acronym="EVTMASKi_2" offset="0x88" width="32" description="Event Mask Register">
		<bitfield id="EM" width="32" begin="31" end="0" resetval="0" description="Disables event from being used as input to the event combiner:0: Will be combined1: Is disabled from being combined." range="" rwaccess="RW"/>
	</register>
	<register id="EVTMASKi_3" acronym="EVTMASKi_3" offset="0x8C" width="32" description="Event Mask Register">
		<bitfield id="EM" width="32" begin="31" end="0" resetval="0" description="Disables event from being used as input to the event combiner:0: Will be combined1: Is disabled from being combined." range="" rwaccess="RW"/>
	</register>
	<register id="MEVTFLAGi_0" acronym="MEVTFLAGi_0" offset="0xA0" width="32" description="Masked Event Flag Register">
		<bitfield id="MEF" width="32" begin="31" end="0" resetval="0" description="Masked Event Flag0: No unmasked event occurred1: An unmasked event occurred" range="" rwaccess="R"/>
	</register>
	<register id="MEVTFLAGi_1" acronym="MEVTFLAGi_1" offset="0xA4" width="32" description="Masked Event Flag Register">
		<bitfield id="MEF" width="32" begin="31" end="0" resetval="0" description="Masked Event Flag0: No unmasked event occurred1: An unmasked event occurred" range="" rwaccess="R"/>
	</register>
	<register id="MEVTFLAGi_2" acronym="MEVTFLAGi_2" offset="0xA8" width="32" description="Masked Event Flag Register">
		<bitfield id="MEF" width="32" begin="31" end="0" resetval="0" description="Masked Event Flag0: No unmasked event occurred1: An unmasked event occurred" range="" rwaccess="R"/>
	</register>
	<register id="MEVTFLAGi_3" acronym="MEVTFLAGi_3" offset="0xAC" width="32" description="Masked Event Flag Register">
		<bitfield id="MEF" width="32" begin="31" end="0" resetval="0" description="Masked Event Flag0: No unmasked event occurred1: An unmasked event occurred" range="" rwaccess="R"/>
	</register>
	<register id="EXPMASKi_0" acronym="EXPMASKi_0" offset="0xC0" width="32" description="Exception Mask Register 0">
		<bitfield id="XM" width="32" begin="31" end="0" resetval="0xFFFF FFFF" description="Enables event from being used in the exception combiner:0: Will be combined1: Is disabled from being combined" range="" rwaccess="RW"/>
	</register>
	<register id="EXPMASKi_1" acronym="EXPMASKi_1" offset="0xC4" width="32" description="Exception Mask Register 0">
		<bitfield id="XM" width="32" begin="31" end="0" resetval="0xFFFF FFFF" description="Enables event from being used in the exception combiner:0: Will be combined1: Is disabled from being combined" range="" rwaccess="RW"/>
	</register>
	<register id="EXPMASKi_2" acronym="EXPMASKi_2" offset="0xC8" width="32" description="Exception Mask Register 0">
		<bitfield id="XM" width="32" begin="31" end="0" resetval="0xFFFF FFFF" description="Enables event from being used in the exception combiner:0: Will be combined1: Is disabled from being combined" range="" rwaccess="RW"/>
	</register>
	<register id="EXPMASKi_3" acronym="EXPMASKi_3" offset="0xCC" width="32" description="Exception Mask Register 0">
		<bitfield id="XM" width="32" begin="31" end="0" resetval="0xFFFF FFFF" description="Enables event from being used in the exception combiner:0: Will be combined1: Is disabled from being combined" range="" rwaccess="RW"/>
	</register>
	<register id="MEXPFLAGi_0" acronym="MEXPFLAGi_0" offset="0xE0" width="32" description="Masked Exception Flag Register 0">
		<bitfield id="MXF" width="32" begin="31" end="0" resetval="0" description="Masked Exception Flag0: No unmasked exception occurred1: An unmasked exception occurred" range="" rwaccess="R"/>
	</register>
	<register id="MEXPFLAGi_1" acronym="MEXPFLAGi_1" offset="0xE4" width="32" description="Masked Exception Flag Register 0">
		<bitfield id="MXF" width="32" begin="31" end="0" resetval="0" description="Masked Exception Flag0: No unmasked exception occurred1: An unmasked exception occurred" range="" rwaccess="R"/>
	</register>
	<register id="MEXPFLAGi_2" acronym="MEXPFLAGi_2" offset="0xE8" width="32" description="Masked Exception Flag Register 0">
		<bitfield id="MXF" width="32" begin="31" end="0" resetval="0" description="Masked Exception Flag0: No unmasked exception occurred1: An unmasked exception occurred" range="" rwaccess="R"/>
	</register>
	<register id="MEXPFLAGi_3" acronym="MEXPFLAGi_3" offset="0xEC" width="32" description="Masked Exception Flag Register 0">
		<bitfield id="MXF" width="32" begin="31" end="0" resetval="0" description="Masked Exception Flag0: No unmasked exception occurred1: An unmasked exception occurred" range="" rwaccess="R"/>
	</register>
	<register id="INTMUXj_1" acronym="INTMUXj_1" offset="0x108" width="32" description="Interrupt Mux Register">
		<bitfield id="Reserved" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="INTSEL_j_X_4_plus_3" width="7" begin="30" end="24" resetval="i*4+3" description="Source event number of the CPU interrupt #j*4+3" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="1" begin="23" end="23" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="INTSEL_j_X_4_plus_2" width="7" begin="22" end="16" resetval="i*4+2" description="Source event number of the CPU interrupt #j*4+2" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="1" begin="15" end="15" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="INTSEL_j_X_4_plus_1" width="7" begin="14" end="8" resetval="i*4+1" description="Source event number of the CPU interrupt #j*4+1" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="INTSEL_j_X_4" width="7" begin="6" end="0" resetval="i*4" description="Source event number of the CPU interrupt #j*4" range="" rwaccess="RW"/>
	</register>
	<register id="INTMUXj_2" acronym="INTMUXj_2" offset="0x10C" width="32" description="Interrupt Mux Register">
		<bitfield id="Reserved" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="INTSEL_j_X_4_plus_3" width="7" begin="30" end="24" resetval="i*4+3" description="Source event number of the CPU interrupt #j*4+3" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="1" begin="23" end="23" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="INTSEL_j_X_4_plus_2" width="7" begin="22" end="16" resetval="i*4+2" description="Source event number of the CPU interrupt #j*4+2" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="1" begin="15" end="15" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="INTSEL_j_X_4_plus_1" width="7" begin="14" end="8" resetval="i*4+1" description="Source event number of the CPU interrupt #j*4+1" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="INTSEL_j_X_4" width="7" begin="6" end="0" resetval="i*4" description="Source event number of the CPU interrupt #j*4" range="" rwaccess="RW"/>
	</register>
	<register id="INTMUXj_3" acronym="INTMUXj_3" offset="0x110" width="32" description="Interrupt Mux Register">
		<bitfield id="Reserved" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="INTSEL_j_X_4_plus_3" width="7" begin="30" end="24" resetval="i*4+3" description="Source event number of the CPU interrupt #j*4+3" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="1" begin="23" end="23" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="INTSEL_j_X_4_plus_2" width="7" begin="22" end="16" resetval="i*4+2" description="Source event number of the CPU interrupt #j*4+2" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="1" begin="15" end="15" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="INTSEL_j_X_4_plus_1" width="7" begin="14" end="8" resetval="i*4+1" description="Source event number of the CPU interrupt #j*4+1" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="INTSEL_j_X_4" width="7" begin="6" end="0" resetval="i*4" description="Source event number of the CPU interrupt #j*4" range="" rwaccess="RW"/>
	</register>
	<register id="INTXSTAT" acronym="INTXSTAT" offset="0x180" width="32" description="Interrupt Exception Status Register">
		<bitfield id="SYSINT" width="8" begin="31" end="24" resetval="0x00" description="System Event number....... . Others: Reserved ." range="" rwaccess="R">
			<bitenum value="0" token="SYSINT_0" description="EVT0"/>
			<bitenum value="1111111" token="SYSINT_1111111" description="EVT127"/>
		</bitfield>
		<bitfield id="CPUINT" width="8" begin="23" end="16" resetval="0x00" description="CPU interrupt number....... . Others: Reserved ." range="" rwaccess="R">
			<bitenum value="0" token="CPUINT_0" description="CPUINT0"/>
			<bitenum value="1111" token="CPUINT_1111" description="CPUINT15"/>
		</bitfield>
		<bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="R"/>
		<bitfield id="DROP" width="1" begin="0" end="0" resetval="0" description="Dropped event flag0: No events dropped1: Event was dropped by the CPU" range="" rwaccess="R"/>
	</register>
	<register id="INTXCLR" acronym="INTXCLR" offset="0x184" width="32" description="Interrupt Exception Clear Register">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="W"/>
		<bitfield id="CLEAR" width="1" begin="0" end="0" resetval="0" description="Interrupt exception status clear register:Write 0: No effectWrite 1: Clears the Interrupt Exception Status register" range="" rwaccess="W"/>
	</register>
	<register id="INTDMASK" acronym="INTDMASK" offset="0x188" width="32" description="Dropped Interrupt Mask Register">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Write 0 for future compatibilityRead returns 0" range="" rwaccess="RW"/>
		<bitfield id="IDM15" width="1" begin="15" end="15" resetval="0" description="Dropped event mask for CPU interrupt #15" range="" rwaccess="RW"/>
		<bitfield id="IDM14" width="1" begin="14" end="14" resetval="0" description="Dropped event mask for CPU interrupt #14" range="" rwaccess="RW"/>
		<bitfield id="IDM13" width="1" begin="13" end="13" resetval="0" description="Dropped event mask for CPU interrupt #13" range="" rwaccess="RW"/>
		<bitfield id="IDM12" width="1" begin="12" end="12" resetval="0" description="Dropped event mask for CPU interrupt #12" range="" rwaccess="RW"/>
		<bitfield id="IDM11" width="1" begin="11" end="11" resetval="0" description="Dropped event mask for CPU interrupt #11" range="" rwaccess="RW"/>
		<bitfield id="IDM10" width="1" begin="10" end="10" resetval="0" description="Dropped event mask for CPU interrupt #10" range="" rwaccess="RW"/>
		<bitfield id="IDM9" width="1" begin="9" end="9" resetval="0" description="Dropped event mask for CPU interrupt #9" range="" rwaccess="RW"/>
		<bitfield id="IDM8" width="1" begin="8" end="8" resetval="0" description="Dropped event mask for CPU interrupt #8" range="" rwaccess="RW"/>
		<bitfield id="IDM7" width="1" begin="7" end="7" resetval="0" description="Dropped event mask for CPU interrupt #7" range="" rwaccess="RW"/>
		<bitfield id="IDM6" width="1" begin="6" end="6" resetval="0" description="Dropped event mask for CPU interrupt #6" range="" rwaccess="RW"/>
		<bitfield id="IDM5" width="1" begin="5" end="5" resetval="0" description="Dropped event mask for CPU interrupt #5" range="" rwaccess="RW"/>
		<bitfield id="IDM4" width="1" begin="4" end="4" resetval="0" description="Dropped event mask for CPU interrupt #4" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="4" begin="3" end="0" resetval="0" description="Write 0 for future compatibilityRead returns 0" range="" rwaccess="RW"/>
	</register>
	<register id="EVTASRT" acronym="EVTASRT" offset="0x1C0" width="32" description="Event Assert Register">
		<bitfield id="Reserved" width="24" begin="31" end="8" resetval="0" description="write 0 for future compatibility" range="" rwaccess="W"/>
		<bitfield id="MXF7" width="1" begin="7" end="7" resetval="0" description="Event Assert output #7EA7 = 0: No effect EA7 = 1: EVTOUT7 pulsed high for 4 clk1 cycles, then low." range="" rwaccess="W"/>
		<bitfield id="MXF6" width="1" begin="6" end="6" resetval="0" description="Event Assert output #6 EA6 = 0: No effect EA6 = 1: EVTOUT6 pulsed high for 4 clk1 cycles, then low." range="" rwaccess="W"/>
		<bitfield id="MXF5" width="1" begin="5" end="5" resetval="0" description="Event Assert output #5EA5 = 0: No effect EA5 = 1: EVTOUT5 pulsed high for 4 clk1 cycles, then low." range="" rwaccess="W"/>
		<bitfield id="MXF4" width="1" begin="4" end="4" resetval="0" description="Event Assert output #4 EA4 = 0: No effect EA4 = 1: EVTOUT4 pulsed high for 4 clk1 cycles, then low." range="" rwaccess="W"/>
		<bitfield id="MXF3" width="1" begin="3" end="3" resetval="0" description="Event Assert output #3EA3 = 0: No effect EA3 = 1: EVTOUT3 pulsed high for 4 clk1 cycles, then low." range="" rwaccess="W"/>
		<bitfield id="MXF2" width="1" begin="2" end="2" resetval="0" description="Event Assert output #2EA2 = 0: No effect EA2 = 1: EVTOUT2 pulsed high for 4 clk1 cycles, then low." range="" rwaccess="W"/>
		<bitfield id="MXF1" width="1" begin="1" end="1" resetval="0" description="Event Assert output #1EA1 = 0: No effect EA1 = 1: EVTOUT1 pulsed high for 4 clk1 cycles, then low." range="" rwaccess="W"/>
		<bitfield id="MXF0" width="1" begin="0" end="0" resetval="0" description="Event Assert output #0EA0 = 0: No effect EA0 = 1: EVTOUT0 pulsed high for 4 clk1 cycles, then low." range="" rwaccess="W"/>
	</register>
</module>
