<profile>

<section name = "Vitis HLS Report for 'frame_decoder'" level="0">
<item name = "Date">Fri Jun 28 16:03:23 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">mpd_data_processor</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku035-ffva1156-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 4.600 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 3, 24.000 ns, 24.000 ns, 2, 2, yes(flp)</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 463, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 266, -</column>
<column name="Register">-, -, 161, -, -</column>
<specialColumn name="Available">1080, 1700, 406256, 203128, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln107_fu_772_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln108_fu_778_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln114_fu_544_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln97_fu_713_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln98_fu_719_p2">+, 0, 0, 15, 8, 1</column>
<column name="sub_ln102_fu_478_p2">-, 0, 0, 21, 14, 14</column>
<column name="sub_ln92_fu_390_p2">-, 0, 0, 21, 14, 14</column>
<column name="and_ln102_fu_510_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln105_fu_763_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln92_fu_422_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln95_fu_704_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage1_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_150">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_246">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_256">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_268">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op126_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op136_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op147_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op22_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op53_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op75_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="grp_nbreadreq_fu_144_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln105_1_fu_752_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="icmp_ln105_fu_741_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="icmp_ln111_fu_368_p2">icmp, 0, 0, 13, 6, 2</column>
<column name="icmp_ln39_fu_638_p2">icmp, 0, 0, 13, 5, 6</column>
<column name="icmp_ln59_fu_563_p2">icmp, 0, 0, 12, 5, 5</column>
<column name="icmp_ln95_1_fu_693_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="icmp_ln95_fu_678_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln105_fu_784_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln56_fu_882_p2">or, 0, 0, 40, 40, 2</column>
<column name="adc_1_fu_530_p3">select, 0, 0, 13, 1, 13</column>
<column name="adc_fu_442_p3">select, 0, 0, 13, 1, 13</column>
<column name="select_ln102_fu_522_p3">select, 0, 0, 14, 1, 12</column>
<column name="select_ln105_1_fu_798_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln105_fu_790_p3">select, 0, 0, 20, 1, 20</column>
<column name="select_ln92_fu_434_p3">select, 0, 0, 14, 1, 12</column>
<column name="select_ln95_1_fu_733_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln95_fu_725_p3">select, 0, 0, 20, 1, 20</column>
<column name="xor_ln102_1_fu_516_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln102_fu_504_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln105_1_fu_757_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln105_fu_746_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln92_1_fu_428_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln92_fu_416_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln95_1_fu_698_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln95_fu_683_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="adc_word_cnt">9, 2, 6, 12</column>
<column name="ap_NS_iter0_fsm">14, 3, 2, 6</column>
<column name="ap_NS_iter1_fsm">20, 4, 3, 12</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_avg_pre_header_cnt_flag_2_i_reg_233">14, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_avg_pre_header_cnt_flag_6_i_reg_292">20, 4, 1, 4</column>
<column name="ap_phi_reg_pp0_iter1_avg_pre_header_cnt_new_6_i_reg_312">14, 3, 8, 24</column>
<column name="ap_phi_reg_pp0_iter1_avg_pre_header_sum_flag_2_i_reg_193">14, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_avg_pre_header_sum_flag_6_i_reg_253">20, 4, 1, 4</column>
<column name="ap_phi_reg_pp0_iter1_avg_pre_header_sum_new_2_i_reg_213">14, 3, 2, 6</column>
<column name="ap_phi_reg_pp0_iter1_avg_pre_header_sum_new_6_i_reg_273">14, 3, 20, 60</column>
<column name="m_offset_address0">14, 3, 10, 30</column>
<column name="ps">20, 4, 2, 8</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="s_avgAPreHeader_blk_n">9, 2, 1, 2</column>
<column name="s_avgAPreHeader_din">20, 4, 64, 256</column>
<column name="s_avgASamples_blk_n">9, 2, 1, 2</column>
<column name="s_avgASamples_din">14, 3, 13, 39</column>
<column name="s_evIn_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="adc_1_reg_976">13, 0, 13, 0</column>
<column name="adc_reg_968">13, 0, 13, 0</column>
<column name="adc_word_cnt">6, 0, 6, 0</column>
<column name="adc_word_cnt_load_reg_946">6, 0, 6, 0</column>
<column name="ap_CS_iter0_fsm">2, 0, 2, 0</column>
<column name="ap_CS_iter1_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_avg_pre_header_cnt_flag_2_i_reg_233">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_avg_pre_header_cnt_flag_6_i_reg_292">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_avg_pre_header_cnt_new_6_i_reg_312">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_avg_pre_header_sum_flag_2_i_reg_193">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_avg_pre_header_sum_flag_6_i_reg_253">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_avg_pre_header_sum_new_2_i_reg_213">2, 0, 2, 0</column>
<column name="ap_phi_reg_pp0_iter1_avg_pre_header_sum_new_6_i_reg_273">20, 0, 20, 0</column>
<column name="apv_id">4, 0, 4, 0</column>
<column name="avg_pre_header_cnt">8, 0, 8, 0</column>
<column name="avg_pre_header_sum">20, 0, 20, 0</column>
<column name="avg_pre_header_tag">1, 0, 1, 0</column>
<column name="icmp_ln111_reg_956">1, 0, 1, 0</column>
<column name="icmp_ln59_reg_988">1, 0, 1, 0</column>
<column name="minmax_max">13, 0, 13, 0</column>
<column name="minmax_min">13, 0, 13, 0</column>
<column name="mpd_id">5, 0, 5, 0</column>
<column name="ps">2, 0, 2, 0</column>
<column name="ps_load_reg_938">2, 0, 2, 0</column>
<column name="ps_load_reg_938_pp0_iter0_reg">2, 0, 2, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_10_i_reg_992">4, 0, 4, 0</column>
<column name="tmp_1_i_reg_960">1, 0, 1, 0</column>
<column name="tmp_1_i_reg_960_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="tmp_2_i_reg_942">1, 0, 1, 0</column>
<column name="tmp_2_i_reg_942_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="tmp_i_reg_964">1, 0, 1, 0</column>
<column name="val_end_reg_984">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, frame_decoder, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, frame_decoder, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, frame_decoder, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, frame_decoder, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, frame_decoder, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, frame_decoder, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, frame_decoder, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, frame_decoder, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, frame_decoder, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, frame_decoder, return value</column>
<column name="s_evIn_dout">in, 33, ap_fifo, s_evIn, pointer</column>
<column name="s_evIn_empty_n">in, 1, ap_fifo, s_evIn, pointer</column>
<column name="s_evIn_read">out, 1, ap_fifo, s_evIn, pointer</column>
<column name="s_avgASamples_din">out, 13, ap_fifo, s_avgASamples, pointer</column>
<column name="s_avgASamples_num_data_valid">in, 3, ap_fifo, s_avgASamples, pointer</column>
<column name="s_avgASamples_fifo_cap">in, 3, ap_fifo, s_avgASamples, pointer</column>
<column name="s_avgASamples_full_n">in, 1, ap_fifo, s_avgASamples, pointer</column>
<column name="s_avgASamples_write">out, 1, ap_fifo, s_avgASamples, pointer</column>
<column name="s_avgAPreHeader_din">out, 64, ap_fifo, s_avgAPreHeader, pointer</column>
<column name="s_avgAPreHeader_num_data_valid">in, 2, ap_fifo, s_avgAPreHeader, pointer</column>
<column name="s_avgAPreHeader_fifo_cap">in, 2, ap_fifo, s_avgAPreHeader, pointer</column>
<column name="s_avgAPreHeader_full_n">in, 1, ap_fifo, s_avgAPreHeader, pointer</column>
<column name="s_avgAPreHeader_write">out, 1, ap_fifo, s_avgAPreHeader, pointer</column>
<column name="m_offset_address0">out, 10, ap_memory, m_offset, array</column>
<column name="m_offset_ce0">out, 1, ap_memory, m_offset, array</column>
<column name="m_offset_q0">in, 26, ap_memory, m_offset, array</column>
</table>
</item>
</section>
</profile>
