<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">//###########################################################################</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct">//</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct">// FILE:	DSP2833x_DMA.c</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct">//</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct">// TITLE:	DSP2833x Device DMA Initialization &amp; Support Functions.</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct">//</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct">//###########################################################################</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct">// $TI Release: DSP2833x Header Files V1.10 $</span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct">// $Release Date: February 15, 2008 $</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="ct">//###########################################################################</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="pp">#include "DSP2833x_Device.h"</span>     <span class="ct">// Headerfile Include File</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td><span class="pp">#include "DSP2833x_Examples.h"</span>   <span class="ct">// Examples Include File</span></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="ct">// This function initializes the DMA to a known state.</span></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="ct">//</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="kw">void</span> <a id="17c6" class="tk">DMAInitialize</a>(<span class="kw">void</span>)</td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td><span class="br">{</span></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td>	<a id="19c2" class="tk">EALLOW</a>;</td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td>	<span class="ct">// Perform a hard reset on DMA</span></td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td>	<a id="22c2" class="tk">DmaRegs</a>.<a id="22c10" class="tk">DMACTRL</a>.<a id="22c18" class="tk">bit</a>.<a id="22c22" class="tk">HARDRESET</a> = 1;</td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td></td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td>	<span class="ct">// Allow DMA to run free on emulation suspend</span></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td>	<a id="25c2" class="tk">DmaRegs</a>.<a id="25c10" class="tk">DEBUGCTRL</a>.<a id="25c20" class="tk">bit</a>.<a id="25c24" class="tk">FREE</a> = 1;</td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td>	</td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td>	<a id="27c2" class="tk">EDIS</a>;</td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td><span class="br">}</span></td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td></td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td>  </td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td><span class="kw">void</span> <a id="31c6" class="tk">DMACH1AddrConfig</a>(<span class="kw">volatile</span> <a id="31c32" class="tk">Uint16</a> <a id="31c39" class="tk">*</a><a id="31c40" class="tk">DMA_Dest</a>,<span class="kw">volatile</span> <a id="31c58" class="tk">Uint16</a> <a id="31c65" class="tk">*</a><a id="31c66" class="tk">DMA_Source</a>)</td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td><span class="br">{</span></td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td>	<a id="33c2" class="tk">EALLOW</a>;</td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td>	<span class="ct">// Set up SOURCE address:</span></td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td>	<a id="35c2" class="tk">DmaRegs</a>.<a id="35c10" class="tk">CH1</a>.<a id="35c14" class="tk">SRC_BEG_ADDR_SHADOW</a> = (<a id="35c37" class="tk">Uint32</a>)<a id="35c44" class="tk">DMA_Source</a>;	<span class="ct">// Point to beginning of source buffer</span></td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td>	<a id="36c2" class="tk">DmaRegs</a>.<a id="36c10" class="tk">CH1</a>.<a id="36c14" class="tk">SRC_ADDR_SHADOW</a> =     (<a id="36c37" class="tk">Uint32</a>)<a id="36c44" class="tk">DMA_Source</a>;</td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td></td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td>	<span class="ct">// Set up DESTINATION address:</span></td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td>	<a id="39c2" class="tk">DmaRegs</a>.<a id="39c10" class="tk">CH1</a>.<a id="39c14" class="tk">DST_BEG_ADDR_SHADOW</a> = (<a id="39c37" class="tk">Uint32</a>)<a id="39c44" class="tk">DMA_Dest</a>;	    <span class="ct">// Point to beginning of destination buffer</span></td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td>	<a id="40c2" class="tk">DmaRegs</a>.<a id="40c10" class="tk">CH1</a>.<a id="40c14" class="tk">DST_ADDR_SHADOW</a> =     (<a id="40c37" class="tk">Uint32</a>)<a id="40c44" class="tk">DMA_Dest</a>;</td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td></td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td>	</td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td>	<a id="43c2" class="tk">EDIS</a>;</td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td><span class="br">}</span></td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td></td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td><span class="kw">void</span> <a id="46c6" class="tk">DMACH1BurstConfig</a>(<a id="46c24" class="tk">Uint16</a> <a id="46c31" class="tk">bsize</a>, <a id="46c38" class="tk">int16</a> <a id="46c44" class="tk">srcbstep</a>, <a id="46c54" class="tk">int16</a> <a id="46c60" class="tk">desbstep</a>)</td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td><span class="br">{</span></td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td>	<a id="48c2" class="tk">EALLOW</a>;</td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td>	</td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td>	<span class="ct">// Set up BURST registers:</span></td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td>	<a id="51c2" class="tk">DmaRegs</a>.<a id="51c10" class="tk">CH1</a>.<a id="51c14" class="tk">BURST_SIZE</a>.<a id="51c25" class="tk">all</a> = <a id="51c31" class="tk">bsize</a>;	                <span class="ct">// Number of words(X-1) x-ferred in a burst</span></td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td>	<a id="52c2" class="tk">DmaRegs</a>.<a id="52c10" class="tk">CH1</a>.<a id="52c14" class="tk">SRC_BURST_STEP</a> = <a id="52c31" class="tk">srcbstep</a>;			    <span class="ct">// Increment source addr between each word x-ferred</span></td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td>	<a id="53c2" class="tk">DmaRegs</a>.<a id="53c10" class="tk">CH1</a>.<a id="53c14" class="tk">DST_BURST_STEP</a> = <a id="53c31" class="tk">desbstep</a>;              <span class="ct">// Increment dest addr between each word x-ferred</span></td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td></td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td></td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td>	<a id="56c2" class="tk">EDIS</a>;</td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td><span class="br">}</span></td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td></td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td><span class="kw">void</span> <a id="59c6" class="tk">DMACH1TransferConfig</a>(<a id="59c27" class="tk">Uint16</a> <a id="59c34" class="tk">tsize</a>, <a id="59c41" class="tk">int16</a> <a id="59c47" class="tk">srctstep</a>, <a id="59c57" class="tk">int16</a> <a id="59c63" class="tk">deststep</a>)</td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td><span class="br">{</span></td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td>	<a id="61c2" class="tk">EALLOW</a>;</td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td>	</td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td>	<span class="ct">// Set up TRANSFER registers:</span></td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td>	<a id="64c2" class="tk">DmaRegs</a>.<a id="64c10" class="tk">CH1</a>.<a id="64c14" class="tk">TRANSFER_SIZE</a> = <a id="64c30" class="tk">tsize</a>;                  <span class="ct">// Number of bursts per transfer, DMA interrupt will occur after completed transfer</span></td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td>	<a id="65c2" class="tk">DmaRegs</a>.<a id="65c10" class="tk">CH1</a>.<a id="65c14" class="tk">SRC_TRANSFER_STEP</a> = <a id="65c34" class="tk">srctstep</a>;			<span class="ct">// TRANSFER_STEP is ignored when WRAP occurs</span></td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td>	<a id="66c2" class="tk">DmaRegs</a>.<a id="66c10" class="tk">CH1</a>.<a id="66c14" class="tk">DST_TRANSFER_STEP</a> = <a id="66c34" class="tk">deststep</a>;			<span class="ct">// TRANSFER_STEP is ignored when WRAP occurs</span></td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td></td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td>	<a id="68c2" class="tk">EDIS</a>;</td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td><span class="br">}</span></td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td></td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td><span class="kw">void</span> <a id="71c6" class="tk">DMACH1WrapConfig</a>(<a id="71c23" class="tk">Uint16</a> <a id="71c30" class="tk">srcwsize</a>, <a id="71c40" class="tk">int16</a> <a id="71c46" class="tk">srcwstep</a>, <a id="71c56" class="tk">Uint16</a> <a id="71c63" class="tk">deswsize</a>, <a id="71c73" class="tk">int16</a> <a id="71c79" class="tk">deswstep</a>)</td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td><span class="br">{</span></td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td>	<a id="73c2" class="tk">EALLOW</a>;</td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td>	</td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td>		<span class="ct">// Set up WRAP registers:</span></td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td>	<a id="76c2" class="tk">DmaRegs</a>.<a id="76c10" class="tk">CH1</a>.<a id="76c14" class="tk">SRC_WRAP_SIZE</a> = <a id="76c30" class="tk">srcwsize</a>;				<span class="ct">// Wrap source address after N bursts</span></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td>    <a id="77c5" class="tk">DmaRegs</a>.<a id="77c13" class="tk">CH1</a>.<a id="77c17" class="tk">SRC_WRAP_STEP</a> = <a id="77c33" class="tk">srcwstep</a>;			    <span class="ct">// Step for source wrap</span></td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td></td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td>	<a id="79c2" class="tk">DmaRegs</a>.<a id="79c10" class="tk">CH1</a>.<a id="79c14" class="tk">DST_WRAP_SIZE</a> = <a id="79c30" class="tk">deswsize</a>;				<span class="ct">// Wrap destination address after N bursts</span></td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td>	<a id="80c2" class="tk">DmaRegs</a>.<a id="80c10" class="tk">CH1</a>.<a id="80c14" class="tk">DST_WRAP_STEP</a> = <a id="80c30" class="tk">deswstep</a>;				<span class="ct">// Step for destination wrap</span></td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td>	</td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td>	<a id="82c2" class="tk">EDIS</a>;</td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td><span class="br">}</span></td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td></td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td></td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td><span class="kw">void</span> <a id="86c6" class="tk">DMACH1ModeConfig</a>(<a id="86c23" class="tk">Uint16</a> <a id="86c30" class="tk">persel</a>, <a id="86c38" class="tk">Uint16</a> <a id="86c45" class="tk">perinte</a>, <a id="86c54" class="tk">Uint16</a> <a id="86c61" class="tk">oneshot</a>, <a id="86c70" class="tk">Uint16</a> <a id="86c77" class="tk">cont</a>, <a id="86c83" class="tk">Uint16</a> <a id="86c90" class="tk">synce</a>, <a id="86c97" class="tk">Uint16</a> <a id="86c104" class="tk">syncsel</a>, <a id="86c113" class="tk">Uint16</a> <a id="86c120" class="tk">ovrinte</a>, <a id="86c129" class="tk">Uint16</a> <a id="86c136" class="tk">datasize</a>, <a id="86c146" class="tk">Uint16</a> <a id="86c153" class="tk">chintmode</a>, <a id="86c164" class="tk">Uint16</a> <a id="86c171" class="tk">chinte</a>)</td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td><span class="br">{</span></td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td>	<a id="88c2" class="tk">EALLOW</a>;</td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td>	    </td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td>	<span class="ct">// Set up MODE Register:</span></td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td>	<a id="91c2" class="tk">DmaRegs</a>.<a id="91c10" class="tk">CH1</a>.<a id="91c14" class="tk">MODE</a>.<a id="91c19" class="tk">bit</a>.<a id="91c23" class="tk">PERINTSEL</a> = <a id="91c35" class="tk">persel</a>;	    <span class="ct">// Passed DMA channel as peripheral interrupt source</span></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td>	<a id="92c2" class="tk">DmaRegs</a>.<a id="92c10" class="tk">CH1</a>.<a id="92c14" class="tk">MODE</a>.<a id="92c19" class="tk">bit</a>.<a id="92c23" class="tk">PERINTE</a> = <a id="92c33" class="tk">perinte</a>;       	<span class="ct">// Peripheral interrupt enable</span></td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td>	<a id="93c2" class="tk">DmaRegs</a>.<a id="93c10" class="tk">CH1</a>.<a id="93c14" class="tk">MODE</a>.<a id="93c19" class="tk">bit</a>.<a id="93c23" class="tk">ONESHOT</a> = <a id="93c33" class="tk">oneshot</a>;       	<span class="ct">// Oneshot enable</span></td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td>	<a id="94c2" class="tk">DmaRegs</a>.<a id="94c10" class="tk">CH1</a>.<a id="94c14" class="tk">MODE</a>.<a id="94c19" class="tk">bit</a>.<a id="94c23" class="tk">CONTINUOUS</a> = <a id="94c36" class="tk">cont</a>;    		<span class="ct">// Continous enable</span></td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td>	<a id="95c2" class="tk">DmaRegs</a>.<a id="95c10" class="tk">CH1</a>.<a id="95c14" class="tk">MODE</a>.<a id="95c19" class="tk">bit</a>.<a id="95c23" class="tk">SYNCE</a> = <a id="95c31" class="tk">synce</a>;         	<span class="ct">// Peripheral sync enable/disable</span></td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td>	<a id="96c2" class="tk">DmaRegs</a>.<a id="96c10" class="tk">CH1</a>.<a id="96c14" class="tk">MODE</a>.<a id="96c19" class="tk">bit</a>.<a id="96c23" class="tk">SYNCSEL</a> = <a id="96c33" class="tk">syncsel</a>;       	<span class="ct">// Sync effects source or destination</span></td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td>	<a id="97c2" class="tk">DmaRegs</a>.<a id="97c10" class="tk">CH1</a>.<a id="97c14" class="tk">MODE</a>.<a id="97c19" class="tk">bit</a>.<a id="97c23" class="tk">OVRINTE</a> = <a id="97c33" class="tk">ovrinte</a>;         <span class="ct">// Enable/disable the overflow interrupt</span></td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td>	<a id="98c2" class="tk">DmaRegs</a>.<a id="98c10" class="tk">CH1</a>.<a id="98c14" class="tk">MODE</a>.<a id="98c19" class="tk">bit</a>.<a id="98c23" class="tk">DATASIZE</a> = <a id="98c34" class="tk">datasize</a>;      	<span class="ct">// 16-bit/32-bit data size transfers</span></td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td>	<a id="99c2" class="tk">DmaRegs</a>.<a id="99c10" class="tk">CH1</a>.<a id="99c14" class="tk">MODE</a>.<a id="99c19" class="tk">bit</a>.<a id="99c23" class="tk">CHINTMODE</a> = <a id="99c35" class="tk">chintmode</a>;		<span class="ct">// Generate interrupt to CPU at beginning/end of transfer</span></td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td>	<a id="100c2" class="tk">DmaRegs</a>.<a id="100c10" class="tk">CH1</a>.<a id="100c14" class="tk">MODE</a>.<a id="100c19" class="tk">bit</a>.<a id="100c23" class="tk">CHINTE</a> = <a id="100c32" class="tk">chinte</a>;        	<span class="ct">// Channel Interrupt to CPU enable</span></td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td></td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td>	<span class="ct">// Clear any spurious flags:</span></td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td>	<a id="103c2" class="tk">DmaRegs</a>.<a id="103c10" class="tk">CH1</a>.<a id="103c14" class="tk">CONTROL</a>.<a id="103c22" class="tk">bit</a>.<a id="103c26" class="tk">PERINTCLR</a> = 1;  		<span class="ct">// Clear any spurious interrupt flags</span></td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td>	<a id="104c2" class="tk">DmaRegs</a>.<a id="104c10" class="tk">CH1</a>.<a id="104c14" class="tk">CONTROL</a>.<a id="104c22" class="tk">bit</a>.<a id="104c26" class="tk">SYNCCLR</a> = 1;    		<span class="ct">// Clear any spurious sync flags</span></td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td>	<a id="105c2" class="tk">DmaRegs</a>.<a id="105c10" class="tk">CH1</a>.<a id="105c14" class="tk">CONTROL</a>.<a id="105c22" class="tk">bit</a>.<a id="105c26" class="tk">ERRCLR</a> = 1; 	     	<span class="ct">// Clear any spurious sync error flags</span></td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td></td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td>	<span class="ct">// Initialize PIE vector for CPU interrupt:</span></td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td>	<a id="108c2" class="tk">PieCtrlRegs</a>.<a id="108c14" class="tk">PIEIER7</a>.<a id="108c22" class="tk">bit</a>.<a id="108c26" class="tk">INTx1</a> = 1;              <span class="ct">// Enable DMA CH1 interrupt in PIE</span></td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td></td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td>	<a id="110c2" class="tk">EDIS</a>;</td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td><span class="br">}</span></td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td></td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td><span class="ct">// This function starts DMA Channel 1. </span></td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td><span class="kw">void</span> <a id="114c6" class="tk">StartDMACH1</a>(<span class="kw">void</span>)</td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td><span class="br">{</span></td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td>	<a id="116c2" class="tk">EALLOW</a>;</td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td>	<a id="117c2" class="tk">DmaRegs</a>.<a id="117c10" class="tk">CH1</a>.<a id="117c14" class="tk">CONTROL</a>.<a id="117c22" class="tk">bit</a>.<a id="117c26" class="tk">RUN</a> = 1;</td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td>	<a id="118c2" class="tk">EDIS</a>;</td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td><span class="br">}</span></td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td></td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td><span class="kw">void</span> <a id="121c6" class="tk">DMACH2AddrConfig</a>(<span class="kw">volatile</span> <a id="121c32" class="tk">Uint16</a> <a id="121c39" class="tk">*</a><a id="121c40" class="tk">DMA_Dest</a>,<span class="kw">volatile</span> <a id="121c58" class="tk">Uint16</a> <a id="121c65" class="tk">*</a><a id="121c66" class="tk">DMA_Source</a>)</td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td><span class="br">{</span></td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td>	<a id="123c2" class="tk">EALLOW</a>;</td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td>	</td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td>	<span class="ct">// Set up SOURCE address:</span></td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td>	<a id="126c2" class="tk">DmaRegs</a>.<a id="126c10" class="tk">CH2</a>.<a id="126c14" class="tk">SRC_BEG_ADDR_SHADOW</a> = (<a id="126c37" class="tk">Uint32</a>)<a id="126c44" class="tk">DMA_Source</a>;	<span class="ct">// Point to beginning of source buffer</span></td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td>	<a id="127c2" class="tk">DmaRegs</a>.<a id="127c10" class="tk">CH2</a>.<a id="127c14" class="tk">SRC_ADDR_SHADOW</a> =     (<a id="127c37" class="tk">Uint32</a>)<a id="127c44" class="tk">DMA_Source</a>;</td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td></td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td>	<span class="ct">// Set up DESTINATION address:</span></td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td>	<a id="130c2" class="tk">DmaRegs</a>.<a id="130c10" class="tk">CH2</a>.<a id="130c14" class="tk">DST_BEG_ADDR_SHADOW</a> = (<a id="130c37" class="tk">Uint32</a>)<a id="130c44" class="tk">DMA_Dest</a>;	    <span class="ct">// Point to beginning of destination buffer</span></td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td>	<a id="131c2" class="tk">DmaRegs</a>.<a id="131c10" class="tk">CH2</a>.<a id="131c14" class="tk">DST_ADDR_SHADOW</a> =     (<a id="131c37" class="tk">Uint32</a>)<a id="131c44" class="tk">DMA_Dest</a>;</td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td>	</td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td>	<a id="134c2" class="tk">EDIS</a>;</td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td><span class="br">}</span></td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td></td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td><span class="kw">void</span> <a id="137c6" class="tk">DMACH2BurstConfig</a>(<a id="137c24" class="tk">Uint16</a> <a id="137c31" class="tk">bsize</a>, <a id="137c38" class="tk">int16</a> <a id="137c44" class="tk">srcbstep</a>, <a id="137c54" class="tk">int16</a> <a id="137c60" class="tk">desbstep</a>)</td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td><span class="br">{</span></td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td>	<a id="139c2" class="tk">EALLOW</a>;</td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td></td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td>	<span class="ct">// Set up BURST registers:</span></td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td>	<a id="142c2" class="tk">DmaRegs</a>.<a id="142c10" class="tk">CH2</a>.<a id="142c14" class="tk">BURST_SIZE</a>.<a id="142c25" class="tk">all</a> = <a id="142c31" class="tk">bsize</a>;	                <span class="ct">// Number of words(X-1) x-ferred in a burst</span></td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td>	<a id="143c2" class="tk">DmaRegs</a>.<a id="143c10" class="tk">CH2</a>.<a id="143c14" class="tk">SRC_BURST_STEP</a> = <a id="143c31" class="tk">srcbstep</a>;			    <span class="ct">// Increment source addr between each word x-ferred</span></td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td>	<a id="144c2" class="tk">DmaRegs</a>.<a id="144c10" class="tk">CH2</a>.<a id="144c14" class="tk">DST_BURST_STEP</a> = <a id="144c31" class="tk">desbstep</a>;              <span class="ct">// Increment dest addr between each word x-ferred</span></td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td></td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td></td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td>	<a id="147c2" class="tk">EDIS</a>;</td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td><span class="br">}</span></td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td></td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td><span class="kw">void</span> <a id="150c6" class="tk">DMACH2TransferConfig</a>(<a id="150c27" class="tk">Uint16</a> <a id="150c34" class="tk">tsize</a>, <a id="150c41" class="tk">int16</a> <a id="150c47" class="tk">srctstep</a>, <a id="150c57" class="tk">int16</a> <a id="150c63" class="tk">deststep</a>)</td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td><span class="br">{</span></td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td>	<a id="152c2" class="tk">EALLOW</a>;</td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td>	</td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td>		<span class="ct">// Set up TRANSFER registers:</span></td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td>	<a id="155c2" class="tk">DmaRegs</a>.<a id="155c10" class="tk">CH2</a>.<a id="155c14" class="tk">TRANSFER_SIZE</a> = <a id="155c30" class="tk">tsize</a>;                  <span class="ct">// Number of bursts per transfer, DMA interrupt will occur after completed transfer</span></td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td>	<a id="156c2" class="tk">DmaRegs</a>.<a id="156c10" class="tk">CH2</a>.<a id="156c14" class="tk">SRC_TRANSFER_STEP</a> = <a id="156c34" class="tk">srctstep</a>;			<span class="ct">// TRANSFER_STEP is ignored when WRAP occurs</span></td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td>	<a id="157c2" class="tk">DmaRegs</a>.<a id="157c10" class="tk">CH2</a>.<a id="157c14" class="tk">DST_TRANSFER_STEP</a> = <a id="157c34" class="tk">deststep</a>;			<span class="ct">// TRANSFER_STEP is ignored when WRAP occurs</span></td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td></td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td>	<a id="159c2" class="tk">EDIS</a>;</td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td><span class="br">}</span></td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td></td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td><span class="kw">void</span> <a id="162c6" class="tk">DMACH2WrapConfig</a>(<a id="162c23" class="tk">Uint16</a> <a id="162c30" class="tk">srcwsize</a>, <a id="162c40" class="tk">int16</a> <a id="162c46" class="tk">srcwstep</a>, <a id="162c56" class="tk">Uint16</a> <a id="162c63" class="tk">deswsize</a>, <a id="162c73" class="tk">int16</a> <a id="162c79" class="tk">deswstep</a>)</td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td><span class="br">{</span></td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td>	<a id="164c2" class="tk">EALLOW</a>;</td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td>	</td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td>		<span class="ct">// Set up WRAP registers:</span></td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td>	<a id="167c2" class="tk">DmaRegs</a>.<a id="167c10" class="tk">CH2</a>.<a id="167c14" class="tk">SRC_WRAP_SIZE</a> = <a id="167c30" class="tk">srcwsize</a>;				<span class="ct">// Wrap source address after N bursts</span></td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td>    <a id="168c5" class="tk">DmaRegs</a>.<a id="168c13" class="tk">CH2</a>.<a id="168c17" class="tk">SRC_WRAP_STEP</a> = <a id="168c33" class="tk">srcwstep</a>;			    <span class="ct">// Step for source wrap</span></td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td></td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td>	<a id="170c2" class="tk">DmaRegs</a>.<a id="170c10" class="tk">CH2</a>.<a id="170c14" class="tk">DST_WRAP_SIZE</a> = <a id="170c30" class="tk">deswsize</a>;				<span class="ct">// Wrap destination address after N bursts</span></td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td>	<a id="171c2" class="tk">DmaRegs</a>.<a id="171c10" class="tk">CH2</a>.<a id="171c14" class="tk">DST_WRAP_STEP</a> = <a id="171c30" class="tk">deswstep</a>;				<span class="ct">// Step for destination wrap</span></td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td>	</td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td>	<a id="173c2" class="tk">EDIS</a>;</td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td><span class="br">}</span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td></td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td></td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td><span class="kw">void</span> <a id="177c6" class="tk">DMACH2ModeConfig</a>(<a id="177c23" class="tk">Uint16</a> <a id="177c30" class="tk">persel</a>, <a id="177c38" class="tk">Uint16</a> <a id="177c45" class="tk">perinte</a>, <a id="177c54" class="tk">Uint16</a> <a id="177c61" class="tk">oneshot</a>, <a id="177c70" class="tk">Uint16</a> <a id="177c77" class="tk">cont</a>, <a id="177c83" class="tk">Uint16</a> <a id="177c90" class="tk">synce</a>, <a id="177c97" class="tk">Uint16</a> <a id="177c104" class="tk">syncsel</a>, <a id="177c113" class="tk">Uint16</a> <a id="177c120" class="tk">ovrinte</a>, <a id="177c129" class="tk">Uint16</a> <a id="177c136" class="tk">datasize</a>, <a id="177c146" class="tk">Uint16</a> <a id="177c153" class="tk">chintmode</a>, <a id="177c164" class="tk">Uint16</a> <a id="177c171" class="tk">chinte</a>)</td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td><span class="br">{</span></td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td>	<a id="179c2" class="tk">EALLOW</a>;</td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td>	</td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td>		<span class="ct">// Set up MODE Register:</span></td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td>	<a id="182c2" class="tk">DmaRegs</a>.<a id="182c10" class="tk">CH2</a>.<a id="182c14" class="tk">MODE</a>.<a id="182c19" class="tk">bit</a>.<a id="182c23" class="tk">PERINTSEL</a> = <a id="182c35" class="tk">persel</a>;	    <span class="ct">// Passed DMA channel as peripheral interrupt source</span></td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td>	<a id="183c2" class="tk">DmaRegs</a>.<a id="183c10" class="tk">CH2</a>.<a id="183c14" class="tk">MODE</a>.<a id="183c19" class="tk">bit</a>.<a id="183c23" class="tk">PERINTE</a> = <a id="183c33" class="tk">perinte</a>;       	<span class="ct">// Peripheral interrupt enable</span></td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td>	<a id="184c2" class="tk">DmaRegs</a>.<a id="184c10" class="tk">CH2</a>.<a id="184c14" class="tk">MODE</a>.<a id="184c19" class="tk">bit</a>.<a id="184c23" class="tk">ONESHOT</a> = <a id="184c33" class="tk">oneshot</a>;       	<span class="ct">// Oneshot enable</span></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td>	<a id="185c2" class="tk">DmaRegs</a>.<a id="185c10" class="tk">CH2</a>.<a id="185c14" class="tk">MODE</a>.<a id="185c19" class="tk">bit</a>.<a id="185c23" class="tk">CONTINUOUS</a> = <a id="185c36" class="tk">cont</a>;    		<span class="ct">// Continous enable</span></td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td>	<a id="186c2" class="tk">DmaRegs</a>.<a id="186c10" class="tk">CH2</a>.<a id="186c14" class="tk">MODE</a>.<a id="186c19" class="tk">bit</a>.<a id="186c23" class="tk">SYNCE</a> = <a id="186c31" class="tk">synce</a>;         	<span class="ct">// Peripheral sync enable/disable</span></td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td>	<a id="187c2" class="tk">DmaRegs</a>.<a id="187c10" class="tk">CH2</a>.<a id="187c14" class="tk">MODE</a>.<a id="187c19" class="tk">bit</a>.<a id="187c23" class="tk">SYNCSEL</a> = <a id="187c33" class="tk">syncsel</a>;       	<span class="ct">// Sync effects source or destination</span></td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td>	<a id="188c2" class="tk">DmaRegs</a>.<a id="188c10" class="tk">CH2</a>.<a id="188c14" class="tk">MODE</a>.<a id="188c19" class="tk">bit</a>.<a id="188c23" class="tk">OVRINTE</a> = <a id="188c33" class="tk">ovrinte</a>;         <span class="ct">// Enable/disable the overflow interrupt</span></td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td>	<a id="189c2" class="tk">DmaRegs</a>.<a id="189c10" class="tk">CH2</a>.<a id="189c14" class="tk">MODE</a>.<a id="189c19" class="tk">bit</a>.<a id="189c23" class="tk">DATASIZE</a> = <a id="189c34" class="tk">datasize</a>;      	<span class="ct">// 16-bit/32-bit data size transfers</span></td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td>	<a id="190c2" class="tk">DmaRegs</a>.<a id="190c10" class="tk">CH2</a>.<a id="190c14" class="tk">MODE</a>.<a id="190c19" class="tk">bit</a>.<a id="190c23" class="tk">CHINTMODE</a> = <a id="190c35" class="tk">chintmode</a>;		<span class="ct">// Generate interrupt to CPU at beginning/end of transfer</span></td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td>	<a id="191c2" class="tk">DmaRegs</a>.<a id="191c10" class="tk">CH2</a>.<a id="191c14" class="tk">MODE</a>.<a id="191c19" class="tk">bit</a>.<a id="191c23" class="tk">CHINTE</a> = <a id="191c32" class="tk">chinte</a>;        	<span class="ct">// Channel Interrupt to CPU enable</span></td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td></td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td>	<span class="ct">// Clear any spurious flags:</span></td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td>	<a id="194c2" class="tk">DmaRegs</a>.<a id="194c10" class="tk">CH2</a>.<a id="194c14" class="tk">CONTROL</a>.<a id="194c22" class="tk">bit</a>.<a id="194c26" class="tk">PERINTCLR</a> = 1;  		<span class="ct">// Clear any spurious interrupt flags</span></td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td>	<a id="195c2" class="tk">DmaRegs</a>.<a id="195c10" class="tk">CH2</a>.<a id="195c14" class="tk">CONTROL</a>.<a id="195c22" class="tk">bit</a>.<a id="195c26" class="tk">SYNCCLR</a> = 1;    		<span class="ct">// Clear any spurious sync flags</span></td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td>	<a id="196c2" class="tk">DmaRegs</a>.<a id="196c10" class="tk">CH2</a>.<a id="196c14" class="tk">CONTROL</a>.<a id="196c22" class="tk">bit</a>.<a id="196c26" class="tk">ERRCLR</a> = 1; 	     	<span class="ct">// Clear any spurious sync error flags</span></td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td></td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td>	<span class="ct">// Initialize PIE vector for CPU interrupt:</span></td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td>	<a id="199c2" class="tk">PieCtrlRegs</a>.<a id="199c14" class="tk">PIEIER7</a>.<a id="199c22" class="tk">bit</a>.<a id="199c26" class="tk">INTx2</a> = 1;              <span class="ct">// Enable DMA CH2 interrupt in PIE</span></td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td></td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td>	<a id="201c2" class="tk">EDIS</a>;</td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td><span class="br">}</span></td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td></td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td></td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td></td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td><span class="ct">// This function starts DMA Channel 2. 	</span></td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td><span class="kw">void</span> <a id="207c6" class="tk">StartDMACH2</a>(<span class="kw">void</span>)</td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td><span class="br">{</span></td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td>	<a id="209c2" class="tk">EALLOW</a>;</td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td>	<a id="210c2" class="tk">DmaRegs</a>.<a id="210c10" class="tk">CH2</a>.<a id="210c14" class="tk">CONTROL</a>.<a id="210c22" class="tk">bit</a>.<a id="210c26" class="tk">RUN</a> = 1;</td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td>	<a id="211c2" class="tk">EDIS</a>;</td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td><span class="br">}</span></td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td></td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td></td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td></td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td><span class="kw">void</span> <a id="216c6" class="tk">DMACH3AddrConfig</a>(<span class="kw">volatile</span> <a id="216c32" class="tk">Uint16</a> <a id="216c39" class="tk">*</a><a id="216c40" class="tk">DMA_Dest</a>,<span class="kw">volatile</span> <a id="216c58" class="tk">Uint16</a> <a id="216c65" class="tk">*</a><a id="216c66" class="tk">DMA_Source</a>)</td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td><span class="br">{</span></td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td>	<a id="218c2" class="tk">EALLOW</a>;</td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td>	</td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td>	<span class="ct">// Set up SOURCE address:</span></td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td>	<a id="221c2" class="tk">DmaRegs</a>.<a id="221c10" class="tk">CH3</a>.<a id="221c14" class="tk">SRC_BEG_ADDR_SHADOW</a> = (<a id="221c37" class="tk">Uint32</a>)<a id="221c44" class="tk">DMA_Source</a>;	<span class="ct">// Point to beginning of source buffer</span></td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td>	<a id="222c2" class="tk">DmaRegs</a>.<a id="222c10" class="tk">CH3</a>.<a id="222c14" class="tk">SRC_ADDR_SHADOW</a> =     (<a id="222c37" class="tk">Uint32</a>)<a id="222c44" class="tk">DMA_Source</a>;</td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td></td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td>	<span class="ct">// Set up DESTINATION address:</span></td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td>	<a id="225c2" class="tk">DmaRegs</a>.<a id="225c10" class="tk">CH3</a>.<a id="225c14" class="tk">DST_BEG_ADDR_SHADOW</a> = (<a id="225c37" class="tk">Uint32</a>)<a id="225c44" class="tk">DMA_Dest</a>;	    <span class="ct">// Point to beginning of destination buffer</span></td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td>	<a id="226c2" class="tk">DmaRegs</a>.<a id="226c10" class="tk">CH3</a>.<a id="226c14" class="tk">DST_ADDR_SHADOW</a> =     (<a id="226c37" class="tk">Uint32</a>)<a id="226c44" class="tk">DMA_Dest</a>;</td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td></td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td>	</td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td>	<a id="229c2" class="tk">EDIS</a>;</td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td><span class="br">}</span></td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td></td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td><span class="kw">void</span> <a id="232c6" class="tk">DMACH3BurstConfig</a>(<a id="232c24" class="tk">Uint16</a> <a id="232c31" class="tk">bsize</a>, <a id="232c38" class="tk">int16</a> <a id="232c44" class="tk">srcbstep</a>, <a id="232c54" class="tk">int16</a> <a id="232c60" class="tk">desbstep</a>)</td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td><span class="br">{</span></td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td>	<a id="234c2" class="tk">EALLOW</a>;</td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td></td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td>	<span class="ct">// Set up BURST registers:</span></td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td>	<a id="237c2" class="tk">DmaRegs</a>.<a id="237c10" class="tk">CH3</a>.<a id="237c14" class="tk">BURST_SIZE</a>.<a id="237c25" class="tk">all</a> = <a id="237c31" class="tk">bsize</a>;	                <span class="ct">// Number of words(X-1) x-ferred in a burst</span></td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td>	<a id="238c2" class="tk">DmaRegs</a>.<a id="238c10" class="tk">CH3</a>.<a id="238c14" class="tk">SRC_BURST_STEP</a> = <a id="238c31" class="tk">srcbstep</a>;			    <span class="ct">// Increment source addr between each word x-ferred</span></td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td>	<a id="239c2" class="tk">DmaRegs</a>.<a id="239c10" class="tk">CH3</a>.<a id="239c14" class="tk">DST_BURST_STEP</a> = <a id="239c31" class="tk">desbstep</a>;              <span class="ct">// Increment dest addr between each word x-ferred</span></td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td></td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td></td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td>	<a id="242c2" class="tk">EDIS</a>;</td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td><span class="br">}</span></td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td></td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td><span class="kw">void</span> <a id="245c6" class="tk">DMACH3TransferConfig</a>(<a id="245c27" class="tk">Uint16</a> <a id="245c34" class="tk">tsize</a>, <a id="245c41" class="tk">int16</a> <a id="245c47" class="tk">srctstep</a>, <a id="245c57" class="tk">int16</a> <a id="245c63" class="tk">deststep</a>)</td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td><span class="br">{</span></td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td>	<a id="247c2" class="tk">EALLOW</a>;</td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td></td></tr>
<tr name="249" id="249">
<td><a id="l249" class='ln'>249</a></td><td>		<span class="ct">// Set up TRANSFER registers:</span></td></tr>
<tr name="250" id="250">
<td><a id="l250" class='ln'>250</a></td><td>	<a id="250c2" class="tk">DmaRegs</a>.<a id="250c10" class="tk">CH3</a>.<a id="250c14" class="tk">TRANSFER_SIZE</a> = <a id="250c30" class="tk">tsize</a>;                  <span class="ct">// Number of bursts per transfer, DMA interrupt will occur after completed transfer</span></td></tr>
<tr name="251" id="251">
<td><a id="l251" class='ln'>251</a></td><td>	<a id="251c2" class="tk">DmaRegs</a>.<a id="251c10" class="tk">CH3</a>.<a id="251c14" class="tk">SRC_TRANSFER_STEP</a> = <a id="251c34" class="tk">srctstep</a>;			<span class="ct">// TRANSFER_STEP is ignored when WRAP occurs</span></td></tr>
<tr name="252" id="252">
<td><a id="l252" class='ln'>252</a></td><td>	<a id="252c2" class="tk">DmaRegs</a>.<a id="252c10" class="tk">CH3</a>.<a id="252c14" class="tk">DST_TRANSFER_STEP</a> = <a id="252c34" class="tk">deststep</a>;			<span class="ct">// TRANSFER_STEP is ignored when WRAP occurs</span></td></tr>
<tr name="253" id="253">
<td><a id="l253" class='ln'>253</a></td><td>	</td></tr>
<tr name="254" id="254">
<td><a id="l254" class='ln'>254</a></td><td>	<a id="254c2" class="tk">EDIS</a>;</td></tr>
<tr name="255" id="255">
<td><a id="l255" class='ln'>255</a></td><td><span class="br">}</span></td></tr>
<tr name="256" id="256">
<td><a id="l256" class='ln'>256</a></td><td></td></tr>
<tr name="257" id="257">
<td><a id="l257" class='ln'>257</a></td><td><span class="kw">void</span> <a id="257c6" class="tk">DMACH3WrapConfig</a>(<a id="257c23" class="tk">Uint16</a> <a id="257c30" class="tk">srcwsize</a>, <a id="257c40" class="tk">int16</a> <a id="257c46" class="tk">srcwstep</a>, <a id="257c56" class="tk">Uint16</a> <a id="257c63" class="tk">deswsize</a>, <a id="257c73" class="tk">int16</a> <a id="257c79" class="tk">deswstep</a>)</td></tr>
<tr name="258" id="258">
<td><a id="l258" class='ln'>258</a></td><td><span class="br">{</span></td></tr>
<tr name="259" id="259">
<td><a id="l259" class='ln'>259</a></td><td>	<a id="259c2" class="tk">EALLOW</a>;</td></tr>
<tr name="260" id="260">
<td><a id="l260" class='ln'>260</a></td><td>	</td></tr>
<tr name="261" id="261">
<td><a id="l261" class='ln'>261</a></td><td>			<span class="ct">// Set up WRAP registers:</span></td></tr>
<tr name="262" id="262">
<td><a id="l262" class='ln'>262</a></td><td>	<a id="262c2" class="tk">DmaRegs</a>.<a id="262c10" class="tk">CH3</a>.<a id="262c14" class="tk">SRC_WRAP_SIZE</a> = <a id="262c30" class="tk">srcwsize</a>;				<span class="ct">// Wrap source address after N bursts</span></td></tr>
<tr name="263" id="263">
<td><a id="l263" class='ln'>263</a></td><td>    <a id="263c5" class="tk">DmaRegs</a>.<a id="263c13" class="tk">CH3</a>.<a id="263c17" class="tk">SRC_WRAP_STEP</a> = <a id="263c33" class="tk">srcwstep</a>;			    <span class="ct">// Step for source wrap</span></td></tr>
<tr name="264" id="264">
<td><a id="l264" class='ln'>264</a></td><td></td></tr>
<tr name="265" id="265">
<td><a id="l265" class='ln'>265</a></td><td>	<a id="265c2" class="tk">DmaRegs</a>.<a id="265c10" class="tk">CH3</a>.<a id="265c14" class="tk">DST_WRAP_SIZE</a> = <a id="265c30" class="tk">deswsize</a>;				<span class="ct">// Wrap destination address after N bursts</span></td></tr>
<tr name="266" id="266">
<td><a id="l266" class='ln'>266</a></td><td>	<a id="266c2" class="tk">DmaRegs</a>.<a id="266c10" class="tk">CH3</a>.<a id="266c14" class="tk">DST_WRAP_STEP</a> = <a id="266c30" class="tk">deswstep</a>;				<span class="ct">// Step for destination wrap</span></td></tr>
<tr name="267" id="267">
<td><a id="l267" class='ln'>267</a></td><td>	</td></tr>
<tr name="268" id="268">
<td><a id="l268" class='ln'>268</a></td><td>	<a id="268c2" class="tk">EDIS</a>;</td></tr>
<tr name="269" id="269">
<td><a id="l269" class='ln'>269</a></td><td><span class="br">}</span></td></tr>
<tr name="270" id="270">
<td><a id="l270" class='ln'>270</a></td><td></td></tr>
<tr name="271" id="271">
<td><a id="l271" class='ln'>271</a></td><td></td></tr>
<tr name="272" id="272">
<td><a id="l272" class='ln'>272</a></td><td><span class="kw">void</span> <a id="272c6" class="tk">DMACH3ModeConfig</a>(<a id="272c23" class="tk">Uint16</a> <a id="272c30" class="tk">persel</a>, <a id="272c38" class="tk">Uint16</a> <a id="272c45" class="tk">perinte</a>, <a id="272c54" class="tk">Uint16</a> <a id="272c61" class="tk">oneshot</a>, <a id="272c70" class="tk">Uint16</a> <a id="272c77" class="tk">cont</a>, <a id="272c83" class="tk">Uint16</a> <a id="272c90" class="tk">synce</a>, <a id="272c97" class="tk">Uint16</a> <a id="272c104" class="tk">syncsel</a>, <a id="272c113" class="tk">Uint16</a> <a id="272c120" class="tk">ovrinte</a>, <a id="272c129" class="tk">Uint16</a> <a id="272c136" class="tk">datasize</a>, <a id="272c146" class="tk">Uint16</a> <a id="272c153" class="tk">chintmode</a>, <a id="272c164" class="tk">Uint16</a> <a id="272c171" class="tk">chinte</a>)</td></tr>
<tr name="273" id="273">
<td><a id="l273" class='ln'>273</a></td><td><span class="br">{</span></td></tr>
<tr name="274" id="274">
<td><a id="l274" class='ln'>274</a></td><td>	<a id="274c2" class="tk">EALLOW</a>;</td></tr>
<tr name="275" id="275">
<td><a id="l275" class='ln'>275</a></td><td>	</td></tr>
<tr name="276" id="276">
<td><a id="l276" class='ln'>276</a></td><td>	<span class="ct">// Set up MODE Register:</span></td></tr>
<tr name="277" id="277">
<td><a id="l277" class='ln'>277</a></td><td>	<a id="277c2" class="tk">DmaRegs</a>.<a id="277c10" class="tk">CH3</a>.<a id="277c14" class="tk">MODE</a>.<a id="277c19" class="tk">bit</a>.<a id="277c23" class="tk">PERINTSEL</a> = <a id="277c35" class="tk">persel</a>;	    <span class="ct">// Passed DMA channel as peripheral interrupt source</span></td></tr>
<tr name="278" id="278">
<td><a id="l278" class='ln'>278</a></td><td>	<a id="278c2" class="tk">DmaRegs</a>.<a id="278c10" class="tk">CH3</a>.<a id="278c14" class="tk">MODE</a>.<a id="278c19" class="tk">bit</a>.<a id="278c23" class="tk">PERINTE</a> = <a id="278c33" class="tk">perinte</a>;       	<span class="ct">// Peripheral interrupt enable</span></td></tr>
<tr name="279" id="279">
<td><a id="l279" class='ln'>279</a></td><td>	<a id="279c2" class="tk">DmaRegs</a>.<a id="279c10" class="tk">CH3</a>.<a id="279c14" class="tk">MODE</a>.<a id="279c19" class="tk">bit</a>.<a id="279c23" class="tk">ONESHOT</a> = <a id="279c33" class="tk">oneshot</a>;       	<span class="ct">// Oneshot enable</span></td></tr>
<tr name="280" id="280">
<td><a id="l280" class='ln'>280</a></td><td>	<a id="280c2" class="tk">DmaRegs</a>.<a id="280c10" class="tk">CH3</a>.<a id="280c14" class="tk">MODE</a>.<a id="280c19" class="tk">bit</a>.<a id="280c23" class="tk">CONTINUOUS</a> = <a id="280c36" class="tk">cont</a>;    		<span class="ct">// Continous enable</span></td></tr>
<tr name="281" id="281">
<td><a id="l281" class='ln'>281</a></td><td>	<a id="281c2" class="tk">DmaRegs</a>.<a id="281c10" class="tk">CH3</a>.<a id="281c14" class="tk">MODE</a>.<a id="281c19" class="tk">bit</a>.<a id="281c23" class="tk">SYNCE</a> = <a id="281c31" class="tk">synce</a>;         	<span class="ct">// Peripheral sync enable/disable</span></td></tr>
<tr name="282" id="282">
<td><a id="l282" class='ln'>282</a></td><td>	<a id="282c2" class="tk">DmaRegs</a>.<a id="282c10" class="tk">CH3</a>.<a id="282c14" class="tk">MODE</a>.<a id="282c19" class="tk">bit</a>.<a id="282c23" class="tk">SYNCSEL</a> = <a id="282c33" class="tk">syncsel</a>;       	<span class="ct">// Sync effects source or destination</span></td></tr>
<tr name="283" id="283">
<td><a id="l283" class='ln'>283</a></td><td>	<a id="283c2" class="tk">DmaRegs</a>.<a id="283c10" class="tk">CH3</a>.<a id="283c14" class="tk">MODE</a>.<a id="283c19" class="tk">bit</a>.<a id="283c23" class="tk">OVRINTE</a> = <a id="283c33" class="tk">ovrinte</a>;         <span class="ct">// Enable/disable the overflow interrupt</span></td></tr>
<tr name="284" id="284">
<td><a id="l284" class='ln'>284</a></td><td>	<a id="284c2" class="tk">DmaRegs</a>.<a id="284c10" class="tk">CH3</a>.<a id="284c14" class="tk">MODE</a>.<a id="284c19" class="tk">bit</a>.<a id="284c23" class="tk">DATASIZE</a> = <a id="284c34" class="tk">datasize</a>;      	<span class="ct">// 16-bit/32-bit data size transfers</span></td></tr>
<tr name="285" id="285">
<td><a id="l285" class='ln'>285</a></td><td>	<a id="285c2" class="tk">DmaRegs</a>.<a id="285c10" class="tk">CH3</a>.<a id="285c14" class="tk">MODE</a>.<a id="285c19" class="tk">bit</a>.<a id="285c23" class="tk">CHINTMODE</a> = <a id="285c35" class="tk">chintmode</a>;		<span class="ct">// Generate interrupt to CPU at beginning/end of transfer</span></td></tr>
<tr name="286" id="286">
<td><a id="l286" class='ln'>286</a></td><td>	<a id="286c2" class="tk">DmaRegs</a>.<a id="286c10" class="tk">CH3</a>.<a id="286c14" class="tk">MODE</a>.<a id="286c19" class="tk">bit</a>.<a id="286c23" class="tk">CHINTE</a> = <a id="286c32" class="tk">chinte</a>;        	<span class="ct">// Channel Interrupt to CPU enable</span></td></tr>
<tr name="287" id="287">
<td><a id="l287" class='ln'>287</a></td><td></td></tr>
<tr name="288" id="288">
<td><a id="l288" class='ln'>288</a></td><td>	<span class="ct">// Clear any spurious flags:</span></td></tr>
<tr name="289" id="289">
<td><a id="l289" class='ln'>289</a></td><td>	<a id="289c2" class="tk">DmaRegs</a>.<a id="289c10" class="tk">CH3</a>.<a id="289c14" class="tk">CONTROL</a>.<a id="289c22" class="tk">bit</a>.<a id="289c26" class="tk">PERINTCLR</a> = 1;  		<span class="ct">// Clear any spurious interrupt flags</span></td></tr>
<tr name="290" id="290">
<td><a id="l290" class='ln'>290</a></td><td>	<a id="290c2" class="tk">DmaRegs</a>.<a id="290c10" class="tk">CH3</a>.<a id="290c14" class="tk">CONTROL</a>.<a id="290c22" class="tk">bit</a>.<a id="290c26" class="tk">SYNCCLR</a> = 1;    		<span class="ct">// Clear any spurious sync flags</span></td></tr>
<tr name="291" id="291">
<td><a id="l291" class='ln'>291</a></td><td>	<a id="291c2" class="tk">DmaRegs</a>.<a id="291c10" class="tk">CH3</a>.<a id="291c14" class="tk">CONTROL</a>.<a id="291c22" class="tk">bit</a>.<a id="291c26" class="tk">ERRCLR</a> = 1; 	     	<span class="ct">// Clear any spurious sync error flags</span></td></tr>
<tr name="292" id="292">
<td><a id="l292" class='ln'>292</a></td><td></td></tr>
<tr name="293" id="293">
<td><a id="l293" class='ln'>293</a></td><td>	<span class="ct">// Initialize PIE vector for CPU interrupt:</span></td></tr>
<tr name="294" id="294">
<td><a id="l294" class='ln'>294</a></td><td>	<a id="294c2" class="tk">PieCtrlRegs</a>.<a id="294c14" class="tk">PIEIER7</a>.<a id="294c22" class="tk">bit</a>.<a id="294c26" class="tk">INTx3</a> = 1;              <span class="ct">// Enable DMA CH3 interrupt in PIE</span></td></tr>
<tr name="295" id="295">
<td><a id="l295" class='ln'>295</a></td><td></td></tr>
<tr name="296" id="296">
<td><a id="l296" class='ln'>296</a></td><td>	<a id="296c2" class="tk">EDIS</a>;</td></tr>
<tr name="297" id="297">
<td><a id="l297" class='ln'>297</a></td><td><span class="br">}</span></td></tr>
<tr name="298" id="298">
<td><a id="l298" class='ln'>298</a></td><td></td></tr>
<tr name="299" id="299">
<td><a id="l299" class='ln'>299</a></td><td><span class="ct">// This function starts DMA Channel 3. 	</span></td></tr>
<tr name="300" id="300">
<td><a id="l300" class='ln'>300</a></td><td><span class="kw">void</span> <a id="300c6" class="tk">StartDMACH3</a>(<span class="kw">void</span>)</td></tr>
<tr name="301" id="301">
<td><a id="l301" class='ln'>301</a></td><td><span class="br">{</span></td></tr>
<tr name="302" id="302">
<td><a id="l302" class='ln'>302</a></td><td>	<a id="302c2" class="tk">EALLOW</a>;</td></tr>
<tr name="303" id="303">
<td><a id="l303" class='ln'>303</a></td><td>	<a id="303c2" class="tk">DmaRegs</a>.<a id="303c10" class="tk">CH3</a>.<a id="303c14" class="tk">CONTROL</a>.<a id="303c22" class="tk">bit</a>.<a id="303c26" class="tk">RUN</a> = 1;</td></tr>
<tr name="304" id="304">
<td><a id="l304" class='ln'>304</a></td><td>	<a id="304c2" class="tk">EDIS</a>;</td></tr>
<tr name="305" id="305">
<td><a id="l305" class='ln'>305</a></td><td><span class="br">}</span></td></tr>
<tr name="306" id="306">
<td><a id="l306" class='ln'>306</a></td><td></td></tr>
<tr name="307" id="307">
<td><a id="l307" class='ln'>307</a></td><td></td></tr>
<tr name="308" id="308">
<td><a id="l308" class='ln'>308</a></td><td><span class="kw">void</span> <a id="308c6" class="tk">DMACH4AddrConfig</a>(<span class="kw">volatile</span> <a id="308c32" class="tk">Uint16</a> <a id="308c39" class="tk">*</a><a id="308c40" class="tk">DMA_Dest</a>,<span class="kw">volatile</span> <a id="308c58" class="tk">Uint16</a> <a id="308c65" class="tk">*</a><a id="308c66" class="tk">DMA_Source</a>)</td></tr>
<tr name="309" id="309">
<td><a id="l309" class='ln'>309</a></td><td><span class="br">{</span></td></tr>
<tr name="310" id="310">
<td><a id="l310" class='ln'>310</a></td><td>	<a id="310c2" class="tk">EALLOW</a>;</td></tr>
<tr name="311" id="311">
<td><a id="l311" class='ln'>311</a></td><td></td></tr>
<tr name="312" id="312">
<td><a id="l312" class='ln'>312</a></td><td>	<span class="ct">// Set up SOURCE address:</span></td></tr>
<tr name="313" id="313">
<td><a id="l313" class='ln'>313</a></td><td>	<a id="313c2" class="tk">DmaRegs</a>.<a id="313c10" class="tk">CH4</a>.<a id="313c14" class="tk">SRC_BEG_ADDR_SHADOW</a> = (<a id="313c37" class="tk">Uint32</a>)<a id="313c44" class="tk">DMA_Source</a>;	<span class="ct">// Point to beginning of source buffer</span></td></tr>
<tr name="314" id="314">
<td><a id="l314" class='ln'>314</a></td><td>	<a id="314c2" class="tk">DmaRegs</a>.<a id="314c10" class="tk">CH4</a>.<a id="314c14" class="tk">SRC_ADDR_SHADOW</a> =     (<a id="314c37" class="tk">Uint32</a>)<a id="314c44" class="tk">DMA_Source</a>;</td></tr>
<tr name="315" id="315">
<td><a id="l315" class='ln'>315</a></td><td></td></tr>
<tr name="316" id="316">
<td><a id="l316" class='ln'>316</a></td><td>	<span class="ct">// Set up DESTINATION address:</span></td></tr>
<tr name="317" id="317">
<td><a id="l317" class='ln'>317</a></td><td>	<a id="317c2" class="tk">DmaRegs</a>.<a id="317c10" class="tk">CH4</a>.<a id="317c14" class="tk">DST_BEG_ADDR_SHADOW</a> = (<a id="317c37" class="tk">Uint32</a>)<a id="317c44" class="tk">DMA_Dest</a>;	    <span class="ct">// Point to beginning of destination buffer</span></td></tr>
<tr name="318" id="318">
<td><a id="l318" class='ln'>318</a></td><td>	<a id="318c2" class="tk">DmaRegs</a>.<a id="318c10" class="tk">CH4</a>.<a id="318c14" class="tk">DST_ADDR_SHADOW</a> =     (<a id="318c37" class="tk">Uint32</a>)<a id="318c44" class="tk">DMA_Dest</a>;</td></tr>
<tr name="319" id="319">
<td><a id="l319" class='ln'>319</a></td><td></td></tr>
<tr name="320" id="320">
<td><a id="l320" class='ln'>320</a></td><td>	</td></tr>
<tr name="321" id="321">
<td><a id="l321" class='ln'>321</a></td><td>	<a id="321c2" class="tk">EDIS</a>;</td></tr>
<tr name="322" id="322">
<td><a id="l322" class='ln'>322</a></td><td><span class="br">}</span></td></tr>
<tr name="323" id="323">
<td><a id="l323" class='ln'>323</a></td><td></td></tr>
<tr name="324" id="324">
<td><a id="l324" class='ln'>324</a></td><td><span class="kw">void</span> <a id="324c6" class="tk">DMACH4BurstConfig</a>(<a id="324c24" class="tk">Uint16</a> <a id="324c31" class="tk">bsize</a>, <a id="324c38" class="tk">int16</a> <a id="324c44" class="tk">srcbstep</a>, <a id="324c54" class="tk">int16</a> <a id="324c60" class="tk">desbstep</a>)</td></tr>
<tr name="325" id="325">
<td><a id="l325" class='ln'>325</a></td><td><span class="br">{</span></td></tr>
<tr name="326" id="326">
<td><a id="l326" class='ln'>326</a></td><td>	<a id="326c2" class="tk">EALLOW</a>;</td></tr>
<tr name="327" id="327">
<td><a id="l327" class='ln'>327</a></td><td></td></tr>
<tr name="328" id="328">
<td><a id="l328" class='ln'>328</a></td><td>	<span class="ct">// Set up BURST registers:</span></td></tr>
<tr name="329" id="329">
<td><a id="l329" class='ln'>329</a></td><td>	<a id="329c2" class="tk">DmaRegs</a>.<a id="329c10" class="tk">CH4</a>.<a id="329c14" class="tk">BURST_SIZE</a>.<a id="329c25" class="tk">all</a> = <a id="329c31" class="tk">bsize</a>;	                <span class="ct">// Number of words(X-1) x-ferred in a burst</span></td></tr>
<tr name="330" id="330">
<td><a id="l330" class='ln'>330</a></td><td>	<a id="330c2" class="tk">DmaRegs</a>.<a id="330c10" class="tk">CH4</a>.<a id="330c14" class="tk">SRC_BURST_STEP</a> = <a id="330c31" class="tk">srcbstep</a>;			    <span class="ct">// Increment source addr between each word x-ferred</span></td></tr>
<tr name="331" id="331">
<td><a id="l331" class='ln'>331</a></td><td>	<a id="331c2" class="tk">DmaRegs</a>.<a id="331c10" class="tk">CH4</a>.<a id="331c14" class="tk">DST_BURST_STEP</a> = <a id="331c31" class="tk">desbstep</a>;              <span class="ct">// Increment dest addr between each word x-ferred</span></td></tr>
<tr name="332" id="332">
<td><a id="l332" class='ln'>332</a></td><td></td></tr>
<tr name="333" id="333">
<td><a id="l333" class='ln'>333</a></td><td></td></tr>
<tr name="334" id="334">
<td><a id="l334" class='ln'>334</a></td><td>	<a id="334c2" class="tk">EDIS</a>;</td></tr>
<tr name="335" id="335">
<td><a id="l335" class='ln'>335</a></td><td><span class="br">}</span></td></tr>
<tr name="336" id="336">
<td><a id="l336" class='ln'>336</a></td><td></td></tr>
<tr name="337" id="337">
<td><a id="l337" class='ln'>337</a></td><td><span class="kw">void</span> <a id="337c6" class="tk">DMACH4TransferConfig</a>(<a id="337c27" class="tk">Uint16</a> <a id="337c34" class="tk">tsize</a>, <a id="337c41" class="tk">int16</a> <a id="337c47" class="tk">srctstep</a>, <a id="337c57" class="tk">int16</a> <a id="337c63" class="tk">deststep</a>)</td></tr>
<tr name="338" id="338">
<td><a id="l338" class='ln'>338</a></td><td><span class="br">{</span></td></tr>
<tr name="339" id="339">
<td><a id="l339" class='ln'>339</a></td><td>	<a id="339c2" class="tk">EALLOW</a>;</td></tr>
<tr name="340" id="340">
<td><a id="l340" class='ln'>340</a></td><td>	</td></tr>
<tr name="341" id="341">
<td><a id="l341" class='ln'>341</a></td><td>	<span class="ct">// Set up TRANSFER registers:</span></td></tr>
<tr name="342" id="342">
<td><a id="l342" class='ln'>342</a></td><td>	<a id="342c2" class="tk">DmaRegs</a>.<a id="342c10" class="tk">CH4</a>.<a id="342c14" class="tk">TRANSFER_SIZE</a> = <a id="342c30" class="tk">tsize</a>;                  <span class="ct">// Number of bursts per transfer, DMA interrupt will occur after completed transfer</span></td></tr>
<tr name="343" id="343">
<td><a id="l343" class='ln'>343</a></td><td>	<a id="343c2" class="tk">DmaRegs</a>.<a id="343c10" class="tk">CH4</a>.<a id="343c14" class="tk">SRC_TRANSFER_STEP</a> = <a id="343c34" class="tk">srctstep</a>;			<span class="ct">// TRANSFER_STEP is ignored when WRAP occurs</span></td></tr>
<tr name="344" id="344">
<td><a id="l344" class='ln'>344</a></td><td>	<a id="344c2" class="tk">DmaRegs</a>.<a id="344c10" class="tk">CH4</a>.<a id="344c14" class="tk">DST_TRANSFER_STEP</a> = <a id="344c34" class="tk">deststep</a>;			<span class="ct">// TRANSFER_STEP is ignored when WRAP occurs</span></td></tr>
<tr name="345" id="345">
<td><a id="l345" class='ln'>345</a></td><td>	</td></tr>
<tr name="346" id="346">
<td><a id="l346" class='ln'>346</a></td><td>	<a id="346c2" class="tk">EDIS</a>;</td></tr>
<tr name="347" id="347">
<td><a id="l347" class='ln'>347</a></td><td><span class="br">}</span></td></tr>
<tr name="348" id="348">
<td><a id="l348" class='ln'>348</a></td><td></td></tr>
<tr name="349" id="349">
<td><a id="l349" class='ln'>349</a></td><td><span class="kw">void</span> <a id="349c6" class="tk">DMACH4WrapConfig</a>(<a id="349c23" class="tk">Uint16</a> <a id="349c30" class="tk">srcwsize</a>, <a id="349c40" class="tk">int16</a> <a id="349c46" class="tk">srcwstep</a>, <a id="349c56" class="tk">Uint16</a> <a id="349c63" class="tk">deswsize</a>, <a id="349c73" class="tk">int16</a> <a id="349c79" class="tk">deswstep</a>)</td></tr>
<tr name="350" id="350">
<td><a id="l350" class='ln'>350</a></td><td><span class="br">{</span></td></tr>
<tr name="351" id="351">
<td><a id="l351" class='ln'>351</a></td><td>	<a id="351c2" class="tk">EALLOW</a>;</td></tr>
<tr name="352" id="352">
<td><a id="l352" class='ln'>352</a></td><td>	</td></tr>
<tr name="353" id="353">
<td><a id="l353" class='ln'>353</a></td><td>		<span class="ct">// Set up WRAP registers:</span></td></tr>
<tr name="354" id="354">
<td><a id="l354" class='ln'>354</a></td><td>	<a id="354c2" class="tk">DmaRegs</a>.<a id="354c10" class="tk">CH4</a>.<a id="354c14" class="tk">SRC_WRAP_SIZE</a> = <a id="354c30" class="tk">srcwsize</a>;				<span class="ct">// Wrap source address after N bursts</span></td></tr>
<tr name="355" id="355">
<td><a id="l355" class='ln'>355</a></td><td>    <a id="355c5" class="tk">DmaRegs</a>.<a id="355c13" class="tk">CH4</a>.<a id="355c17" class="tk">SRC_WRAP_STEP</a> = <a id="355c33" class="tk">srcwstep</a>;			    <span class="ct">// Step for source wrap</span></td></tr>
<tr name="356" id="356">
<td><a id="l356" class='ln'>356</a></td><td></td></tr>
<tr name="357" id="357">
<td><a id="l357" class='ln'>357</a></td><td>	<a id="357c2" class="tk">DmaRegs</a>.<a id="357c10" class="tk">CH4</a>.<a id="357c14" class="tk">DST_WRAP_SIZE</a> = <a id="357c30" class="tk">deswsize</a>;				<span class="ct">// Wrap destination address after N bursts</span></td></tr>
<tr name="358" id="358">
<td><a id="l358" class='ln'>358</a></td><td>	<a id="358c2" class="tk">DmaRegs</a>.<a id="358c10" class="tk">CH4</a>.<a id="358c14" class="tk">DST_WRAP_STEP</a> = <a id="358c30" class="tk">deswstep</a>;				<span class="ct">// Step for destination wrap</span></td></tr>
<tr name="359" id="359">
<td><a id="l359" class='ln'>359</a></td><td>	</td></tr>
<tr name="360" id="360">
<td><a id="l360" class='ln'>360</a></td><td>	<a id="360c2" class="tk">EDIS</a>;</td></tr>
<tr name="361" id="361">
<td><a id="l361" class='ln'>361</a></td><td><span class="br">}</span></td></tr>
<tr name="362" id="362">
<td><a id="l362" class='ln'>362</a></td><td></td></tr>
<tr name="363" id="363">
<td><a id="l363" class='ln'>363</a></td><td></td></tr>
<tr name="364" id="364">
<td><a id="l364" class='ln'>364</a></td><td><span class="kw">void</span> <a id="364c6" class="tk">DMACH4ModeConfig</a>(<a id="364c23" class="tk">Uint16</a> <a id="364c30" class="tk">persel</a>, <a id="364c38" class="tk">Uint16</a> <a id="364c45" class="tk">perinte</a>, <a id="364c54" class="tk">Uint16</a> <a id="364c61" class="tk">oneshot</a>, <a id="364c70" class="tk">Uint16</a> <a id="364c77" class="tk">cont</a>, <a id="364c83" class="tk">Uint16</a> <a id="364c90" class="tk">synce</a>, <a id="364c97" class="tk">Uint16</a> <a id="364c104" class="tk">syncsel</a>, <a id="364c113" class="tk">Uint16</a> <a id="364c120" class="tk">ovrinte</a>, <a id="364c129" class="tk">Uint16</a> <a id="364c136" class="tk">datasize</a>, <a id="364c146" class="tk">Uint16</a> <a id="364c153" class="tk">chintmode</a>, <a id="364c164" class="tk">Uint16</a> <a id="364c171" class="tk">chinte</a>)</td></tr>
<tr name="365" id="365">
<td><a id="l365" class='ln'>365</a></td><td><span class="br">{</span></td></tr>
<tr name="366" id="366">
<td><a id="l366" class='ln'>366</a></td><td>	<a id="366c2" class="tk">EALLOW</a>;</td></tr>
<tr name="367" id="367">
<td><a id="l367" class='ln'>367</a></td><td>	</td></tr>
<tr name="368" id="368">
<td><a id="l368" class='ln'>368</a></td><td>		<span class="ct">// Set up MODE Register:</span></td></tr>
<tr name="369" id="369">
<td><a id="l369" class='ln'>369</a></td><td>	<a id="369c2" class="tk">DmaRegs</a>.<a id="369c10" class="tk">CH4</a>.<a id="369c14" class="tk">MODE</a>.<a id="369c19" class="tk">bit</a>.<a id="369c23" class="tk">PERINTSEL</a> = <a id="369c35" class="tk">persel</a>;	    <span class="ct">// Passed DMA channel as peripheral interrupt source</span></td></tr>
<tr name="370" id="370">
<td><a id="l370" class='ln'>370</a></td><td>	<a id="370c2" class="tk">DmaRegs</a>.<a id="370c10" class="tk">CH4</a>.<a id="370c14" class="tk">MODE</a>.<a id="370c19" class="tk">bit</a>.<a id="370c23" class="tk">PERINTE</a> = <a id="370c33" class="tk">perinte</a>;       	<span class="ct">// Peripheral interrupt enable</span></td></tr>
<tr name="371" id="371">
<td><a id="l371" class='ln'>371</a></td><td>	<a id="371c2" class="tk">DmaRegs</a>.<a id="371c10" class="tk">CH4</a>.<a id="371c14" class="tk">MODE</a>.<a id="371c19" class="tk">bit</a>.<a id="371c23" class="tk">ONESHOT</a> = <a id="371c33" class="tk">oneshot</a>;       	<span class="ct">// Oneshot enable</span></td></tr>
<tr name="372" id="372">
<td><a id="l372" class='ln'>372</a></td><td>	<a id="372c2" class="tk">DmaRegs</a>.<a id="372c10" class="tk">CH4</a>.<a id="372c14" class="tk">MODE</a>.<a id="372c19" class="tk">bit</a>.<a id="372c23" class="tk">CONTINUOUS</a> = <a id="372c36" class="tk">cont</a>;    		<span class="ct">// Continous enable</span></td></tr>
<tr name="373" id="373">
<td><a id="l373" class='ln'>373</a></td><td>	<a id="373c2" class="tk">DmaRegs</a>.<a id="373c10" class="tk">CH4</a>.<a id="373c14" class="tk">MODE</a>.<a id="373c19" class="tk">bit</a>.<a id="373c23" class="tk">SYNCE</a> = <a id="373c31" class="tk">synce</a>;         	<span class="ct">// Peripheral sync enable/disable</span></td></tr>
<tr name="374" id="374">
<td><a id="l374" class='ln'>374</a></td><td>	<a id="374c2" class="tk">DmaRegs</a>.<a id="374c10" class="tk">CH4</a>.<a id="374c14" class="tk">MODE</a>.<a id="374c19" class="tk">bit</a>.<a id="374c23" class="tk">SYNCSEL</a> = <a id="374c33" class="tk">syncsel</a>;       	<span class="ct">// Sync effects source or destination</span></td></tr>
<tr name="375" id="375">
<td><a id="l375" class='ln'>375</a></td><td>	<a id="375c2" class="tk">DmaRegs</a>.<a id="375c10" class="tk">CH4</a>.<a id="375c14" class="tk">MODE</a>.<a id="375c19" class="tk">bit</a>.<a id="375c23" class="tk">OVRINTE</a> = <a id="375c33" class="tk">ovrinte</a>;         <span class="ct">// Enable/disable the overflow interrupt</span></td></tr>
<tr name="376" id="376">
<td><a id="l376" class='ln'>376</a></td><td>	<a id="376c2" class="tk">DmaRegs</a>.<a id="376c10" class="tk">CH4</a>.<a id="376c14" class="tk">MODE</a>.<a id="376c19" class="tk">bit</a>.<a id="376c23" class="tk">DATASIZE</a> = <a id="376c34" class="tk">datasize</a>;      	<span class="ct">// 16-bit/32-bit data size transfers</span></td></tr>
<tr name="377" id="377">
<td><a id="l377" class='ln'>377</a></td><td>	<a id="377c2" class="tk">DmaRegs</a>.<a id="377c10" class="tk">CH4</a>.<a id="377c14" class="tk">MODE</a>.<a id="377c19" class="tk">bit</a>.<a id="377c23" class="tk">CHINTMODE</a> = <a id="377c35" class="tk">chintmode</a>;		<span class="ct">// Generate interrupt to CPU at beginning/end of transfer</span></td></tr>
<tr name="378" id="378">
<td><a id="l378" class='ln'>378</a></td><td>	<a id="378c2" class="tk">DmaRegs</a>.<a id="378c10" class="tk">CH4</a>.<a id="378c14" class="tk">MODE</a>.<a id="378c19" class="tk">bit</a>.<a id="378c23" class="tk">CHINTE</a> = <a id="378c32" class="tk">chinte</a>;        	<span class="ct">// Channel Interrupt to CPU enable</span></td></tr>
<tr name="379" id="379">
<td><a id="l379" class='ln'>379</a></td><td></td></tr>
<tr name="380" id="380">
<td><a id="l380" class='ln'>380</a></td><td>	<span class="ct">// Clear any spurious flags:</span></td></tr>
<tr name="381" id="381">
<td><a id="l381" class='ln'>381</a></td><td>	<a id="381c2" class="tk">DmaRegs</a>.<a id="381c10" class="tk">CH4</a>.<a id="381c14" class="tk">CONTROL</a>.<a id="381c22" class="tk">bit</a>.<a id="381c26" class="tk">PERINTCLR</a> = 1;  		<span class="ct">// Clear any spurious interrupt flags</span></td></tr>
<tr name="382" id="382">
<td><a id="l382" class='ln'>382</a></td><td>	<a id="382c2" class="tk">DmaRegs</a>.<a id="382c10" class="tk">CH4</a>.<a id="382c14" class="tk">CONTROL</a>.<a id="382c22" class="tk">bit</a>.<a id="382c26" class="tk">SYNCCLR</a> = 1;    		<span class="ct">// Clear any spurious sync flags</span></td></tr>
<tr name="383" id="383">
<td><a id="l383" class='ln'>383</a></td><td>	<a id="383c2" class="tk">DmaRegs</a>.<a id="383c10" class="tk">CH4</a>.<a id="383c14" class="tk">CONTROL</a>.<a id="383c22" class="tk">bit</a>.<a id="383c26" class="tk">ERRCLR</a> = 1; 	     	<span class="ct">// Clear any spurious sync error flags</span></td></tr>
<tr name="384" id="384">
<td><a id="l384" class='ln'>384</a></td><td></td></tr>
<tr name="385" id="385">
<td><a id="l385" class='ln'>385</a></td><td>	<span class="ct">// Initialize PIE vector for CPU interrupt:</span></td></tr>
<tr name="386" id="386">
<td><a id="l386" class='ln'>386</a></td><td>	<a id="386c2" class="tk">PieCtrlRegs</a>.<a id="386c14" class="tk">PIEIER7</a>.<a id="386c22" class="tk">bit</a>.<a id="386c26" class="tk">INTx4</a> = 1;              <span class="ct">// Enable DMA CH4 interrupt in PIE</span></td></tr>
<tr name="387" id="387">
<td><a id="l387" class='ln'>387</a></td><td></td></tr>
<tr name="388" id="388">
<td><a id="l388" class='ln'>388</a></td><td>	<a id="388c2" class="tk">EDIS</a>;</td></tr>
<tr name="389" id="389">
<td><a id="l389" class='ln'>389</a></td><td><span class="br">}</span></td></tr>
<tr name="390" id="390">
<td><a id="l390" class='ln'>390</a></td><td></td></tr>
<tr name="391" id="391">
<td><a id="l391" class='ln'>391</a></td><td></td></tr>
<tr name="392" id="392">
<td><a id="l392" class='ln'>392</a></td><td><span class="ct">// This function starts DMA Channel 4. 	</span></td></tr>
<tr name="393" id="393">
<td><a id="l393" class='ln'>393</a></td><td><span class="kw">void</span> <a id="393c6" class="tk">StartDMACH4</a>(<span class="kw">void</span>)</td></tr>
<tr name="394" id="394">
<td><a id="l394" class='ln'>394</a></td><td><span class="br">{</span></td></tr>
<tr name="395" id="395">
<td><a id="l395" class='ln'>395</a></td><td>	<a id="395c2" class="tk">EALLOW</a>;</td></tr>
<tr name="396" id="396">
<td><a id="l396" class='ln'>396</a></td><td>	<a id="396c2" class="tk">DmaRegs</a>.<a id="396c10" class="tk">CH4</a>.<a id="396c14" class="tk">CONTROL</a>.<a id="396c22" class="tk">bit</a>.<a id="396c26" class="tk">RUN</a> = 1;</td></tr>
<tr name="397" id="397">
<td><a id="l397" class='ln'>397</a></td><td>	<a id="397c2" class="tk">EDIS</a>;</td></tr>
<tr name="398" id="398">
<td><a id="l398" class='ln'>398</a></td><td><span class="br">}</span></td></tr>
<tr name="399" id="399">
<td><a id="l399" class='ln'>399</a></td><td></td></tr>
<tr name="400" id="400">
<td><a id="l400" class='ln'>400</a></td><td></td></tr>
<tr name="401" id="401">
<td><a id="l401" class='ln'>401</a></td><td><span class="kw">void</span> <a id="401c6" class="tk">DMACH5AddrConfig</a>(<span class="kw">volatile</span> <a id="401c32" class="tk">Uint16</a> <a id="401c39" class="tk">*</a><a id="401c40" class="tk">DMA_Dest</a>,<span class="kw">volatile</span> <a id="401c58" class="tk">Uint16</a> <a id="401c65" class="tk">*</a><a id="401c66" class="tk">DMA_Source</a>)</td></tr>
<tr name="402" id="402">
<td><a id="l402" class='ln'>402</a></td><td><span class="br">{</span></td></tr>
<tr name="403" id="403">
<td><a id="l403" class='ln'>403</a></td><td>	<a id="403c2" class="tk">EALLOW</a>;</td></tr>
<tr name="404" id="404">
<td><a id="l404" class='ln'>404</a></td><td>	</td></tr>
<tr name="405" id="405">
<td><a id="l405" class='ln'>405</a></td><td>	<span class="ct">// Set up SOURCE address:</span></td></tr>
<tr name="406" id="406">
<td><a id="l406" class='ln'>406</a></td><td>	<a id="406c2" class="tk">DmaRegs</a>.<a id="406c10" class="tk">CH5</a>.<a id="406c14" class="tk">SRC_BEG_ADDR_SHADOW</a> = (<a id="406c37" class="tk">Uint32</a>)<a id="406c44" class="tk">DMA_Source</a>;	<span class="ct">// Point to beginning of source buffer</span></td></tr>
<tr name="407" id="407">
<td><a id="l407" class='ln'>407</a></td><td>	<a id="407c2" class="tk">DmaRegs</a>.<a id="407c10" class="tk">CH5</a>.<a id="407c14" class="tk">SRC_ADDR_SHADOW</a> =     (<a id="407c37" class="tk">Uint32</a>)<a id="407c44" class="tk">DMA_Source</a>;</td></tr>
<tr name="408" id="408">
<td><a id="l408" class='ln'>408</a></td><td></td></tr>
<tr name="409" id="409">
<td><a id="l409" class='ln'>409</a></td><td>	<span class="ct">// Set up DESTINATION address:</span></td></tr>
<tr name="410" id="410">
<td><a id="l410" class='ln'>410</a></td><td>	<a id="410c2" class="tk">DmaRegs</a>.<a id="410c10" class="tk">CH5</a>.<a id="410c14" class="tk">DST_BEG_ADDR_SHADOW</a> = (<a id="410c37" class="tk">Uint32</a>)<a id="410c44" class="tk">DMA_Dest</a>;	    <span class="ct">// Point to beginning of destination buffer</span></td></tr>
<tr name="411" id="411">
<td><a id="l411" class='ln'>411</a></td><td>	<a id="411c2" class="tk">DmaRegs</a>.<a id="411c10" class="tk">CH5</a>.<a id="411c14" class="tk">DST_ADDR_SHADOW</a> =     (<a id="411c37" class="tk">Uint32</a>)<a id="411c44" class="tk">DMA_Dest</a>;</td></tr>
<tr name="412" id="412">
<td><a id="l412" class='ln'>412</a></td><td></td></tr>
<tr name="413" id="413">
<td><a id="l413" class='ln'>413</a></td><td>	</td></tr>
<tr name="414" id="414">
<td><a id="l414" class='ln'>414</a></td><td>	<a id="414c2" class="tk">EDIS</a>;</td></tr>
<tr name="415" id="415">
<td><a id="l415" class='ln'>415</a></td><td><span class="br">}</span></td></tr>
<tr name="416" id="416">
<td><a id="l416" class='ln'>416</a></td><td></td></tr>
<tr name="417" id="417">
<td><a id="l417" class='ln'>417</a></td><td><span class="kw">void</span> <a id="417c6" class="tk">DMACH5BurstConfig</a>(<a id="417c24" class="tk">Uint16</a> <a id="417c31" class="tk">bsize</a>, <a id="417c38" class="tk">int16</a> <a id="417c44" class="tk">srcbstep</a>, <a id="417c54" class="tk">int16</a> <a id="417c60" class="tk">desbstep</a>)</td></tr>
<tr name="418" id="418">
<td><a id="l418" class='ln'>418</a></td><td><span class="br">{</span></td></tr>
<tr name="419" id="419">
<td><a id="l419" class='ln'>419</a></td><td>	<a id="419c2" class="tk">EALLOW</a>;</td></tr>
<tr name="420" id="420">
<td><a id="l420" class='ln'>420</a></td><td></td></tr>
<tr name="421" id="421">
<td><a id="l421" class='ln'>421</a></td><td></td></tr>
<tr name="422" id="422">
<td><a id="l422" class='ln'>422</a></td><td>	<span class="ct">// Set up BURST registers:</span></td></tr>
<tr name="423" id="423">
<td><a id="l423" class='ln'>423</a></td><td>	<a id="423c2" class="tk">DmaRegs</a>.<a id="423c10" class="tk">CH5</a>.<a id="423c14" class="tk">BURST_SIZE</a>.<a id="423c25" class="tk">all</a> = <a id="423c31" class="tk">bsize</a>;	                <span class="ct">// Number of words(X-1) x-ferred in a burst</span></td></tr>
<tr name="424" id="424">
<td><a id="l424" class='ln'>424</a></td><td>	<a id="424c2" class="tk">DmaRegs</a>.<a id="424c10" class="tk">CH5</a>.<a id="424c14" class="tk">SRC_BURST_STEP</a> = <a id="424c31" class="tk">srcbstep</a>;			    <span class="ct">// Increment source addr between each word x-ferred</span></td></tr>
<tr name="425" id="425">
<td><a id="l425" class='ln'>425</a></td><td>	<a id="425c2" class="tk">DmaRegs</a>.<a id="425c10" class="tk">CH5</a>.<a id="425c14" class="tk">DST_BURST_STEP</a> = <a id="425c31" class="tk">desbstep</a>;              <span class="ct">// Increment dest addr between each word x-ferred</span></td></tr>
<tr name="426" id="426">
<td><a id="l426" class='ln'>426</a></td><td></td></tr>
<tr name="427" id="427">
<td><a id="l427" class='ln'>427</a></td><td>	<a id="427c2" class="tk">EDIS</a>;</td></tr>
<tr name="428" id="428">
<td><a id="l428" class='ln'>428</a></td><td><span class="br">}</span></td></tr>
<tr name="429" id="429">
<td><a id="l429" class='ln'>429</a></td><td></td></tr>
<tr name="430" id="430">
<td><a id="l430" class='ln'>430</a></td><td><span class="kw">void</span> <a id="430c6" class="tk">DMACH5TransferConfig</a>(<a id="430c27" class="tk">Uint16</a> <a id="430c34" class="tk">tsize</a>, <a id="430c41" class="tk">int16</a> <a id="430c47" class="tk">srctstep</a>, <a id="430c57" class="tk">int16</a> <a id="430c63" class="tk">deststep</a>)</td></tr>
<tr name="431" id="431">
<td><a id="l431" class='ln'>431</a></td><td><span class="br">{</span></td></tr>
<tr name="432" id="432">
<td><a id="l432" class='ln'>432</a></td><td>	<a id="432c2" class="tk">EALLOW</a>;</td></tr>
<tr name="433" id="433">
<td><a id="l433" class='ln'>433</a></td><td>	</td></tr>
<tr name="434" id="434">
<td><a id="l434" class='ln'>434</a></td><td></td></tr>
<tr name="435" id="435">
<td><a id="l435" class='ln'>435</a></td><td>		<span class="ct">// Set up TRANSFER registers:</span></td></tr>
<tr name="436" id="436">
<td><a id="l436" class='ln'>436</a></td><td>	<a id="436c2" class="tk">DmaRegs</a>.<a id="436c10" class="tk">CH5</a>.<a id="436c14" class="tk">TRANSFER_SIZE</a> = <a id="436c30" class="tk">tsize</a>;                  <span class="ct">// Number of bursts per transfer, DMA interrupt will occur after completed transfer</span></td></tr>
<tr name="437" id="437">
<td><a id="l437" class='ln'>437</a></td><td>	<a id="437c2" class="tk">DmaRegs</a>.<a id="437c10" class="tk">CH5</a>.<a id="437c14" class="tk">SRC_TRANSFER_STEP</a> = <a id="437c34" class="tk">srctstep</a>;			<span class="ct">// TRANSFER_STEP is ignored when WRAP occurs</span></td></tr>
<tr name="438" id="438">
<td><a id="l438" class='ln'>438</a></td><td>	<a id="438c2" class="tk">DmaRegs</a>.<a id="438c10" class="tk">CH5</a>.<a id="438c14" class="tk">DST_TRANSFER_STEP</a> = <a id="438c34" class="tk">deststep</a>;			<span class="ct">// TRANSFER_STEP is ignored when WRAP occurs</span></td></tr>
<tr name="439" id="439">
<td><a id="l439" class='ln'>439</a></td><td>	</td></tr>
<tr name="440" id="440">
<td><a id="l440" class='ln'>440</a></td><td>	<a id="440c2" class="tk">EDIS</a>;</td></tr>
<tr name="441" id="441">
<td><a id="l441" class='ln'>441</a></td><td><span class="br">}</span></td></tr>
<tr name="442" id="442">
<td><a id="l442" class='ln'>442</a></td><td></td></tr>
<tr name="443" id="443">
<td><a id="l443" class='ln'>443</a></td><td><span class="kw">void</span> <a id="443c6" class="tk">DMACH5WrapConfig</a>(<a id="443c23" class="tk">Uint16</a> <a id="443c30" class="tk">srcwsize</a>, <a id="443c40" class="tk">int16</a> <a id="443c46" class="tk">srcwstep</a>, <a id="443c56" class="tk">Uint16</a> <a id="443c63" class="tk">deswsize</a>, <a id="443c73" class="tk">int16</a> <a id="443c79" class="tk">deswstep</a>)</td></tr>
<tr name="444" id="444">
<td><a id="l444" class='ln'>444</a></td><td><span class="br">{</span></td></tr>
<tr name="445" id="445">
<td><a id="l445" class='ln'>445</a></td><td>	<a id="445c2" class="tk">EALLOW</a>;</td></tr>
<tr name="446" id="446">
<td><a id="l446" class='ln'>446</a></td><td>	</td></tr>
<tr name="447" id="447">
<td><a id="l447" class='ln'>447</a></td><td></td></tr>
<tr name="448" id="448">
<td><a id="l448" class='ln'>448</a></td><td>		<span class="ct">// Set up WRAP registers:</span></td></tr>
<tr name="449" id="449">
<td><a id="l449" class='ln'>449</a></td><td>	<a id="449c2" class="tk">DmaRegs</a>.<a id="449c10" class="tk">CH5</a>.<a id="449c14" class="tk">SRC_WRAP_SIZE</a> = <a id="449c30" class="tk">srcwsize</a>;				<span class="ct">// Wrap source address after N bursts</span></td></tr>
<tr name="450" id="450">
<td><a id="l450" class='ln'>450</a></td><td>    <a id="450c5" class="tk">DmaRegs</a>.<a id="450c13" class="tk">CH5</a>.<a id="450c17" class="tk">SRC_WRAP_STEP</a> = <a id="450c33" class="tk">srcwstep</a>;			    <span class="ct">// Step for source wrap</span></td></tr>
<tr name="451" id="451">
<td><a id="l451" class='ln'>451</a></td><td></td></tr>
<tr name="452" id="452">
<td><a id="l452" class='ln'>452</a></td><td>	<a id="452c2" class="tk">DmaRegs</a>.<a id="452c10" class="tk">CH5</a>.<a id="452c14" class="tk">DST_WRAP_SIZE</a> = <a id="452c30" class="tk">deswsize</a>;				<span class="ct">// Wrap destination address after N bursts</span></td></tr>
<tr name="453" id="453">
<td><a id="l453" class='ln'>453</a></td><td>	<a id="453c2" class="tk">DmaRegs</a>.<a id="453c10" class="tk">CH5</a>.<a id="453c14" class="tk">DST_WRAP_STEP</a> = <a id="453c30" class="tk">deswstep</a>;				<span class="ct">// Step for destination wrap</span></td></tr>
<tr name="454" id="454">
<td><a id="l454" class='ln'>454</a></td><td>	</td></tr>
<tr name="455" id="455">
<td><a id="l455" class='ln'>455</a></td><td>	<a id="455c2" class="tk">EDIS</a>;</td></tr>
<tr name="456" id="456">
<td><a id="l456" class='ln'>456</a></td><td><span class="br">}</span></td></tr>
<tr name="457" id="457">
<td><a id="l457" class='ln'>457</a></td><td></td></tr>
<tr name="458" id="458">
<td><a id="l458" class='ln'>458</a></td><td></td></tr>
<tr name="459" id="459">
<td><a id="l459" class='ln'>459</a></td><td><span class="kw">void</span> <a id="459c6" class="tk">DMACH5ModeConfig</a>(<a id="459c23" class="tk">Uint16</a> <a id="459c30" class="tk">persel</a>, <a id="459c38" class="tk">Uint16</a> <a id="459c45" class="tk">perinte</a>, <a id="459c54" class="tk">Uint16</a> <a id="459c61" class="tk">oneshot</a>, <a id="459c70" class="tk">Uint16</a> <a id="459c77" class="tk">cont</a>, <a id="459c83" class="tk">Uint16</a> <a id="459c90" class="tk">synce</a>, <a id="459c97" class="tk">Uint16</a> <a id="459c104" class="tk">syncsel</a>, <a id="459c113" class="tk">Uint16</a> <a id="459c120" class="tk">ovrinte</a>, <a id="459c129" class="tk">Uint16</a> <a id="459c136" class="tk">datasize</a>, <a id="459c146" class="tk">Uint16</a> <a id="459c153" class="tk">chintmode</a>, <a id="459c164" class="tk">Uint16</a> <a id="459c171" class="tk">chinte</a>)</td></tr>
<tr name="460" id="460">
<td><a id="l460" class='ln'>460</a></td><td><span class="br">{</span></td></tr>
<tr name="461" id="461">
<td><a id="l461" class='ln'>461</a></td><td>	<a id="461c2" class="tk">EALLOW</a>;</td></tr>
<tr name="462" id="462">
<td><a id="l462" class='ln'>462</a></td><td>	</td></tr>
<tr name="463" id="463">
<td><a id="l463" class='ln'>463</a></td><td>		<span class="ct">// Set up MODE Register:</span></td></tr>
<tr name="464" id="464">
<td><a id="l464" class='ln'>464</a></td><td>	<a id="464c2" class="tk">DmaRegs</a>.<a id="464c10" class="tk">CH5</a>.<a id="464c14" class="tk">MODE</a>.<a id="464c19" class="tk">bit</a>.<a id="464c23" class="tk">PERINTSEL</a> = <a id="464c35" class="tk">persel</a>;	    <span class="ct">// Passed DMA channel as peripheral interrupt source</span></td></tr>
<tr name="465" id="465">
<td><a id="l465" class='ln'>465</a></td><td>	<a id="465c2" class="tk">DmaRegs</a>.<a id="465c10" class="tk">CH5</a>.<a id="465c14" class="tk">MODE</a>.<a id="465c19" class="tk">bit</a>.<a id="465c23" class="tk">PERINTE</a> = <a id="465c33" class="tk">perinte</a>;       	<span class="ct">// Peripheral interrupt enable</span></td></tr>
<tr name="466" id="466">
<td><a id="l466" class='ln'>466</a></td><td>	<a id="466c2" class="tk">DmaRegs</a>.<a id="466c10" class="tk">CH5</a>.<a id="466c14" class="tk">MODE</a>.<a id="466c19" class="tk">bit</a>.<a id="466c23" class="tk">ONESHOT</a> = <a id="466c33" class="tk">oneshot</a>;       	<span class="ct">// Oneshot enable</span></td></tr>
<tr name="467" id="467">
<td><a id="l467" class='ln'>467</a></td><td>	<a id="467c2" class="tk">DmaRegs</a>.<a id="467c10" class="tk">CH5</a>.<a id="467c14" class="tk">MODE</a>.<a id="467c19" class="tk">bit</a>.<a id="467c23" class="tk">CONTINUOUS</a> = <a id="467c36" class="tk">cont</a>;    		<span class="ct">// Continous enable</span></td></tr>
<tr name="468" id="468">
<td><a id="l468" class='ln'>468</a></td><td>	<a id="468c2" class="tk">DmaRegs</a>.<a id="468c10" class="tk">CH5</a>.<a id="468c14" class="tk">MODE</a>.<a id="468c19" class="tk">bit</a>.<a id="468c23" class="tk">SYNCE</a> = <a id="468c31" class="tk">synce</a>;         	<span class="ct">// Peripheral sync enable/disable</span></td></tr>
<tr name="469" id="469">
<td><a id="l469" class='ln'>469</a></td><td>	<a id="469c2" class="tk">DmaRegs</a>.<a id="469c10" class="tk">CH5</a>.<a id="469c14" class="tk">MODE</a>.<a id="469c19" class="tk">bit</a>.<a id="469c23" class="tk">SYNCSEL</a> = <a id="469c33" class="tk">syncsel</a>;       	<span class="ct">// Sync effects source or destination</span></td></tr>
<tr name="470" id="470">
<td><a id="l470" class='ln'>470</a></td><td>	<a id="470c2" class="tk">DmaRegs</a>.<a id="470c10" class="tk">CH5</a>.<a id="470c14" class="tk">MODE</a>.<a id="470c19" class="tk">bit</a>.<a id="470c23" class="tk">OVRINTE</a> = <a id="470c33" class="tk">ovrinte</a>;         <span class="ct">// Enable/disable the overflow interrupt</span></td></tr>
<tr name="471" id="471">
<td><a id="l471" class='ln'>471</a></td><td>	<a id="471c2" class="tk">DmaRegs</a>.<a id="471c10" class="tk">CH5</a>.<a id="471c14" class="tk">MODE</a>.<a id="471c19" class="tk">bit</a>.<a id="471c23" class="tk">DATASIZE</a> = <a id="471c34" class="tk">datasize</a>;      	<span class="ct">// 16-bit/32-bit data size transfers</span></td></tr>
<tr name="472" id="472">
<td><a id="l472" class='ln'>472</a></td><td>	<a id="472c2" class="tk">DmaRegs</a>.<a id="472c10" class="tk">CH5</a>.<a id="472c14" class="tk">MODE</a>.<a id="472c19" class="tk">bit</a>.<a id="472c23" class="tk">CHINTMODE</a> = <a id="472c35" class="tk">chintmode</a>;		<span class="ct">// Generate interrupt to CPU at beginning/end of transfer</span></td></tr>
<tr name="473" id="473">
<td><a id="l473" class='ln'>473</a></td><td>	<a id="473c2" class="tk">DmaRegs</a>.<a id="473c10" class="tk">CH5</a>.<a id="473c14" class="tk">MODE</a>.<a id="473c19" class="tk">bit</a>.<a id="473c23" class="tk">CHINTE</a> = <a id="473c32" class="tk">chinte</a>;        	<span class="ct">// Channel Interrupt to CPU enable</span></td></tr>
<tr name="474" id="474">
<td><a id="l474" class='ln'>474</a></td><td></td></tr>
<tr name="475" id="475">
<td><a id="l475" class='ln'>475</a></td><td>	<span class="ct">// Clear any spurious flags:</span></td></tr>
<tr name="476" id="476">
<td><a id="l476" class='ln'>476</a></td><td>	<a id="476c2" class="tk">DmaRegs</a>.<a id="476c10" class="tk">CH5</a>.<a id="476c14" class="tk">CONTROL</a>.<a id="476c22" class="tk">bit</a>.<a id="476c26" class="tk">PERINTCLR</a> = 1;  		<span class="ct">// Clear any spurious interrupt flags</span></td></tr>
<tr name="477" id="477">
<td><a id="l477" class='ln'>477</a></td><td>	<a id="477c2" class="tk">DmaRegs</a>.<a id="477c10" class="tk">CH5</a>.<a id="477c14" class="tk">CONTROL</a>.<a id="477c22" class="tk">bit</a>.<a id="477c26" class="tk">SYNCCLR</a> = 1;    		<span class="ct">// Clear any spurious sync flags</span></td></tr>
<tr name="478" id="478">
<td><a id="l478" class='ln'>478</a></td><td>	<a id="478c2" class="tk">DmaRegs</a>.<a id="478c10" class="tk">CH5</a>.<a id="478c14" class="tk">CONTROL</a>.<a id="478c22" class="tk">bit</a>.<a id="478c26" class="tk">ERRCLR</a> = 1; 	     	<span class="ct">// Clear any spurious sync error flags</span></td></tr>
<tr name="479" id="479">
<td><a id="l479" class='ln'>479</a></td><td></td></tr>
<tr name="480" id="480">
<td><a id="l480" class='ln'>480</a></td><td>	<span class="ct">// Initialize PIE vector for CPU interrupt:</span></td></tr>
<tr name="481" id="481">
<td><a id="l481" class='ln'>481</a></td><td>	<a id="481c2" class="tk">PieCtrlRegs</a>.<a id="481c14" class="tk">PIEIER7</a>.<a id="481c22" class="tk">bit</a>.<a id="481c26" class="tk">INTx5</a> = 1;              <span class="ct">// Enable DMA CH5 interrupt in PIE</span></td></tr>
<tr name="482" id="482">
<td><a id="l482" class='ln'>482</a></td><td></td></tr>
<tr name="483" id="483">
<td><a id="l483" class='ln'>483</a></td><td>	<a id="483c2" class="tk">EDIS</a>;</td></tr>
<tr name="484" id="484">
<td><a id="l484" class='ln'>484</a></td><td><span class="br">}</span></td></tr>
<tr name="485" id="485">
<td><a id="l485" class='ln'>485</a></td><td></td></tr>
<tr name="486" id="486">
<td><a id="l486" class='ln'>486</a></td><td><span class="ct">// This function starts DMA Channel 5. 	</span></td></tr>
<tr name="487" id="487">
<td><a id="l487" class='ln'>487</a></td><td><span class="kw">void</span> <a id="487c6" class="tk">StartDMACH5</a>(<span class="kw">void</span>)</td></tr>
<tr name="488" id="488">
<td><a id="l488" class='ln'>488</a></td><td><span class="br">{</span></td></tr>
<tr name="489" id="489">
<td><a id="l489" class='ln'>489</a></td><td>	<a id="489c2" class="tk">EALLOW</a>;</td></tr>
<tr name="490" id="490">
<td><a id="l490" class='ln'>490</a></td><td>	<a id="490c2" class="tk">DmaRegs</a>.<a id="490c10" class="tk">CH5</a>.<a id="490c14" class="tk">CONTROL</a>.<a id="490c22" class="tk">bit</a>.<a id="490c26" class="tk">RUN</a> = 1;</td></tr>
<tr name="491" id="491">
<td><a id="l491" class='ln'>491</a></td><td>	<a id="491c2" class="tk">EDIS</a>;</td></tr>
<tr name="492" id="492">
<td><a id="l492" class='ln'>492</a></td><td><span class="br">}</span></td></tr>
<tr name="493" id="493">
<td><a id="l493" class='ln'>493</a></td><td></td></tr>
<tr name="494" id="494">
<td><a id="l494" class='ln'>494</a></td><td></td></tr>
<tr name="495" id="495">
<td><a id="l495" class='ln'>495</a></td><td></td></tr>
<tr name="496" id="496">
<td><a id="l496" class='ln'>496</a></td><td><span class="kw">void</span> <a id="496c6" class="tk">DMACH6AddrConfig</a>(<span class="kw">volatile</span> <a id="496c32" class="tk">Uint16</a> <a id="496c39" class="tk">*</a><a id="496c40" class="tk">DMA_Dest</a>,<span class="kw">volatile</span> <a id="496c58" class="tk">Uint16</a> <a id="496c65" class="tk">*</a><a id="496c66" class="tk">DMA_Source</a>)</td></tr>
<tr name="497" id="497">
<td><a id="l497" class='ln'>497</a></td><td><span class="br">{</span></td></tr>
<tr name="498" id="498">
<td><a id="l498" class='ln'>498</a></td><td>	<a id="498c2" class="tk">EALLOW</a>;</td></tr>
<tr name="499" id="499">
<td><a id="l499" class='ln'>499</a></td><td>	</td></tr>
<tr name="500" id="500">
<td><a id="l500" class='ln'>500</a></td><td>	<span class="ct">// Set up SOURCE address:</span></td></tr>
<tr name="501" id="501">
<td><a id="l501" class='ln'>501</a></td><td>	<a id="501c2" class="tk">DmaRegs</a>.<a id="501c10" class="tk">CH6</a>.<a id="501c14" class="tk">SRC_BEG_ADDR_SHADOW</a> = (<a id="501c37" class="tk">Uint32</a>)<a id="501c44" class="tk">DMA_Source</a>;	<span class="ct">// Point to beginning of source buffer</span></td></tr>
<tr name="502" id="502">
<td><a id="l502" class='ln'>502</a></td><td>	<a id="502c2" class="tk">DmaRegs</a>.<a id="502c10" class="tk">CH6</a>.<a id="502c14" class="tk">SRC_ADDR_SHADOW</a> =     (<a id="502c37" class="tk">Uint32</a>)<a id="502c44" class="tk">DMA_Source</a>;</td></tr>
<tr name="503" id="503">
<td><a id="l503" class='ln'>503</a></td><td></td></tr>
<tr name="504" id="504">
<td><a id="l504" class='ln'>504</a></td><td>	<span class="ct">// Set up DESTINATION address:</span></td></tr>
<tr name="505" id="505">
<td><a id="l505" class='ln'>505</a></td><td>	<a id="505c2" class="tk">DmaRegs</a>.<a id="505c10" class="tk">CH6</a>.<a id="505c14" class="tk">DST_BEG_ADDR_SHADOW</a> = (<a id="505c37" class="tk">Uint32</a>)<a id="505c44" class="tk">DMA_Dest</a>;	    <span class="ct">// Point to beginning of destination buffer</span></td></tr>
<tr name="506" id="506">
<td><a id="l506" class='ln'>506</a></td><td>	<a id="506c2" class="tk">DmaRegs</a>.<a id="506c10" class="tk">CH6</a>.<a id="506c14" class="tk">DST_ADDR_SHADOW</a> =     (<a id="506c37" class="tk">Uint32</a>)<a id="506c44" class="tk">DMA_Dest</a>;</td></tr>
<tr name="507" id="507">
<td><a id="l507" class='ln'>507</a></td><td></td></tr>
<tr name="508" id="508">
<td><a id="l508" class='ln'>508</a></td><td>	</td></tr>
<tr name="509" id="509">
<td><a id="l509" class='ln'>509</a></td><td>	<a id="509c2" class="tk">EDIS</a>;</td></tr>
<tr name="510" id="510">
<td><a id="l510" class='ln'>510</a></td><td><span class="br">}</span></td></tr>
<tr name="511" id="511">
<td><a id="l511" class='ln'>511</a></td><td></td></tr>
<tr name="512" id="512">
<td><a id="l512" class='ln'>512</a></td><td><span class="kw">void</span> <a id="512c6" class="tk">DMACH6BurstConfig</a>(<a id="512c24" class="tk">Uint16</a> <a id="512c31" class="tk">bsize</a>,<a id="512c37" class="tk">Uint16</a> <a id="512c44" class="tk">srcbstep</a>, <a id="512c54" class="tk">int16</a> <a id="512c60" class="tk">desbstep</a>)</td></tr>
<tr name="513" id="513">
<td><a id="l513" class='ln'>513</a></td><td><span class="br">{</span></td></tr>
<tr name="514" id="514">
<td><a id="l514" class='ln'>514</a></td><td>	<a id="514c2" class="tk">EALLOW</a>;</td></tr>
<tr name="515" id="515">
<td><a id="l515" class='ln'>515</a></td><td></td></tr>
<tr name="516" id="516">
<td><a id="l516" class='ln'>516</a></td><td>	<span class="ct">// Set up BURST registers:</span></td></tr>
<tr name="517" id="517">
<td><a id="l517" class='ln'>517</a></td><td>	<a id="517c2" class="tk">DmaRegs</a>.<a id="517c10" class="tk">CH6</a>.<a id="517c14" class="tk">BURST_SIZE</a>.<a id="517c25" class="tk">all</a> = <a id="517c31" class="tk">bsize</a>;	                <span class="ct">// Number of words(X-1) x-ferred in a burst</span></td></tr>
<tr name="518" id="518">
<td><a id="l518" class='ln'>518</a></td><td>	<a id="518c2" class="tk">DmaRegs</a>.<a id="518c10" class="tk">CH6</a>.<a id="518c14" class="tk">SRC_BURST_STEP</a> = <a id="518c31" class="tk">srcbstep</a>;				    <span class="ct">// Increment source addr between each word x-ferred</span></td></tr>
<tr name="519" id="519">
<td><a id="l519" class='ln'>519</a></td><td>	<a id="519c2" class="tk">DmaRegs</a>.<a id="519c10" class="tk">CH6</a>.<a id="519c14" class="tk">DST_BURST_STEP</a> = <a id="519c31" class="tk">desbstep</a>;                <span class="ct">// Increment dest addr between each word x-ferred</span></td></tr>
<tr name="520" id="520">
<td><a id="l520" class='ln'>520</a></td><td></td></tr>
<tr name="521" id="521">
<td><a id="l521" class='ln'>521</a></td><td></td></tr>
<tr name="522" id="522">
<td><a id="l522" class='ln'>522</a></td><td>	<a id="522c2" class="tk">EDIS</a>;</td></tr>
<tr name="523" id="523">
<td><a id="l523" class='ln'>523</a></td><td><span class="br">}</span></td></tr>
<tr name="524" id="524">
<td><a id="l524" class='ln'>524</a></td><td></td></tr>
<tr name="525" id="525">
<td><a id="l525" class='ln'>525</a></td><td><span class="kw">void</span> <a id="525c6" class="tk">DMACH6TransferConfig</a>(<a id="525c27" class="tk">Uint16</a> <a id="525c34" class="tk">tsize</a>, <a id="525c41" class="tk">int16</a> <a id="525c47" class="tk">srctstep</a>, <a id="525c57" class="tk">int16</a> <a id="525c63" class="tk">deststep</a>)</td></tr>
<tr name="526" id="526">
<td><a id="l526" class='ln'>526</a></td><td><span class="br">{</span></td></tr>
<tr name="527" id="527">
<td><a id="l527" class='ln'>527</a></td><td>	<a id="527c2" class="tk">EALLOW</a>;</td></tr>
<tr name="528" id="528">
<td><a id="l528" class='ln'>528</a></td><td></td></tr>
<tr name="529" id="529">
<td><a id="l529" class='ln'>529</a></td><td>	<span class="ct">// Set up TRANSFER registers:</span></td></tr>
<tr name="530" id="530">
<td><a id="l530" class='ln'>530</a></td><td>	<a id="530c2" class="tk">DmaRegs</a>.<a id="530c10" class="tk">CH6</a>.<a id="530c14" class="tk">TRANSFER_SIZE</a> = <a id="530c30" class="tk">tsize</a>;                  <span class="ct">// Number of bursts per transfer, DMA interrupt will occur after completed transfer</span></td></tr>
<tr name="531" id="531">
<td><a id="l531" class='ln'>531</a></td><td>	<a id="531c2" class="tk">DmaRegs</a>.<a id="531c10" class="tk">CH6</a>.<a id="531c14" class="tk">SRC_TRANSFER_STEP</a> = <a id="531c34" class="tk">srctstep</a>;			<span class="ct">// TRANSFER_STEP is ignored when WRAP occurs</span></td></tr>
<tr name="532" id="532">
<td><a id="l532" class='ln'>532</a></td><td>	<a id="532c2" class="tk">DmaRegs</a>.<a id="532c10" class="tk">CH6</a>.<a id="532c14" class="tk">DST_TRANSFER_STEP</a> = <a id="532c34" class="tk">deststep</a>;			<span class="ct">// TRANSFER_STEP is ignored when WRAP occurs</span></td></tr>
<tr name="533" id="533">
<td><a id="l533" class='ln'>533</a></td><td>	</td></tr>
<tr name="534" id="534">
<td><a id="l534" class='ln'>534</a></td><td>	<a id="534c2" class="tk">EDIS</a>;</td></tr>
<tr name="535" id="535">
<td><a id="l535" class='ln'>535</a></td><td><span class="br">}</span></td></tr>
<tr name="536" id="536">
<td><a id="l536" class='ln'>536</a></td><td></td></tr>
<tr name="537" id="537">
<td><a id="l537" class='ln'>537</a></td><td><span class="kw">void</span> <a id="537c6" class="tk">DMACH6WrapConfig</a>(<a id="537c23" class="tk">Uint16</a> <a id="537c30" class="tk">srcwsize</a>, <a id="537c40" class="tk">int16</a> <a id="537c46" class="tk">srcwstep</a>, <a id="537c56" class="tk">Uint16</a> <a id="537c63" class="tk">deswsize</a>, <a id="537c73" class="tk">int16</a> <a id="537c79" class="tk">deswstep</a>)</td></tr>
<tr name="538" id="538">
<td><a id="l538" class='ln'>538</a></td><td><span class="br">{</span></td></tr>
<tr name="539" id="539">
<td><a id="l539" class='ln'>539</a></td><td>	<a id="539c2" class="tk">EALLOW</a>;</td></tr>
<tr name="540" id="540">
<td><a id="l540" class='ln'>540</a></td><td></td></tr>
<tr name="541" id="541">
<td><a id="l541" class='ln'>541</a></td><td>		<span class="ct">// Set up WRAP registers:</span></td></tr>
<tr name="542" id="542">
<td><a id="l542" class='ln'>542</a></td><td>	<a id="542c2" class="tk">DmaRegs</a>.<a id="542c10" class="tk">CH6</a>.<a id="542c14" class="tk">SRC_WRAP_SIZE</a> = <a id="542c30" class="tk">srcwsize</a>;				<span class="ct">// Wrap source address after N bursts</span></td></tr>
<tr name="543" id="543">
<td><a id="l543" class='ln'>543</a></td><td>    <a id="543c5" class="tk">DmaRegs</a>.<a id="543c13" class="tk">CH6</a>.<a id="543c17" class="tk">SRC_WRAP_STEP</a> = <a id="543c33" class="tk">srcwstep</a>;			    <span class="ct">// Step for source wrap</span></td></tr>
<tr name="544" id="544">
<td><a id="l544" class='ln'>544</a></td><td></td></tr>
<tr name="545" id="545">
<td><a id="l545" class='ln'>545</a></td><td>	<a id="545c2" class="tk">DmaRegs</a>.<a id="545c10" class="tk">CH6</a>.<a id="545c14" class="tk">DST_WRAP_SIZE</a> = <a id="545c30" class="tk">deswsize</a>;				<span class="ct">// Wrap destination address after N bursts</span></td></tr>
<tr name="546" id="546">
<td><a id="l546" class='ln'>546</a></td><td>	<a id="546c2" class="tk">DmaRegs</a>.<a id="546c10" class="tk">CH6</a>.<a id="546c14" class="tk">DST_WRAP_STEP</a> = <a id="546c30" class="tk">deswstep</a>;				<span class="ct">// Step for destination wrap</span></td></tr>
<tr name="547" id="547">
<td><a id="l547" class='ln'>547</a></td><td>	</td></tr>
<tr name="548" id="548">
<td><a id="l548" class='ln'>548</a></td><td>	<a id="548c2" class="tk">EDIS</a>;</td></tr>
<tr name="549" id="549">
<td><a id="l549" class='ln'>549</a></td><td><span class="br">}</span></td></tr>
<tr name="550" id="550">
<td><a id="l550" class='ln'>550</a></td><td></td></tr>
<tr name="551" id="551">
<td><a id="l551" class='ln'>551</a></td><td></td></tr>
<tr name="552" id="552">
<td><a id="l552" class='ln'>552</a></td><td><span class="kw">void</span> <a id="552c6" class="tk">DMACH6ModeConfig</a>(<a id="552c23" class="tk">Uint16</a> <a id="552c30" class="tk">persel</a>, <a id="552c38" class="tk">Uint16</a> <a id="552c45" class="tk">perinte</a>, <a id="552c54" class="tk">Uint16</a> <a id="552c61" class="tk">oneshot</a>, <a id="552c70" class="tk">Uint16</a> <a id="552c77" class="tk">cont</a>, <a id="552c83" class="tk">Uint16</a> <a id="552c90" class="tk">synce</a>, <a id="552c97" class="tk">Uint16</a> <a id="552c104" class="tk">syncsel</a>, <a id="552c113" class="tk">Uint16</a> <a id="552c120" class="tk">ovrinte</a>, <a id="552c129" class="tk">Uint16</a> <a id="552c136" class="tk">datasize</a>, <a id="552c146" class="tk">Uint16</a> <a id="552c153" class="tk">chintmode</a>, <a id="552c164" class="tk">Uint16</a> <a id="552c171" class="tk">chinte</a>)</td></tr>
<tr name="553" id="553">
<td><a id="l553" class='ln'>553</a></td><td><span class="br">{</span></td></tr>
<tr name="554" id="554">
<td><a id="l554" class='ln'>554</a></td><td>	<a id="554c2" class="tk">EALLOW</a>;</td></tr>
<tr name="555" id="555">
<td><a id="l555" class='ln'>555</a></td><td></td></tr>
<tr name="556" id="556">
<td><a id="l556" class='ln'>556</a></td><td>		<span class="ct">// Set up MODE Register:</span></td></tr>
<tr name="557" id="557">
<td><a id="l557" class='ln'>557</a></td><td>	<a id="557c2" class="tk">DmaRegs</a>.<a id="557c10" class="tk">CH6</a>.<a id="557c14" class="tk">MODE</a>.<a id="557c19" class="tk">bit</a>.<a id="557c23" class="tk">PERINTSEL</a> = <a id="557c35" class="tk">persel</a>;	    <span class="ct">// Passed DMA channel as peripheral interrupt source</span></td></tr>
<tr name="558" id="558">
<td><a id="l558" class='ln'>558</a></td><td>	<a id="558c2" class="tk">DmaRegs</a>.<a id="558c10" class="tk">CH6</a>.<a id="558c14" class="tk">MODE</a>.<a id="558c19" class="tk">bit</a>.<a id="558c23" class="tk">PERINTE</a> = <a id="558c33" class="tk">perinte</a>;       	<span class="ct">// Peripheral interrupt enable</span></td></tr>
<tr name="559" id="559">
<td><a id="l559" class='ln'>559</a></td><td>	<a id="559c2" class="tk">DmaRegs</a>.<a id="559c10" class="tk">CH6</a>.<a id="559c14" class="tk">MODE</a>.<a id="559c19" class="tk">bit</a>.<a id="559c23" class="tk">ONESHOT</a> = <a id="559c33" class="tk">oneshot</a>;       	<span class="ct">// Oneshot enable</span></td></tr>
<tr name="560" id="560">
<td><a id="l560" class='ln'>560</a></td><td>	<a id="560c2" class="tk">DmaRegs</a>.<a id="560c10" class="tk">CH6</a>.<a id="560c14" class="tk">MODE</a>.<a id="560c19" class="tk">bit</a>.<a id="560c23" class="tk">CONTINUOUS</a> = <a id="560c36" class="tk">cont</a>;    		<span class="ct">// Continous enable</span></td></tr>
<tr name="561" id="561">
<td><a id="l561" class='ln'>561</a></td><td>	<a id="561c2" class="tk">DmaRegs</a>.<a id="561c10" class="tk">CH6</a>.<a id="561c14" class="tk">MODE</a>.<a id="561c19" class="tk">bit</a>.<a id="561c23" class="tk">SYNCE</a> = <a id="561c31" class="tk">synce</a>;         	<span class="ct">// Peripheral sync enable/disable</span></td></tr>
<tr name="562" id="562">
<td><a id="l562" class='ln'>562</a></td><td>	<a id="562c2" class="tk">DmaRegs</a>.<a id="562c10" class="tk">CH6</a>.<a id="562c14" class="tk">MODE</a>.<a id="562c19" class="tk">bit</a>.<a id="562c23" class="tk">SYNCSEL</a> = <a id="562c33" class="tk">syncsel</a>;       	<span class="ct">// Sync effects source or destination</span></td></tr>
<tr name="563" id="563">
<td><a id="l563" class='ln'>563</a></td><td>	<a id="563c2" class="tk">DmaRegs</a>.<a id="563c10" class="tk">CH6</a>.<a id="563c14" class="tk">MODE</a>.<a id="563c19" class="tk">bit</a>.<a id="563c23" class="tk">OVRINTE</a> = <a id="563c33" class="tk">ovrinte</a>;         <span class="ct">// Enable/disable the overflow interrupt</span></td></tr>
<tr name="564" id="564">
<td><a id="l564" class='ln'>564</a></td><td>	<a id="564c2" class="tk">DmaRegs</a>.<a id="564c10" class="tk">CH6</a>.<a id="564c14" class="tk">MODE</a>.<a id="564c19" class="tk">bit</a>.<a id="564c23" class="tk">DATASIZE</a> = <a id="564c34" class="tk">datasize</a>;      	<span class="ct">// 16-bit/32-bit data size transfers</span></td></tr>
<tr name="565" id="565">
<td><a id="l565" class='ln'>565</a></td><td>	<a id="565c2" class="tk">DmaRegs</a>.<a id="565c10" class="tk">CH6</a>.<a id="565c14" class="tk">MODE</a>.<a id="565c19" class="tk">bit</a>.<a id="565c23" class="tk">CHINTMODE</a> = <a id="565c35" class="tk">chintmode</a>;		<span class="ct">// Generate interrupt to CPU at beginning/end of transfer</span></td></tr>
<tr name="566" id="566">
<td><a id="l566" class='ln'>566</a></td><td>	<a id="566c2" class="tk">DmaRegs</a>.<a id="566c10" class="tk">CH6</a>.<a id="566c14" class="tk">MODE</a>.<a id="566c19" class="tk">bit</a>.<a id="566c23" class="tk">CHINTE</a> = <a id="566c32" class="tk">chinte</a>;        	<span class="ct">// Channel Interrupt to CPU enable</span></td></tr>
<tr name="567" id="567">
<td><a id="l567" class='ln'>567</a></td><td></td></tr>
<tr name="568" id="568">
<td><a id="l568" class='ln'>568</a></td><td>	<span class="ct">// Clear any spurious flags:</span></td></tr>
<tr name="569" id="569">
<td><a id="l569" class='ln'>569</a></td><td>	<a id="569c2" class="tk">DmaRegs</a>.<a id="569c10" class="tk">CH6</a>.<a id="569c14" class="tk">CONTROL</a>.<a id="569c22" class="tk">bit</a>.<a id="569c26" class="tk">PERINTCLR</a> = 1;  		<span class="ct">// Clear any spurious interrupt flags</span></td></tr>
<tr name="570" id="570">
<td><a id="l570" class='ln'>570</a></td><td>	<a id="570c2" class="tk">DmaRegs</a>.<a id="570c10" class="tk">CH6</a>.<a id="570c14" class="tk">CONTROL</a>.<a id="570c22" class="tk">bit</a>.<a id="570c26" class="tk">SYNCCLR</a> = 1;    		<span class="ct">// Clear any spurious sync flags</span></td></tr>
<tr name="571" id="571">
<td><a id="l571" class='ln'>571</a></td><td>	<a id="571c2" class="tk">DmaRegs</a>.<a id="571c10" class="tk">CH6</a>.<a id="571c14" class="tk">CONTROL</a>.<a id="571c22" class="tk">bit</a>.<a id="571c26" class="tk">ERRCLR</a> = 1; 	     	<span class="ct">// Clear any spurious sync error flags</span></td></tr>
<tr name="572" id="572">
<td><a id="l572" class='ln'>572</a></td><td></td></tr>
<tr name="573" id="573">
<td><a id="l573" class='ln'>573</a></td><td>	<span class="ct">// Initialize PIE vector for CPU interrupt:</span></td></tr>
<tr name="574" id="574">
<td><a id="l574" class='ln'>574</a></td><td>	<a id="574c2" class="tk">PieCtrlRegs</a>.<a id="574c14" class="tk">PIEIER7</a>.<a id="574c22" class="tk">bit</a>.<a id="574c26" class="tk">INTx6</a> = 1;              <span class="ct">// Enable DMA CH6 interrupt in PIE</span></td></tr>
<tr name="575" id="575">
<td><a id="l575" class='ln'>575</a></td><td></td></tr>
<tr name="576" id="576">
<td><a id="l576" class='ln'>576</a></td><td>	<a id="576c2" class="tk">EDIS</a>;</td></tr>
<tr name="577" id="577">
<td><a id="l577" class='ln'>577</a></td><td><span class="br">}</span></td></tr>
<tr name="578" id="578">
<td><a id="l578" class='ln'>578</a></td><td></td></tr>
<tr name="579" id="579">
<td><a id="l579" class='ln'>579</a></td><td><span class="ct">// This function starts DMA Channel 6. 	</span></td></tr>
<tr name="580" id="580">
<td><a id="l580" class='ln'>580</a></td><td><span class="kw">void</span> <a id="580c6" class="tk">StartDMACH6</a>(<span class="kw">void</span>)</td></tr>
<tr name="581" id="581">
<td><a id="l581" class='ln'>581</a></td><td><span class="br">{</span></td></tr>
<tr name="582" id="582">
<td><a id="l582" class='ln'>582</a></td><td>	<a id="582c2" class="tk">EALLOW</a>;</td></tr>
<tr name="583" id="583">
<td><a id="l583" class='ln'>583</a></td><td>	<a id="583c2" class="tk">DmaRegs</a>.<a id="583c10" class="tk">CH6</a>.<a id="583c14" class="tk">CONTROL</a>.<a id="583c22" class="tk">bit</a>.<a id="583c26" class="tk">RUN</a> = 1;</td></tr>
<tr name="584" id="584">
<td><a id="l584" class='ln'>584</a></td><td>	<a id="584c2" class="tk">EDIS</a>;</td></tr>
<tr name="585" id="585">
<td><a id="l585" class='ln'>585</a></td><td><span class="br">}</span></td></tr>
<tr name="586" id="586">
<td><a id="l586" class='ln'>586</a></td><td></td></tr>
<tr name="587" id="587">
<td><a id="l587" class='ln'>587</a></td><td><span class="ct">//===========================================================================</span></td></tr>
<tr name="588" id="588">
<td><a id="l588" class='ln'>588</a></td><td><span class="ct">// No more.</span></td></tr>
<tr name="589" id="589">
<td><a id="l589" class='ln'>589</a></td><td><span class="ct">//===========================================================================</span></td></tr>
<tr name="590" id="590">
<td><a id="l590" class='ln'>590</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
