<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-1930</identifier><datestamp>2011-12-15T09:11:13Z</datestamp><dc:title>Optimization of sub 100 nm gamma-gate Si-MOSFETs for RF applications</dc:title><dc:creator>GUPTA, M</dc:creator><dc:creator>VIDYA, V</dc:creator><dc:creator>RAO, VR</dc:creator><dc:creator>TO, KH</dc:creator><dc:creator>WOO, JCS</dc:creator><dc:description>This paper presents characterization and simulation studies on the RF performance of the Gamma (Gamma) gate MOSFETs. The Gamma-gate MOSFET offers the advantage of reduced gate resistance, a critical parameter in high frequency circuits. The aim of this study is to identify the optimum Gamma-gate extension length from the gate and drain resistance point of view in aggressively scaled CMOS.</dc:description><dc:publisher>SPIE-INT SOC OPTICAL ENGINEERING</dc:publisher><dc:date>2011-10-23T22:30:54Z</dc:date><dc:date>2011-12-15T09:11:13Z</dc:date><dc:date>2011-10-23T22:30:54Z</dc:date><dc:date>2011-12-15T09:11:13Z</dc:date><dc:date>2002</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOL 1 &amp; 2,4746,652-656</dc:identifier><dc:identifier>0-8194-4500-2</dc:identifier><dc:identifier>0277-786X</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15254</dc:identifier><dc:identifier>http://hdl.handle.net/100/1930</dc:identifier><dc:source>11th International Workshop on the Physics of Semiconductor Devices,New Delhi, INDIA,DEC 11-15, 2001</dc:source><dc:language>English</dc:language></oai_dc:dc>