============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:05:23 pm
  Module:                 alu_WIDTH8
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (51 ps) Setup Check with Pin out_q_reg[6]/CK->D
          Group: clock
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[6]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      13                  
       Uncertainty:-     100                  
     Required Time:=     387                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=      51                  

#--------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  state_reg[1]/CK -       -      R     (arrival)        32    -     0     0       0    (-,-) 
  state_reg[1]/Q  -       CK->Q  R     DFFRX1LVT         9 13.5    68    72      72    (-,-) 
  g3251__2346/Y   -       B->Y   F     CLKXOR2X1LVT      1  2.4    13    30     102    (-,-) 
  g3206__7098/CO  -       CI->CO F     ADDFX1LVT         1  2.4    15    31     133    (-,-) 
  g3201__5122/CO  -       CI->CO F     ADDFX1LVT         1  2.4    15    32     165    (-,-) 
  g3197__2802/CO  -       CI->CO F     ADDFX1LVT         1  2.4    15    32     197    (-,-) 
  g3193__3680/CO  -       CI->CO F     ADDFX1LVT         1  2.4    15    32     228    (-,-) 
  g3189__5526/CO  -       CI->CO F     ADDFX1LVT         1  2.4    15    32     260    (-,-) 
  g3185__4319/S   -       CI->S  R     ADDFX1LVT         1  2.2    14    45     305    (-,-) 
  g3184/Y         -       A->Y   F     INVX1LVT          1  2.1    11    10     315    (-,-) 
  g3182__5107/Y   -       A1->Y  R     OAI211X1LVT       1  2.1    35    22     336    (-,-) 
  out_q_reg[6]/D  <<<     -      R     DFFRHQX1LVT       1    -     -     0     336    (-,-) 
#--------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:05:40 pm
  Module:                 alu_WIDTH16
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Setup Check with Pin out_q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     388                  
      Launch Clock:-       0                  
         Data Path:-     386                  
             Slack:=       2                  

#-----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  state_reg[0]/CK                      -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  state_reg[0]/Q                       -       CK->Q  F     DFFRX1LVT         4  6.4    29    47      47    (-,-) 
  g3415/Y                              -       A->Y   R     INVX2LVT          9 14.8    42    27      74    (-,-) 
  sub_103_37_Y_add_102_37_g603/Y       -       A->Y   F     CLKINVX4LVT      13 18.3    28    19      93    (-,-) 
  g2/Y                                 -       A->Y   R     MXI2X1LVT         3  5.0    55    36     129    (-,-) 
  sub_103_37_Y_add_102_37_g519__2802/Y -       A1->Y  F     AOI221X1LVT       2  4.0    54    39     168    (-,-) 
  sub_103_37_Y_add_102_37_g515__5526/Y -       A1->Y  R     OAI21X2LVT        3  5.3    38    28     196    (-,-) 
  sub_103_37_Y_add_102_37_g510__2398/Y -       A2->Y  F     AOI31X2LVT        4  5.9    50    35     231    (-,-) 
  sub_103_37_Y_add_102_37_g508__6417/Y -       B->Y   F     OR2X1LVT          2  3.0    16    28     259    (-,-) 
  sub_103_37_Y_add_102_37_g502__9315/Y -       A1->Y  F     OA21X1LVT         8 11.2    50    46     306    (-,-) 
  sub_103_37_Y_add_102_37_g494__8246/Y -       A2->Y  R     OAI31X1LVT        1  2.3    48    36     342    (-,-) 
  sub_103_37_Y_add_102_37_g490__1617/Y -       B->Y   R     CLKXOR2X1LVT      1  1.9    12    24     366    (-,-) 
  g3285__6131/Y                        -       A1N->Y R     OAI2BB1X1LVT      1  2.1    24    21     386    (-,-) 
  out_q_reg[15]/D                      <<<     -      R     DFFRHQX1LVT       1    -     -     0     386    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:06:00 pm
  Module:                 alu_WIDTH32
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin out_q_reg[27]/CK->D
          Group: clock
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[27]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     388                  
      Launch Clock:-       0                  
         Data Path:-     387                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge     Cell       Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  state_reg[1]/CK                       -       -      R     (arrival)        104    -     0     0       0    (-,-) 
  state_reg[1]/QN                       -       CK->QN F     DFFRX1LVT          3  6.2    28    54      54    (-,-) 
  g2399__6260/Y                         -       B->Y   R     NOR2X4LVT          2  5.0    18    14      68    (-,-) 
  g2360__2398/Y                         -       B->Y   R     CLKAND2X12LVT     32 48.1    26    28      96    (-,-) 
  sub_103_37_Y_add_102_37_g1646__5122/Y -       B->Y   R     CLKXOR2X1LVT       2  3.1    18    25     121    (-,-) 
  sub_103_37_Y_add_102_37_g1637__6260/Y -       B->Y   R     OR2X1LVT           4  6.2    32    26     147    (-,-) 
  sub_103_37_Y_add_102_37_g1523/Y       -       A->Y   F     INVX1LVT           1  1.9    14    12     159    (-,-) 
  sub_103_37_Y_add_102_37_g1477__8246/Y -       B->Y   F     OR4X1LVT           1  2.2    17    44     203    (-,-) 
  sub_103_37_Y_add_102_37_g1437__6783/Y -       A0N->Y F     AOI2BB1X4LVT       4  7.2    16    31     234    (-,-) 
  sub_103_37_Y_add_102_37_g1430__5107/Y -       C->Y   R     NOR3X4LVT          1  3.9    27    15     249    (-,-) 
  sub_103_37_Y_add_102_37_g1427__6417/Y -       B->Y   F     NOR2X4LVT          4  8.0    19    11     260    (-,-) 
  g5837/Y                               -       A2->Y  R     OAI31X4LVT         3  7.2    45    25     284    (-,-) 
  sub_103_37_Y_add_102_37_g1407__3680/Y -       B->Y   F     NAND2X2LVT         2  3.7    24    19     304    (-,-) 
  sub_103_37_Y_add_102_37_g1393__2346/Y -       A1->Y  R     OAI21X2LVT         2  3.6    27    19     323    (-,-) 
  sub_103_37_Y_add_102_37_g1382__8246/Y -       A1->Y  F     AOI21X1LVT         1  2.2    27    21     344    (-,-) 
  sub_103_37_Y_add_102_37_g1377__3680/Y -       B->Y   R     CLKXOR2X1LVT       1  1.9    12    22     367    (-,-) 
  g5582__5122/Y                         -       A1N->Y R     OAI2BB1X1LVT       1  2.1    25    21     387    (-,-) 
  out_q_reg[27]/D                       <<<     -      R     DFFRHQX1LVT        1    -     -     0     387    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

