// Seed: 962816987
`timescale 1ps / 1ps
module module_0 #(
    parameter id_16 = 32'd93
) (
    output id_1,
    input logic id_2,
    inout id_3,
    input id_4,
    input id_5,
    input id_6,
    input logic id_7,
    input logic id_8,
    input logic id_9,
    input logic id_10,
    input id_11,
    input id_12,
    output id_13,
    output id_14,
    input logic id_15,
    output logic _id_16,
    output logic id_17,
    input id_18,
    input id_19,
    output id_20,
    output id_21,
    input id_22,
    input id_23,
    output id_24
);
  type_39 id_25 (
      .id_0 (1'd0),
      .id_1 (id_7),
      .id_2 (1),
      .id_3 (id_16 & id_11),
      .id_4 ({id_1, id_11[(1'b0)]}),
      .id_5 (1),
      .id_6 (id_13[1-""]),
      .id_7 (id_19 - id_7),
      .id_8 (1'h0),
      .id_9 (1),
      .id_10(1),
      .id_11(1),
      .id_12(id_9)
  );
  assign id_23 = id_10[id_16] + id_14;
  type_0 id_26 (
      .id_0 (id_14),
      .id_1 (1),
      .id_2 (1'b0),
      .id_3 (),
      .id_4 (id_15),
      .id_5 (1),
      .id_6 (1),
      .id_7 ({1{id_13 - 1}}),
      .id_8 (1),
      .id_9 (1),
      .id_10(id_12),
      .id_11(1),
      .id_12(id_1),
      .id_13(1),
      .id_14(1 + 1),
      .id_15(""),
      .id_16(1 & id_17 & 1'b0 & id_16),
      .id_17(1),
      .id_18(1),
      .id_19(1 - id_11),
      .id_20(1'h0),
      .id_21(),
      .id_22(1),
      .id_23(1),
      .id_24(1)
  );
  logic id_27 = 1;
  type_40(
      1, 1, 1
  );
  type_2 id_28 (
      1'd0,
      !id_14,
      id_5
  );
  type_41 id_29 (
      .id_0(1),
      .id_1('b0 + 1),
      .id_2(1'b0),
      .id_3(1)
  );
  logic id_30;
  type_43(
      id_1, id_23, id_15
  );
endmodule
