
Tuto_Uart-w-TIM-RTC_001_G071RB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000547c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08005538  08005538  00015538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800560c  0800560c  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800560c  0800560c  0001560c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005614  08005614  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005614  08005614  00015614  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005618  08005618  00015618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800561c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000364  20000078  08005694  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003dc  08005694  000203dc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014839  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029e7  00000000  00000000  000348d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001198  00000000  00000000  000372c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001090  00000000  00000000  00038458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019fd2  00000000  00000000  000394e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000148c3  00000000  00000000  000534ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a7ca9  00000000  00000000  00067d7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010fa26  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043bc  00000000  00000000  0010fa78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000078 	.word	0x20000078
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005520 	.word	0x08005520

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000007c 	.word	0x2000007c
 8000100:	08005520 	.word	0x08005520

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8ba 	bl	80005ec <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8b5 	bl	80005ec <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	469b      	mov	fp, r3
 800048a:	d433      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048c:	465a      	mov	r2, fp
 800048e:	4653      	mov	r3, sl
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83a      	bhi.n	8000516 <__udivmoddi4+0xc2>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e078      	b.n	8000598 <__udivmoddi4+0x144>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e075      	b.n	800059e <__udivmoddi4+0x14a>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e028      	b.n	800051e <__udivmoddi4+0xca>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	2320      	movs	r3, #32
 80004f8:	1a9b      	subs	r3, r3, r2
 80004fa:	4652      	mov	r2, sl
 80004fc:	40da      	lsrs	r2, r3
 80004fe:	4641      	mov	r1, r8
 8000500:	0013      	movs	r3, r2
 8000502:	464a      	mov	r2, r9
 8000504:	408a      	lsls	r2, r1
 8000506:	0017      	movs	r7, r2
 8000508:	4642      	mov	r2, r8
 800050a:	431f      	orrs	r7, r3
 800050c:	4653      	mov	r3, sl
 800050e:	4093      	lsls	r3, r2
 8000510:	001e      	movs	r6, r3
 8000512:	42af      	cmp	r7, r5
 8000514:	d9c4      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000516:	2200      	movs	r2, #0
 8000518:	2300      	movs	r3, #0
 800051a:	9200      	str	r2, [sp, #0]
 800051c:	9301      	str	r3, [sp, #4]
 800051e:	4643      	mov	r3, r8
 8000520:	2b00      	cmp	r3, #0
 8000522:	d0d9      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000524:	07fb      	lsls	r3, r7, #31
 8000526:	0872      	lsrs	r2, r6, #1
 8000528:	431a      	orrs	r2, r3
 800052a:	4646      	mov	r6, r8
 800052c:	087b      	lsrs	r3, r7, #1
 800052e:	e00e      	b.n	800054e <__udivmoddi4+0xfa>
 8000530:	42ab      	cmp	r3, r5
 8000532:	d101      	bne.n	8000538 <__udivmoddi4+0xe4>
 8000534:	42a2      	cmp	r2, r4
 8000536:	d80c      	bhi.n	8000552 <__udivmoddi4+0xfe>
 8000538:	1aa4      	subs	r4, r4, r2
 800053a:	419d      	sbcs	r5, r3
 800053c:	2001      	movs	r0, #1
 800053e:	1924      	adds	r4, r4, r4
 8000540:	416d      	adcs	r5, r5
 8000542:	2100      	movs	r1, #0
 8000544:	3e01      	subs	r6, #1
 8000546:	1824      	adds	r4, r4, r0
 8000548:	414d      	adcs	r5, r1
 800054a:	2e00      	cmp	r6, #0
 800054c:	d006      	beq.n	800055c <__udivmoddi4+0x108>
 800054e:	42ab      	cmp	r3, r5
 8000550:	d9ee      	bls.n	8000530 <__udivmoddi4+0xdc>
 8000552:	3e01      	subs	r6, #1
 8000554:	1924      	adds	r4, r4, r4
 8000556:	416d      	adcs	r5, r5
 8000558:	2e00      	cmp	r6, #0
 800055a:	d1f8      	bne.n	800054e <__udivmoddi4+0xfa>
 800055c:	9800      	ldr	r0, [sp, #0]
 800055e:	9901      	ldr	r1, [sp, #4]
 8000560:	465b      	mov	r3, fp
 8000562:	1900      	adds	r0, r0, r4
 8000564:	4169      	adcs	r1, r5
 8000566:	2b00      	cmp	r3, #0
 8000568:	db24      	blt.n	80005b4 <__udivmoddi4+0x160>
 800056a:	002b      	movs	r3, r5
 800056c:	465a      	mov	r2, fp
 800056e:	4644      	mov	r4, r8
 8000570:	40d3      	lsrs	r3, r2
 8000572:	002a      	movs	r2, r5
 8000574:	40e2      	lsrs	r2, r4
 8000576:	001c      	movs	r4, r3
 8000578:	465b      	mov	r3, fp
 800057a:	0015      	movs	r5, r2
 800057c:	2b00      	cmp	r3, #0
 800057e:	db2a      	blt.n	80005d6 <__udivmoddi4+0x182>
 8000580:	0026      	movs	r6, r4
 8000582:	409e      	lsls	r6, r3
 8000584:	0033      	movs	r3, r6
 8000586:	0026      	movs	r6, r4
 8000588:	4647      	mov	r7, r8
 800058a:	40be      	lsls	r6, r7
 800058c:	0032      	movs	r2, r6
 800058e:	1a80      	subs	r0, r0, r2
 8000590:	4199      	sbcs	r1, r3
 8000592:	9000      	str	r0, [sp, #0]
 8000594:	9101      	str	r1, [sp, #4]
 8000596:	e79f      	b.n	80004d8 <__udivmoddi4+0x84>
 8000598:	42a3      	cmp	r3, r4
 800059a:	d8bc      	bhi.n	8000516 <__udivmoddi4+0xc2>
 800059c:	e783      	b.n	80004a6 <__udivmoddi4+0x52>
 800059e:	4642      	mov	r2, r8
 80005a0:	2320      	movs	r3, #32
 80005a2:	2100      	movs	r1, #0
 80005a4:	1a9b      	subs	r3, r3, r2
 80005a6:	2200      	movs	r2, #0
 80005a8:	9100      	str	r1, [sp, #0]
 80005aa:	9201      	str	r2, [sp, #4]
 80005ac:	2201      	movs	r2, #1
 80005ae:	40da      	lsrs	r2, r3
 80005b0:	9201      	str	r2, [sp, #4]
 80005b2:	e786      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	2320      	movs	r3, #32
 80005b8:	1a9b      	subs	r3, r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	4646      	mov	r6, r8
 80005be:	409a      	lsls	r2, r3
 80005c0:	0023      	movs	r3, r4
 80005c2:	40f3      	lsrs	r3, r6
 80005c4:	4644      	mov	r4, r8
 80005c6:	4313      	orrs	r3, r2
 80005c8:	002a      	movs	r2, r5
 80005ca:	40e2      	lsrs	r2, r4
 80005cc:	001c      	movs	r4, r3
 80005ce:	465b      	mov	r3, fp
 80005d0:	0015      	movs	r5, r2
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	dad4      	bge.n	8000580 <__udivmoddi4+0x12c>
 80005d6:	4642      	mov	r2, r8
 80005d8:	002f      	movs	r7, r5
 80005da:	2320      	movs	r3, #32
 80005dc:	0026      	movs	r6, r4
 80005de:	4097      	lsls	r7, r2
 80005e0:	1a9b      	subs	r3, r3, r2
 80005e2:	40de      	lsrs	r6, r3
 80005e4:	003b      	movs	r3, r7
 80005e6:	4333      	orrs	r3, r6
 80005e8:	e7cd      	b.n	8000586 <__udivmoddi4+0x132>
 80005ea:	46c0      	nop			; (mov r8, r8)

080005ec <__clzdi2>:
 80005ec:	b510      	push	{r4, lr}
 80005ee:	2900      	cmp	r1, #0
 80005f0:	d103      	bne.n	80005fa <__clzdi2+0xe>
 80005f2:	f000 f807 	bl	8000604 <__clzsi2>
 80005f6:	3020      	adds	r0, #32
 80005f8:	e002      	b.n	8000600 <__clzdi2+0x14>
 80005fa:	0008      	movs	r0, r1
 80005fc:	f000 f802 	bl	8000604 <__clzsi2>
 8000600:	bd10      	pop	{r4, pc}
 8000602:	46c0      	nop			; (mov r8, r8)

08000604 <__clzsi2>:
 8000604:	211c      	movs	r1, #28
 8000606:	2301      	movs	r3, #1
 8000608:	041b      	lsls	r3, r3, #16
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0xe>
 800060e:	0c00      	lsrs	r0, r0, #16
 8000610:	3910      	subs	r1, #16
 8000612:	0a1b      	lsrs	r3, r3, #8
 8000614:	4298      	cmp	r0, r3
 8000616:	d301      	bcc.n	800061c <__clzsi2+0x18>
 8000618:	0a00      	lsrs	r0, r0, #8
 800061a:	3908      	subs	r1, #8
 800061c:	091b      	lsrs	r3, r3, #4
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0x22>
 8000622:	0900      	lsrs	r0, r0, #4
 8000624:	3904      	subs	r1, #4
 8000626:	a202      	add	r2, pc, #8	; (adr r2, 8000630 <__clzsi2+0x2c>)
 8000628:	5c10      	ldrb	r0, [r2, r0]
 800062a:	1840      	adds	r0, r0, r1
 800062c:	4770      	bx	lr
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	02020304 	.word	0x02020304
 8000634:	01010101 	.word	0x01010101
	...

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000644:	f000 fc1c 	bl	8000e80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000648:	f000 f82e 	bl	80006a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064c:	f000 f94e 	bl	80008ec <MX_GPIO_Init>
  MX_DMA_Init();
 8000650:	f000 f92e 	bl	80008b0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000654:	f000 f8de 	bl	8000814 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8000658:	f000 f87c 	bl	8000754 <MX_RTC_Init>
  MX_TIM14_Init();
 800065c:	f000 f8b2 	bl	80007c4 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  __HAL_TIM_CLEAR_IT ( &htim14 , TIM_IT_UPDATE ) ; // żeby nie generować przerwania TIM6 od razu: https://stackoverflow.com/questions/71099885/why-hal-tim-periodelapsedcallback-gets-called-immediately-after-hal-tim-base-sta
 8000660:	4b0c      	ldr	r3, [pc, #48]	; (8000694 <main+0x54>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	2202      	movs	r2, #2
 8000666:	4252      	negs	r2, r2
 8000668:	611a      	str	r2, [r3, #16]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while ( 1 )
  {
	  HAL_Delay ( 3000 ) ;
 800066a:	4b0b      	ldr	r3, [pc, #44]	; (8000698 <main+0x58>)
 800066c:	0018      	movs	r0, r3
 800066e:	f000 fc8d 	bl	8000f8c <HAL_Delay>
	  uart_comm ( request , expected_answer , i ) ;
 8000672:	4b0a      	ldr	r3, [pc, #40]	; (800069c <main+0x5c>)
 8000674:	6818      	ldr	r0, [r3, #0]
 8000676:	4b0a      	ldr	r3, [pc, #40]	; (80006a0 <main+0x60>)
 8000678:	6819      	ldr	r1, [r3, #0]
 800067a:	4b0a      	ldr	r3, [pc, #40]	; (80006a4 <main+0x64>)
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	b29b      	uxth	r3, r3
 8000680:	001a      	movs	r2, r3
 8000682:	f000 f961 	bl	8000948 <uart_comm>
	  i++ ;
 8000686:	4b07      	ldr	r3, [pc, #28]	; (80006a4 <main+0x64>)
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	3301      	adds	r3, #1
 800068c:	b2da      	uxtb	r2, r3
 800068e:	4b05      	ldr	r3, [pc, #20]	; (80006a4 <main+0x64>)
 8000690:	701a      	strb	r2, [r3, #0]
	  HAL_Delay ( 3000 ) ;
 8000692:	e7ea      	b.n	800066a <main+0x2a>
 8000694:	200000c0 	.word	0x200000c0
 8000698:	00000bb8 	.word	0x00000bb8
 800069c:	20000000 	.word	0x20000000
 80006a0:	20000004 	.word	0x20000004
 80006a4:	200003c0 	.word	0x200003c0

080006a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a8:	b590      	push	{r4, r7, lr}
 80006aa:	b093      	sub	sp, #76	; 0x4c
 80006ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ae:	2410      	movs	r4, #16
 80006b0:	193b      	adds	r3, r7, r4
 80006b2:	0018      	movs	r0, r3
 80006b4:	2338      	movs	r3, #56	; 0x38
 80006b6:	001a      	movs	r2, r3
 80006b8:	2100      	movs	r1, #0
 80006ba:	f004 fab6 	bl	8004c2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006be:	003b      	movs	r3, r7
 80006c0:	0018      	movs	r0, r3
 80006c2:	2310      	movs	r3, #16
 80006c4:	001a      	movs	r2, r3
 80006c6:	2100      	movs	r1, #0
 80006c8:	f004 faaf 	bl	8004c2a <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006cc:	2380      	movs	r3, #128	; 0x80
 80006ce:	009b      	lsls	r3, r3, #2
 80006d0:	0018      	movs	r0, r3
 80006d2:	f001 f9ed 	bl	8001ab0 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006d6:	f001 f9dd 	bl	8001a94 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80006da:	4b1d      	ldr	r3, [pc, #116]	; (8000750 <SystemClock_Config+0xa8>)
 80006dc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80006de:	4b1c      	ldr	r3, [pc, #112]	; (8000750 <SystemClock_Config+0xa8>)
 80006e0:	2118      	movs	r1, #24
 80006e2:	438a      	bics	r2, r1
 80006e4:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80006e6:	193b      	adds	r3, r7, r4
 80006e8:	2206      	movs	r2, #6
 80006ea:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80006ec:	193b      	adds	r3, r7, r4
 80006ee:	2201      	movs	r2, #1
 80006f0:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f2:	193b      	adds	r3, r7, r4
 80006f4:	2280      	movs	r2, #128	; 0x80
 80006f6:	0052      	lsls	r2, r2, #1
 80006f8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006fa:	193b      	adds	r3, r7, r4
 80006fc:	2200      	movs	r2, #0
 80006fe:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000700:	193b      	adds	r3, r7, r4
 8000702:	2240      	movs	r2, #64	; 0x40
 8000704:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000706:	193b      	adds	r3, r7, r4
 8000708:	2200      	movs	r2, #0
 800070a:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800070c:	193b      	adds	r3, r7, r4
 800070e:	0018      	movs	r0, r3
 8000710:	f001 fa1a 	bl	8001b48 <HAL_RCC_OscConfig>
 8000714:	1e03      	subs	r3, r0, #0
 8000716:	d001      	beq.n	800071c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000718:	f000 f9d6 	bl	8000ac8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800071c:	003b      	movs	r3, r7
 800071e:	2207      	movs	r2, #7
 8000720:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000722:	003b      	movs	r3, r7
 8000724:	2200      	movs	r2, #0
 8000726:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000728:	003b      	movs	r3, r7
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800072e:	003b      	movs	r3, r7
 8000730:	2200      	movs	r2, #0
 8000732:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000734:	003b      	movs	r3, r7
 8000736:	2100      	movs	r1, #0
 8000738:	0018      	movs	r0, r3
 800073a:	f001 fd1f 	bl	800217c <HAL_RCC_ClockConfig>
 800073e:	1e03      	subs	r3, r0, #0
 8000740:	d001      	beq.n	8000746 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000742:	f000 f9c1 	bl	8000ac8 <Error_Handler>
  }
}
 8000746:	46c0      	nop			; (mov r8, r8)
 8000748:	46bd      	mov	sp, r7
 800074a:	b013      	add	sp, #76	; 0x4c
 800074c:	bd90      	pop	{r4, r7, pc}
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	40021000 	.word	0x40021000

08000754 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000758:	4b18      	ldr	r3, [pc, #96]	; (80007bc <MX_RTC_Init+0x68>)
 800075a:	4a19      	ldr	r2, [pc, #100]	; (80007c0 <MX_RTC_Init+0x6c>)
 800075c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800075e:	4b17      	ldr	r3, [pc, #92]	; (80007bc <MX_RTC_Init+0x68>)
 8000760:	2200      	movs	r2, #0
 8000762:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000764:	4b15      	ldr	r3, [pc, #84]	; (80007bc <MX_RTC_Init+0x68>)
 8000766:	227f      	movs	r2, #127	; 0x7f
 8000768:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800076a:	4b14      	ldr	r3, [pc, #80]	; (80007bc <MX_RTC_Init+0x68>)
 800076c:	22ff      	movs	r2, #255	; 0xff
 800076e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000770:	4b12      	ldr	r3, [pc, #72]	; (80007bc <MX_RTC_Init+0x68>)
 8000772:	2200      	movs	r2, #0
 8000774:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000776:	4b11      	ldr	r3, [pc, #68]	; (80007bc <MX_RTC_Init+0x68>)
 8000778:	2200      	movs	r2, #0
 800077a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800077c:	4b0f      	ldr	r3, [pc, #60]	; (80007bc <MX_RTC_Init+0x68>)
 800077e:	2200      	movs	r2, #0
 8000780:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000782:	4b0e      	ldr	r3, [pc, #56]	; (80007bc <MX_RTC_Init+0x68>)
 8000784:	2280      	movs	r2, #128	; 0x80
 8000786:	05d2      	lsls	r2, r2, #23
 8000788:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800078a:	4b0c      	ldr	r3, [pc, #48]	; (80007bc <MX_RTC_Init+0x68>)
 800078c:	2200      	movs	r2, #0
 800078e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000790:	4b0a      	ldr	r3, [pc, #40]	; (80007bc <MX_RTC_Init+0x68>)
 8000792:	0018      	movs	r0, r3
 8000794:	f002 f854 	bl	8002840 <HAL_RTC_Init>
 8000798:	1e03      	subs	r3, r0, #0
 800079a:	d001      	beq.n	80007a0 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 800079c:	f000 f994 	bl	8000ac8 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 5, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 80007a0:	4b06      	ldr	r3, [pc, #24]	; (80007bc <MX_RTC_Init+0x68>)
 80007a2:	2204      	movs	r2, #4
 80007a4:	2105      	movs	r1, #5
 80007a6:	0018      	movs	r0, r3
 80007a8:	f002 f99a 	bl	8002ae0 <HAL_RTCEx_SetWakeUpTimer_IT>
 80007ac:	1e03      	subs	r3, r0, #0
 80007ae:	d001      	beq.n	80007b4 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 80007b0:	f000 f98a 	bl	8000ac8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007b4:	46c0      	nop			; (mov r8, r8)
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	46c0      	nop			; (mov r8, r8)
 80007bc:	20000094 	.word	0x20000094
 80007c0:	40002800 	.word	0x40002800

080007c4 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80007c8:	4b0e      	ldr	r3, [pc, #56]	; (8000804 <MX_TIM14_Init+0x40>)
 80007ca:	4a0f      	ldr	r2, [pc, #60]	; (8000808 <MX_TIM14_Init+0x44>)
 80007cc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 16000-1;
 80007ce:	4b0d      	ldr	r3, [pc, #52]	; (8000804 <MX_TIM14_Init+0x40>)
 80007d0:	4a0e      	ldr	r2, [pc, #56]	; (800080c <MX_TIM14_Init+0x48>)
 80007d2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007d4:	4b0b      	ldr	r3, [pc, #44]	; (8000804 <MX_TIM14_Init+0x40>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 5000-1;
 80007da:	4b0a      	ldr	r3, [pc, #40]	; (8000804 <MX_TIM14_Init+0x40>)
 80007dc:	4a0c      	ldr	r2, [pc, #48]	; (8000810 <MX_TIM14_Init+0x4c>)
 80007de:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007e0:	4b08      	ldr	r3, [pc, #32]	; (8000804 <MX_TIM14_Init+0x40>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007e6:	4b07      	ldr	r3, [pc, #28]	; (8000804 <MX_TIM14_Init+0x40>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80007ec:	4b05      	ldr	r3, [pc, #20]	; (8000804 <MX_TIM14_Init+0x40>)
 80007ee:	0018      	movs	r0, r3
 80007f0:	f002 fa36 	bl	8002c60 <HAL_TIM_Base_Init>
 80007f4:	1e03      	subs	r3, r0, #0
 80007f6:	d001      	beq.n	80007fc <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 80007f8:	f000 f966 	bl	8000ac8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80007fc:	46c0      	nop			; (mov r8, r8)
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	200000c0 	.word	0x200000c0
 8000808:	40002000 	.word	0x40002000
 800080c:	00003e7f 	.word	0x00003e7f
 8000810:	00001387 	.word	0x00001387

08000814 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000818:	4b23      	ldr	r3, [pc, #140]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 800081a:	4a24      	ldr	r2, [pc, #144]	; (80008ac <MX_USART2_UART_Init+0x98>)
 800081c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800081e:	4b22      	ldr	r3, [pc, #136]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000820:	22e1      	movs	r2, #225	; 0xe1
 8000822:	0252      	lsls	r2, r2, #9
 8000824:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000826:	4b20      	ldr	r3, [pc, #128]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800082c:	4b1e      	ldr	r3, [pc, #120]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 800082e:	2200      	movs	r2, #0
 8000830:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000832:	4b1d      	ldr	r3, [pc, #116]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000834:	2200      	movs	r2, #0
 8000836:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000838:	4b1b      	ldr	r3, [pc, #108]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 800083a:	220c      	movs	r2, #12
 800083c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800083e:	4b1a      	ldr	r3, [pc, #104]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000840:	2200      	movs	r2, #0
 8000842:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000844:	4b18      	ldr	r3, [pc, #96]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000846:	2200      	movs	r2, #0
 8000848:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800084a:	4b17      	ldr	r3, [pc, #92]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 800084c:	2200      	movs	r2, #0
 800084e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000850:	4b15      	ldr	r3, [pc, #84]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000852:	2200      	movs	r2, #0
 8000854:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000856:	4b14      	ldr	r3, [pc, #80]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000858:	2200      	movs	r2, #0
 800085a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800085c:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 800085e:	0018      	movs	r0, r3
 8000860:	f002 fcca 	bl	80031f8 <HAL_UART_Init>
 8000864:	1e03      	subs	r3, r0, #0
 8000866:	d001      	beq.n	800086c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000868:	f000 f92e 	bl	8000ac8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800086c:	4b0e      	ldr	r3, [pc, #56]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 800086e:	2100      	movs	r1, #0
 8000870:	0018      	movs	r0, r3
 8000872:	f004 f85f 	bl	8004934 <HAL_UARTEx_SetTxFifoThreshold>
 8000876:	1e03      	subs	r3, r0, #0
 8000878:	d001      	beq.n	800087e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800087a:	f000 f925 	bl	8000ac8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800087e:	4b0a      	ldr	r3, [pc, #40]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000880:	2100      	movs	r1, #0
 8000882:	0018      	movs	r0, r3
 8000884:	f004 f896 	bl	80049b4 <HAL_UARTEx_SetRxFifoThreshold>
 8000888:	1e03      	subs	r3, r0, #0
 800088a:	d001      	beq.n	8000890 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800088c:	f000 f91c 	bl	8000ac8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000890:	4b05      	ldr	r3, [pc, #20]	; (80008a8 <MX_USART2_UART_Init+0x94>)
 8000892:	0018      	movs	r0, r3
 8000894:	f004 f814 	bl	80048c0 <HAL_UARTEx_DisableFifoMode>
 8000898:	1e03      	subs	r3, r0, #0
 800089a:	d001      	beq.n	80008a0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800089c:	f000 f914 	bl	8000ac8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008a0:	46c0      	nop			; (mov r8, r8)
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	46c0      	nop			; (mov r8, r8)
 80008a8:	2000010c 	.word	0x2000010c
 80008ac:	40004400 	.word	0x40004400

080008b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008b6:	4b0c      	ldr	r3, [pc, #48]	; (80008e8 <MX_DMA_Init+0x38>)
 80008b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80008ba:	4b0b      	ldr	r3, [pc, #44]	; (80008e8 <MX_DMA_Init+0x38>)
 80008bc:	2101      	movs	r1, #1
 80008be:	430a      	orrs	r2, r1
 80008c0:	639a      	str	r2, [r3, #56]	; 0x38
 80008c2:	4b09      	ldr	r3, [pc, #36]	; (80008e8 <MX_DMA_Init+0x38>)
 80008c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80008c6:	2201      	movs	r2, #1
 80008c8:	4013      	ands	r3, r2
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2100      	movs	r1, #0
 80008d2:	2009      	movs	r0, #9
 80008d4:	f000 fc2a 	bl	800112c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80008d8:	2009      	movs	r0, #9
 80008da:	f000 fc3c 	bl	8001156 <HAL_NVIC_EnableIRQ>

}
 80008de:	46c0      	nop			; (mov r8, r8)
 80008e0:	46bd      	mov	sp, r7
 80008e2:	b002      	add	sp, #8
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	40021000 	.word	0x40021000

080008ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008f2:	4b14      	ldr	r3, [pc, #80]	; (8000944 <MX_GPIO_Init+0x58>)
 80008f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008f6:	4b13      	ldr	r3, [pc, #76]	; (8000944 <MX_GPIO_Init+0x58>)
 80008f8:	2104      	movs	r1, #4
 80008fa:	430a      	orrs	r2, r1
 80008fc:	635a      	str	r2, [r3, #52]	; 0x34
 80008fe:	4b11      	ldr	r3, [pc, #68]	; (8000944 <MX_GPIO_Init+0x58>)
 8000900:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000902:	2204      	movs	r2, #4
 8000904:	4013      	ands	r3, r2
 8000906:	60fb      	str	r3, [r7, #12]
 8000908:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800090a:	4b0e      	ldr	r3, [pc, #56]	; (8000944 <MX_GPIO_Init+0x58>)
 800090c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800090e:	4b0d      	ldr	r3, [pc, #52]	; (8000944 <MX_GPIO_Init+0x58>)
 8000910:	2120      	movs	r1, #32
 8000912:	430a      	orrs	r2, r1
 8000914:	635a      	str	r2, [r3, #52]	; 0x34
 8000916:	4b0b      	ldr	r3, [pc, #44]	; (8000944 <MX_GPIO_Init+0x58>)
 8000918:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800091a:	2220      	movs	r2, #32
 800091c:	4013      	ands	r3, r2
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000922:	4b08      	ldr	r3, [pc, #32]	; (8000944 <MX_GPIO_Init+0x58>)
 8000924:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000926:	4b07      	ldr	r3, [pc, #28]	; (8000944 <MX_GPIO_Init+0x58>)
 8000928:	2101      	movs	r1, #1
 800092a:	430a      	orrs	r2, r1
 800092c:	635a      	str	r2, [r3, #52]	; 0x34
 800092e:	4b05      	ldr	r3, [pc, #20]	; (8000944 <MX_GPIO_Init+0x58>)
 8000930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000932:	2201      	movs	r2, #1
 8000934:	4013      	ands	r3, r2
 8000936:	607b      	str	r3, [r7, #4]
 8000938:	687b      	ldr	r3, [r7, #4]

}
 800093a:	46c0      	nop			; (mov r8, r8)
 800093c:	46bd      	mov	sp, r7
 800093e:	b004      	add	sp, #16
 8000940:	bd80      	pop	{r7, pc}
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	40021000 	.word	0x40021000

08000948 <uart_comm>:

/* USER CODE BEGIN 4 */
void uart_comm ( const char* r , const char* a , uint16_t n )
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b086      	sub	sp, #24
 800094c:	af00      	add	r7, sp, #0
 800094e:	60f8      	str	r0, [r7, #12]
 8000950:	60b9      	str	r1, [r7, #8]
 8000952:	1dbb      	adds	r3, r7, #6
 8000954:	801a      	strh	r2, [r3, #0]
	uint8_t t ;
	uint8_t expected_answer_come = 0 ;
 8000956:	2316      	movs	r3, #22
 8000958:	18fb      	adds	r3, r7, r3
 800095a:	2200      	movs	r2, #0
 800095c:	701a      	strb	r2, [r3, #0]
	sprintf ( uart_tx_buff , "%s%d" , r , n ) ;
 800095e:	1dbb      	adds	r3, r7, #6
 8000960:	881b      	ldrh	r3, [r3, #0]
 8000962:	68fa      	ldr	r2, [r7, #12]
 8000964:	492e      	ldr	r1, [pc, #184]	; (8000a20 <uart_comm+0xd8>)
 8000966:	482f      	ldr	r0, [pc, #188]	; (8000a24 <uart_comm+0xdc>)
 8000968:	f004 f968 	bl	8004c3c <siprintf>

	for ( t = 0 ; t < 5 ; t++ )
 800096c:	2317      	movs	r3, #23
 800096e:	18fb      	adds	r3, r7, r3
 8000970:	2200      	movs	r2, #0
 8000972:	701a      	strb	r2, [r3, #0]
 8000974:	e049      	b.n	8000a0a <uart_comm+0xc2>
	{
		tim14_on = 1 ;
 8000976:	4b2c      	ldr	r3, [pc, #176]	; (8000a28 <uart_comm+0xe0>)
 8000978:	2201      	movs	r2, #1
 800097a:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start_IT ( &htim14 ) ;
 800097c:	4b2b      	ldr	r3, [pc, #172]	; (8000a2c <uart_comm+0xe4>)
 800097e:	0018      	movs	r0, r3
 8000980:	f002 f9c6 	bl	8002d10 <HAL_TIM_Base_Start_IT>
		answer_come = 0 ;
 8000984:	4b2a      	ldr	r3, [pc, #168]	; (8000a30 <uart_comm+0xe8>)
 8000986:	2200      	movs	r2, #0
 8000988:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA ( UART_HANDLER , (uint8_t*) uart_rx_buff , UART_RX_MAX_BUFF_SIZE ) ;
 800098a:	492a      	ldr	r1, [pc, #168]	; (8000a34 <uart_comm+0xec>)
 800098c:	4b2a      	ldr	r3, [pc, #168]	; (8000a38 <uart_comm+0xf0>)
 800098e:	2264      	movs	r2, #100	; 0x64
 8000990:	0018      	movs	r0, r3
 8000992:	f004 f851 	bl	8004a38 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT ( &hdma_usart2_rx, DMA_IT_HT ) ; //Disable Half Transfer interrupt.
 8000996:	4b29      	ldr	r3, [pc, #164]	; (8000a3c <uart_comm+0xf4>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	681a      	ldr	r2, [r3, #0]
 800099c:	4b27      	ldr	r3, [pc, #156]	; (8000a3c <uart_comm+0xf4>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	2104      	movs	r1, #4
 80009a2:	438a      	bics	r2, r1
 80009a4:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit ( UART_HANDLER , (uint8_t*) uart_tx_buff ,  strlen ( uart_tx_buff ) , UART_TX_TIMEOUT ) ;
 80009a6:	4b1f      	ldr	r3, [pc, #124]	; (8000a24 <uart_comm+0xdc>)
 80009a8:	0018      	movs	r0, r3
 80009aa:	f7ff fbab 	bl	8000104 <strlen>
 80009ae:	0003      	movs	r3, r0
 80009b0:	b29a      	uxth	r2, r3
 80009b2:	491c      	ldr	r1, [pc, #112]	; (8000a24 <uart_comm+0xdc>)
 80009b4:	4820      	ldr	r0, [pc, #128]	; (8000a38 <uart_comm+0xf0>)
 80009b6:	2364      	movs	r3, #100	; 0x64
 80009b8:	f002 fc74 	bl	80032a4 <HAL_UART_Transmit>
		while ( tim14_on )
 80009bc:	e014      	b.n	80009e8 <uart_comm+0xa0>
		{
			if ( answer_come == 1 )
 80009be:	4b1c      	ldr	r3, [pc, #112]	; (8000a30 <uart_comm+0xe8>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	2b01      	cmp	r3, #1
 80009c4:	d110      	bne.n	80009e8 <uart_comm+0xa0>
			{
				if ( strncmp ( answer_buff , a , strlen ( a ) ) == 0 )
 80009c6:	68bb      	ldr	r3, [r7, #8]
 80009c8:	0018      	movs	r0, r3
 80009ca:	f7ff fb9b 	bl	8000104 <strlen>
 80009ce:	0002      	movs	r2, r0
 80009d0:	68b9      	ldr	r1, [r7, #8]
 80009d2:	4b1b      	ldr	r3, [pc, #108]	; (8000a40 <uart_comm+0xf8>)
 80009d4:	0018      	movs	r0, r3
 80009d6:	f004 f951 	bl	8004c7c <strncmp>
 80009da:	1e03      	subs	r3, r0, #0
 80009dc:	d109      	bne.n	80009f2 <uart_comm+0xaa>
					expected_answer_come = 1 ;
 80009de:	2316      	movs	r3, #22
 80009e0:	18fb      	adds	r3, r7, r3
 80009e2:	2201      	movs	r2, #1
 80009e4:	701a      	strb	r2, [r3, #0]
				break ;
 80009e6:	e004      	b.n	80009f2 <uart_comm+0xaa>
		while ( tim14_on )
 80009e8:	4b0f      	ldr	r3, [pc, #60]	; (8000a28 <uart_comm+0xe0>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d1e6      	bne.n	80009be <uart_comm+0x76>
 80009f0:	e000      	b.n	80009f4 <uart_comm+0xac>
				break ;
 80009f2:	46c0      	nop			; (mov r8, r8)
			}
		}
		if ( expected_answer_come == 1 )
 80009f4:	2316      	movs	r3, #22
 80009f6:	18fb      	adds	r3, r7, r3
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	d00b      	beq.n	8000a16 <uart_comm+0xce>
	for ( t = 0 ; t < 5 ; t++ )
 80009fe:	2117      	movs	r1, #23
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	781a      	ldrb	r2, [r3, #0]
 8000a04:	187b      	adds	r3, r7, r1
 8000a06:	3201      	adds	r2, #1
 8000a08:	701a      	strb	r2, [r3, #0]
 8000a0a:	2317      	movs	r3, #23
 8000a0c:	18fb      	adds	r3, r7, r3
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	2b04      	cmp	r3, #4
 8000a12:	d9b0      	bls.n	8000976 <uart_comm+0x2e>
			break ;
	}
	//clean_array ( swarm_answer_buff , SWARM_ANSWER_MAX_BUFF_SIZE ) ;
}
 8000a14:	e000      	b.n	8000a18 <uart_comm+0xd0>
			break ;
 8000a16:	46c0      	nop			; (mov r8, r8)
}
 8000a18:	46c0      	nop			; (mov r8, r8)
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	b006      	add	sp, #24
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	08005548 	.word	0x08005548
 8000a24:	200002c4 	.word	0x200002c4
 8000a28:	200003bf 	.word	0x200003bf
 8000a2c:	200000c0 	.word	0x200000c0
 8000a30:	200003be 	.word	0x200003be
 8000a34:	200001fc 	.word	0x200001fc
 8000a38:	2000010c 	.word	0x2000010c
 8000a3c:	200001a0 	.word	0x200001a0
 8000a40:	20000260 	.word	0x20000260

08000a44 <HAL_UARTEx_RxEventCallback>:
	for ( i = 0 ; i < l ; i++ )
		uart_rx_buff[i] = 0 ;
}

void HAL_UARTEx_RxEventCallback ( UART_HandleTypeDef *huart , uint16_t Size )
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
 8000a4c:	000a      	movs	r2, r1
 8000a4e:	1cbb      	adds	r3, r7, #2
 8000a50:	801a      	strh	r2, [r3, #0]
    if ( huart->Instance == USART2 )
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a0b      	ldr	r2, [pc, #44]	; (8000a84 <HAL_UARTEx_RxEventCallback+0x40>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d10e      	bne.n	8000a7a <HAL_UARTEx_RxEventCallback+0x36>
    {
		memcpy ( answer_buff , uart_rx_buff , Size ) ;
 8000a5c:	1cbb      	adds	r3, r7, #2
 8000a5e:	881a      	ldrh	r2, [r3, #0]
 8000a60:	4909      	ldr	r1, [pc, #36]	; (8000a88 <HAL_UARTEx_RxEventCallback+0x44>)
 8000a62:	4b0a      	ldr	r3, [pc, #40]	; (8000a8c <HAL_UARTEx_RxEventCallback+0x48>)
 8000a64:	0018      	movs	r0, r3
 8000a66:	f004 f8d7 	bl	8004c18 <memcpy>
		uart_rx_buff[Size] = '\0' ;
 8000a6a:	1cbb      	adds	r3, r7, #2
 8000a6c:	881b      	ldrh	r3, [r3, #0]
 8000a6e:	4a06      	ldr	r2, [pc, #24]	; (8000a88 <HAL_UARTEx_RxEventCallback+0x44>)
 8000a70:	2100      	movs	r1, #0
 8000a72:	54d1      	strb	r1, [r2, r3]
		answer_come = 1 ;
 8000a74:	4b06      	ldr	r3, [pc, #24]	; (8000a90 <HAL_UARTEx_RxEventCallback+0x4c>)
 8000a76:	2201      	movs	r2, #1
 8000a78:	701a      	strb	r2, [r3, #0]
    }
}
 8000a7a:	46c0      	nop			; (mov r8, r8)
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	b002      	add	sp, #8
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	46c0      	nop			; (mov r8, r8)
 8000a84:	40004400 	.word	0x40004400
 8000a88:	200001fc 	.word	0x200001fc
 8000a8c:	20000260 	.word	0x20000260
 8000a90:	200003be 	.word	0x200003be

08000a94 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM14 )
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a06      	ldr	r2, [pc, #24]	; (8000abc <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d106      	bne.n	8000ab4 <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		tim14_on = 0 ;
 8000aa6:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT ( &htim14 ) ;
 8000aac:	4b05      	ldr	r3, [pc, #20]	; (8000ac4 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f002 f98a 	bl	8002dc8 <HAL_TIM_Base_Stop_IT>
	}
}
 8000ab4:	46c0      	nop			; (mov r8, r8)
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	b002      	add	sp, #8
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	40002000 	.word	0x40002000
 8000ac0:	200003bf 	.word	0x200003bf
 8000ac4:	200000c0 	.word	0x200000c0

08000ac8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000acc:	b672      	cpsid	i
}
 8000ace:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ad0:	e7fe      	b.n	8000ad0 <Error_Handler+0x8>
	...

08000ad4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ada:	4b0f      	ldr	r3, [pc, #60]	; (8000b18 <HAL_MspInit+0x44>)
 8000adc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ade:	4b0e      	ldr	r3, [pc, #56]	; (8000b18 <HAL_MspInit+0x44>)
 8000ae0:	2101      	movs	r1, #1
 8000ae2:	430a      	orrs	r2, r1
 8000ae4:	641a      	str	r2, [r3, #64]	; 0x40
 8000ae6:	4b0c      	ldr	r3, [pc, #48]	; (8000b18 <HAL_MspInit+0x44>)
 8000ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aea:	2201      	movs	r2, #1
 8000aec:	4013      	ands	r3, r2
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af2:	4b09      	ldr	r3, [pc, #36]	; (8000b18 <HAL_MspInit+0x44>)
 8000af4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000af6:	4b08      	ldr	r3, [pc, #32]	; (8000b18 <HAL_MspInit+0x44>)
 8000af8:	2180      	movs	r1, #128	; 0x80
 8000afa:	0549      	lsls	r1, r1, #21
 8000afc:	430a      	orrs	r2, r1
 8000afe:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b00:	4b05      	ldr	r3, [pc, #20]	; (8000b18 <HAL_MspInit+0x44>)
 8000b02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b04:	2380      	movs	r3, #128	; 0x80
 8000b06:	055b      	lsls	r3, r3, #21
 8000b08:	4013      	ands	r3, r2
 8000b0a:	603b      	str	r3, [r7, #0]
 8000b0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b0e:	46c0      	nop			; (mov r8, r8)
 8000b10:	46bd      	mov	sp, r7
 8000b12:	b002      	add	sp, #8
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	46c0      	nop			; (mov r8, r8)
 8000b18:	40021000 	.word	0x40021000

08000b1c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000b1c:	b590      	push	{r4, r7, lr}
 8000b1e:	b091      	sub	sp, #68	; 0x44
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b24:	240c      	movs	r4, #12
 8000b26:	193b      	adds	r3, r7, r4
 8000b28:	0018      	movs	r0, r3
 8000b2a:	2334      	movs	r3, #52	; 0x34
 8000b2c:	001a      	movs	r2, r3
 8000b2e:	2100      	movs	r1, #0
 8000b30:	f004 f87b 	bl	8004c2a <memset>
  if(hrtc->Instance==RTC)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a19      	ldr	r2, [pc, #100]	; (8000ba0 <HAL_RTC_MspInit+0x84>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d12c      	bne.n	8000b98 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000b3e:	193b      	adds	r3, r7, r4
 8000b40:	2280      	movs	r2, #128	; 0x80
 8000b42:	0292      	lsls	r2, r2, #10
 8000b44:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000b46:	193b      	adds	r3, r7, r4
 8000b48:	2280      	movs	r2, #128	; 0x80
 8000b4a:	0052      	lsls	r2, r2, #1
 8000b4c:	631a      	str	r2, [r3, #48]	; 0x30

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b4e:	193b      	adds	r3, r7, r4
 8000b50:	0018      	movs	r0, r3
 8000b52:	f001 fcbd 	bl	80024d0 <HAL_RCCEx_PeriphCLKConfig>
 8000b56:	1e03      	subs	r3, r0, #0
 8000b58:	d001      	beq.n	8000b5e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000b5a:	f7ff ffb5 	bl	8000ac8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000b5e:	4b11      	ldr	r3, [pc, #68]	; (8000ba4 <HAL_RTC_MspInit+0x88>)
 8000b60:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000b62:	4b10      	ldr	r3, [pc, #64]	; (8000ba4 <HAL_RTC_MspInit+0x88>)
 8000b64:	2180      	movs	r1, #128	; 0x80
 8000b66:	0209      	lsls	r1, r1, #8
 8000b68:	430a      	orrs	r2, r1
 8000b6a:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000b6c:	4b0d      	ldr	r3, [pc, #52]	; (8000ba4 <HAL_RTC_MspInit+0x88>)
 8000b6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b70:	4b0c      	ldr	r3, [pc, #48]	; (8000ba4 <HAL_RTC_MspInit+0x88>)
 8000b72:	2180      	movs	r1, #128	; 0x80
 8000b74:	00c9      	lsls	r1, r1, #3
 8000b76:	430a      	orrs	r2, r1
 8000b78:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b7a:	4b0a      	ldr	r3, [pc, #40]	; (8000ba4 <HAL_RTC_MspInit+0x88>)
 8000b7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b7e:	2380      	movs	r3, #128	; 0x80
 8000b80:	00db      	lsls	r3, r3, #3
 8000b82:	4013      	ands	r3, r2
 8000b84:	60bb      	str	r3, [r7, #8]
 8000b86:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8000b88:	2200      	movs	r2, #0
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2002      	movs	r0, #2
 8000b8e:	f000 facd 	bl	800112c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8000b92:	2002      	movs	r0, #2
 8000b94:	f000 fadf 	bl	8001156 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000b98:	46c0      	nop			; (mov r8, r8)
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	b011      	add	sp, #68	; 0x44
 8000b9e:	bd90      	pop	{r4, r7, pc}
 8000ba0:	40002800 	.word	0x40002800
 8000ba4:	40021000 	.word	0x40021000

08000ba8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b084      	sub	sp, #16
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a0e      	ldr	r2, [pc, #56]	; (8000bf0 <HAL_TIM_Base_MspInit+0x48>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d115      	bne.n	8000be6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000bba:	4b0e      	ldr	r3, [pc, #56]	; (8000bf4 <HAL_TIM_Base_MspInit+0x4c>)
 8000bbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bbe:	4b0d      	ldr	r3, [pc, #52]	; (8000bf4 <HAL_TIM_Base_MspInit+0x4c>)
 8000bc0:	2180      	movs	r1, #128	; 0x80
 8000bc2:	0209      	lsls	r1, r1, #8
 8000bc4:	430a      	orrs	r2, r1
 8000bc6:	641a      	str	r2, [r3, #64]	; 0x40
 8000bc8:	4b0a      	ldr	r3, [pc, #40]	; (8000bf4 <HAL_TIM_Base_MspInit+0x4c>)
 8000bca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bcc:	2380      	movs	r3, #128	; 0x80
 8000bce:	021b      	lsls	r3, r3, #8
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	60fb      	str	r3, [r7, #12]
 8000bd4:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	2100      	movs	r1, #0
 8000bda:	2013      	movs	r0, #19
 8000bdc:	f000 faa6 	bl	800112c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000be0:	2013      	movs	r0, #19
 8000be2:	f000 fab8 	bl	8001156 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8000be6:	46c0      	nop			; (mov r8, r8)
 8000be8:	46bd      	mov	sp, r7
 8000bea:	b004      	add	sp, #16
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	46c0      	nop			; (mov r8, r8)
 8000bf0:	40002000 	.word	0x40002000
 8000bf4:	40021000 	.word	0x40021000

08000bf8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bf8:	b590      	push	{r4, r7, lr}
 8000bfa:	b097      	sub	sp, #92	; 0x5c
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c00:	2344      	movs	r3, #68	; 0x44
 8000c02:	18fb      	adds	r3, r7, r3
 8000c04:	0018      	movs	r0, r3
 8000c06:	2314      	movs	r3, #20
 8000c08:	001a      	movs	r2, r3
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	f004 f80d 	bl	8004c2a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c10:	2410      	movs	r4, #16
 8000c12:	193b      	adds	r3, r7, r4
 8000c14:	0018      	movs	r0, r3
 8000c16:	2334      	movs	r3, #52	; 0x34
 8000c18:	001a      	movs	r2, r3
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	f004 f805 	bl	8004c2a <memset>
  if(huart->Instance==USART2)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a3b      	ldr	r2, [pc, #236]	; (8000d14 <HAL_UART_MspInit+0x11c>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d170      	bne.n	8000d0c <HAL_UART_MspInit+0x114>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c2a:	193b      	adds	r3, r7, r4
 8000c2c:	2202      	movs	r2, #2
 8000c2e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c30:	193b      	adds	r3, r7, r4
 8000c32:	2200      	movs	r2, #0
 8000c34:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c36:	193b      	adds	r3, r7, r4
 8000c38:	0018      	movs	r0, r3
 8000c3a:	f001 fc49 	bl	80024d0 <HAL_RCCEx_PeriphCLKConfig>
 8000c3e:	1e03      	subs	r3, r0, #0
 8000c40:	d001      	beq.n	8000c46 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000c42:	f7ff ff41 	bl	8000ac8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c46:	4b34      	ldr	r3, [pc, #208]	; (8000d18 <HAL_UART_MspInit+0x120>)
 8000c48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c4a:	4b33      	ldr	r3, [pc, #204]	; (8000d18 <HAL_UART_MspInit+0x120>)
 8000c4c:	2180      	movs	r1, #128	; 0x80
 8000c4e:	0289      	lsls	r1, r1, #10
 8000c50:	430a      	orrs	r2, r1
 8000c52:	63da      	str	r2, [r3, #60]	; 0x3c
 8000c54:	4b30      	ldr	r3, [pc, #192]	; (8000d18 <HAL_UART_MspInit+0x120>)
 8000c56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c58:	2380      	movs	r3, #128	; 0x80
 8000c5a:	029b      	lsls	r3, r3, #10
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c62:	4b2d      	ldr	r3, [pc, #180]	; (8000d18 <HAL_UART_MspInit+0x120>)
 8000c64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c66:	4b2c      	ldr	r3, [pc, #176]	; (8000d18 <HAL_UART_MspInit+0x120>)
 8000c68:	2101      	movs	r1, #1
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	635a      	str	r2, [r3, #52]	; 0x34
 8000c6e:	4b2a      	ldr	r3, [pc, #168]	; (8000d18 <HAL_UART_MspInit+0x120>)
 8000c70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c72:	2201      	movs	r2, #1
 8000c74:	4013      	ands	r3, r2
 8000c76:	60bb      	str	r3, [r7, #8]
 8000c78:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_STLK_TX_Pin|USART2_STLK_RX_Pin;
 8000c7a:	2144      	movs	r1, #68	; 0x44
 8000c7c:	187b      	adds	r3, r7, r1
 8000c7e:	220c      	movs	r2, #12
 8000c80:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c82:	187b      	adds	r3, r7, r1
 8000c84:	2202      	movs	r2, #2
 8000c86:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c88:	187b      	adds	r3, r7, r1
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8e:	187b      	adds	r3, r7, r1
 8000c90:	2200      	movs	r2, #0
 8000c92:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000c94:	187b      	adds	r3, r7, r1
 8000c96:	2201      	movs	r2, #1
 8000c98:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c9a:	187a      	adds	r2, r7, r1
 8000c9c:	23a0      	movs	r3, #160	; 0xa0
 8000c9e:	05db      	lsls	r3, r3, #23
 8000ca0:	0011      	movs	r1, r2
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	f000 fd92 	bl	80017cc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8000ca8:	4b1c      	ldr	r3, [pc, #112]	; (8000d1c <HAL_UART_MspInit+0x124>)
 8000caa:	4a1d      	ldr	r2, [pc, #116]	; (8000d20 <HAL_UART_MspInit+0x128>)
 8000cac:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8000cae:	4b1b      	ldr	r3, [pc, #108]	; (8000d1c <HAL_UART_MspInit+0x124>)
 8000cb0:	2234      	movs	r2, #52	; 0x34
 8000cb2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cb4:	4b19      	ldr	r3, [pc, #100]	; (8000d1c <HAL_UART_MspInit+0x124>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cba:	4b18      	ldr	r3, [pc, #96]	; (8000d1c <HAL_UART_MspInit+0x124>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000cc0:	4b16      	ldr	r3, [pc, #88]	; (8000d1c <HAL_UART_MspInit+0x124>)
 8000cc2:	2280      	movs	r2, #128	; 0x80
 8000cc4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000cc6:	4b15      	ldr	r3, [pc, #84]	; (8000d1c <HAL_UART_MspInit+0x124>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ccc:	4b13      	ldr	r3, [pc, #76]	; (8000d1c <HAL_UART_MspInit+0x124>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000cd2:	4b12      	ldr	r3, [pc, #72]	; (8000d1c <HAL_UART_MspInit+0x124>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000cd8:	4b10      	ldr	r3, [pc, #64]	; (8000d1c <HAL_UART_MspInit+0x124>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000cde:	4b0f      	ldr	r3, [pc, #60]	; (8000d1c <HAL_UART_MspInit+0x124>)
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f000 fa55 	bl	8001190 <HAL_DMA_Init>
 8000ce6:	1e03      	subs	r3, r0, #0
 8000ce8:	d001      	beq.n	8000cee <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 8000cea:	f7ff feed 	bl	8000ac8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	2180      	movs	r1, #128	; 0x80
 8000cf2:	4a0a      	ldr	r2, [pc, #40]	; (8000d1c <HAL_UART_MspInit+0x124>)
 8000cf4:	505a      	str	r2, [r3, r1]
 8000cf6:	4b09      	ldr	r3, [pc, #36]	; (8000d1c <HAL_UART_MspInit+0x124>)
 8000cf8:	687a      	ldr	r2, [r7, #4]
 8000cfa:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	2100      	movs	r1, #0
 8000d00:	201c      	movs	r0, #28
 8000d02:	f000 fa13 	bl	800112c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d06:	201c      	movs	r0, #28
 8000d08:	f000 fa25 	bl	8001156 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d0c:	46c0      	nop			; (mov r8, r8)
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	b017      	add	sp, #92	; 0x5c
 8000d12:	bd90      	pop	{r4, r7, pc}
 8000d14:	40004400 	.word	0x40004400
 8000d18:	40021000 	.word	0x40021000
 8000d1c:	200001a0 	.word	0x200001a0
 8000d20:	40020008 	.word	0x40020008

08000d24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d28:	e7fe      	b.n	8000d28 <NMI_Handler+0x4>

08000d2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d2e:	e7fe      	b.n	8000d2e <HardFault_Handler+0x4>

08000d30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d34:	46c0      	nop			; (mov r8, r8)
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}

08000d3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d3a:	b580      	push	{r7, lr}
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d3e:	46c0      	nop			; (mov r8, r8)
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d48:	f000 f904 	bl	8000f54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d4c:	46c0      	nop			; (mov r8, r8)
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
	...

08000d54 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8000d58:	4b03      	ldr	r3, [pc, #12]	; (8000d68 <RTC_TAMP_IRQHandler+0x14>)
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	f001 ff5a 	bl	8002c14 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8000d60:	46c0      	nop			; (mov r8, r8)
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	46c0      	nop			; (mov r8, r8)
 8000d68:	20000094 	.word	0x20000094

08000d6c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000d70:	4b03      	ldr	r3, [pc, #12]	; (8000d80 <DMA1_Channel1_IRQHandler+0x14>)
 8000d72:	0018      	movs	r0, r3
 8000d74:	f000 fbe8 	bl	8001548 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000d78:	46c0      	nop			; (mov r8, r8)
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	46c0      	nop			; (mov r8, r8)
 8000d80:	200001a0 	.word	0x200001a0

08000d84 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000d88:	4b03      	ldr	r3, [pc, #12]	; (8000d98 <TIM14_IRQHandler+0x14>)
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	f002 f84a 	bl	8002e24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8000d90:	46c0      	nop			; (mov r8, r8)
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	46c0      	nop			; (mov r8, r8)
 8000d98:	200000c0 	.word	0x200000c0

08000d9c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000da0:	4b03      	ldr	r3, [pc, #12]	; (8000db0 <USART2_IRQHandler+0x14>)
 8000da2:	0018      	movs	r0, r3
 8000da4:	f002 fb1a 	bl	80033dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000da8:	46c0      	nop			; (mov r8, r8)
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	46c0      	nop			; (mov r8, r8)
 8000db0:	2000010c 	.word	0x2000010c

08000db4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b086      	sub	sp, #24
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dbc:	4a14      	ldr	r2, [pc, #80]	; (8000e10 <_sbrk+0x5c>)
 8000dbe:	4b15      	ldr	r3, [pc, #84]	; (8000e14 <_sbrk+0x60>)
 8000dc0:	1ad3      	subs	r3, r2, r3
 8000dc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dc8:	4b13      	ldr	r3, [pc, #76]	; (8000e18 <_sbrk+0x64>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d102      	bne.n	8000dd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dd0:	4b11      	ldr	r3, [pc, #68]	; (8000e18 <_sbrk+0x64>)
 8000dd2:	4a12      	ldr	r2, [pc, #72]	; (8000e1c <_sbrk+0x68>)
 8000dd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dd6:	4b10      	ldr	r3, [pc, #64]	; (8000e18 <_sbrk+0x64>)
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	18d3      	adds	r3, r2, r3
 8000dde:	693a      	ldr	r2, [r7, #16]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d207      	bcs.n	8000df4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000de4:	f003 feee 	bl	8004bc4 <__errno>
 8000de8:	0003      	movs	r3, r0
 8000dea:	220c      	movs	r2, #12
 8000dec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dee:	2301      	movs	r3, #1
 8000df0:	425b      	negs	r3, r3
 8000df2:	e009      	b.n	8000e08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000df4:	4b08      	ldr	r3, [pc, #32]	; (8000e18 <_sbrk+0x64>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dfa:	4b07      	ldr	r3, [pc, #28]	; (8000e18 <_sbrk+0x64>)
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	18d2      	adds	r2, r2, r3
 8000e02:	4b05      	ldr	r3, [pc, #20]	; (8000e18 <_sbrk+0x64>)
 8000e04:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000e06:	68fb      	ldr	r3, [r7, #12]
}
 8000e08:	0018      	movs	r0, r3
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	b006      	add	sp, #24
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	20009000 	.word	0x20009000
 8000e14:	00000400 	.word	0x00000400
 8000e18:	200003c4 	.word	0x200003c4
 8000e1c:	200003e0 	.word	0x200003e0

08000e20 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e24:	46c0      	nop			; (mov r8, r8)
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
	...

08000e2c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e2c:	480d      	ldr	r0, [pc, #52]	; (8000e64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e2e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e30:	f7ff fff6 	bl	8000e20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e34:	480c      	ldr	r0, [pc, #48]	; (8000e68 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e36:	490d      	ldr	r1, [pc, #52]	; (8000e6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e38:	4a0d      	ldr	r2, [pc, #52]	; (8000e70 <LoopForever+0xe>)
  movs r3, #0
 8000e3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e3c:	e002      	b.n	8000e44 <LoopCopyDataInit>

08000e3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e42:	3304      	adds	r3, #4

08000e44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e48:	d3f9      	bcc.n	8000e3e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e4a:	4a0a      	ldr	r2, [pc, #40]	; (8000e74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e4c:	4c0a      	ldr	r4, [pc, #40]	; (8000e78 <LoopForever+0x16>)
  movs r3, #0
 8000e4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e50:	e001      	b.n	8000e56 <LoopFillZerobss>

08000e52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e54:	3204      	adds	r2, #4

08000e56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e58:	d3fb      	bcc.n	8000e52 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e5a:	f003 feb9 	bl	8004bd0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000e5e:	f7ff fbef 	bl	8000640 <main>

08000e62 <LoopForever>:

LoopForever:
  b LoopForever
 8000e62:	e7fe      	b.n	8000e62 <LoopForever>
  ldr   r0, =_estack
 8000e64:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000e68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e6c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000e70:	0800561c 	.word	0x0800561c
  ldr r2, =_sbss
 8000e74:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000e78:	200003dc 	.word	0x200003dc

08000e7c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e7c:	e7fe      	b.n	8000e7c <ADC1_COMP_IRQHandler>
	...

08000e80 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e86:	1dfb      	adds	r3, r7, #7
 8000e88:	2200      	movs	r2, #0
 8000e8a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e8c:	4b0b      	ldr	r3, [pc, #44]	; (8000ebc <HAL_Init+0x3c>)
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	4b0a      	ldr	r3, [pc, #40]	; (8000ebc <HAL_Init+0x3c>)
 8000e92:	2180      	movs	r1, #128	; 0x80
 8000e94:	0049      	lsls	r1, r1, #1
 8000e96:	430a      	orrs	r2, r1
 8000e98:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e9a:	2000      	movs	r0, #0
 8000e9c:	f000 f810 	bl	8000ec0 <HAL_InitTick>
 8000ea0:	1e03      	subs	r3, r0, #0
 8000ea2:	d003      	beq.n	8000eac <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000ea4:	1dfb      	adds	r3, r7, #7
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	701a      	strb	r2, [r3, #0]
 8000eaa:	e001      	b.n	8000eb0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000eac:	f7ff fe12 	bl	8000ad4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000eb0:	1dfb      	adds	r3, r7, #7
 8000eb2:	781b      	ldrb	r3, [r3, #0]
}
 8000eb4:	0018      	movs	r0, r3
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	b002      	add	sp, #8
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	40022000 	.word	0x40022000

08000ec0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec0:	b590      	push	{r4, r7, lr}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ec8:	230f      	movs	r3, #15
 8000eca:	18fb      	adds	r3, r7, r3
 8000ecc:	2200      	movs	r2, #0
 8000ece:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000ed0:	4b1d      	ldr	r3, [pc, #116]	; (8000f48 <HAL_InitTick+0x88>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d02b      	beq.n	8000f30 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000ed8:	4b1c      	ldr	r3, [pc, #112]	; (8000f4c <HAL_InitTick+0x8c>)
 8000eda:	681c      	ldr	r4, [r3, #0]
 8000edc:	4b1a      	ldr	r3, [pc, #104]	; (8000f48 <HAL_InitTick+0x88>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	0019      	movs	r1, r3
 8000ee2:	23fa      	movs	r3, #250	; 0xfa
 8000ee4:	0098      	lsls	r0, r3, #2
 8000ee6:	f7ff f91f 	bl	8000128 <__udivsi3>
 8000eea:	0003      	movs	r3, r0
 8000eec:	0019      	movs	r1, r3
 8000eee:	0020      	movs	r0, r4
 8000ef0:	f7ff f91a 	bl	8000128 <__udivsi3>
 8000ef4:	0003      	movs	r3, r0
 8000ef6:	0018      	movs	r0, r3
 8000ef8:	f000 f93d 	bl	8001176 <HAL_SYSTICK_Config>
 8000efc:	1e03      	subs	r3, r0, #0
 8000efe:	d112      	bne.n	8000f26 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2b03      	cmp	r3, #3
 8000f04:	d80a      	bhi.n	8000f1c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f06:	6879      	ldr	r1, [r7, #4]
 8000f08:	2301      	movs	r3, #1
 8000f0a:	425b      	negs	r3, r3
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	0018      	movs	r0, r3
 8000f10:	f000 f90c 	bl	800112c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f14:	4b0e      	ldr	r3, [pc, #56]	; (8000f50 <HAL_InitTick+0x90>)
 8000f16:	687a      	ldr	r2, [r7, #4]
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	e00d      	b.n	8000f38 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000f1c:	230f      	movs	r3, #15
 8000f1e:	18fb      	adds	r3, r7, r3
 8000f20:	2201      	movs	r2, #1
 8000f22:	701a      	strb	r2, [r3, #0]
 8000f24:	e008      	b.n	8000f38 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f26:	230f      	movs	r3, #15
 8000f28:	18fb      	adds	r3, r7, r3
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	701a      	strb	r2, [r3, #0]
 8000f2e:	e003      	b.n	8000f38 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f30:	230f      	movs	r3, #15
 8000f32:	18fb      	adds	r3, r7, r3
 8000f34:	2201      	movs	r2, #1
 8000f36:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000f38:	230f      	movs	r3, #15
 8000f3a:	18fb      	adds	r3, r7, r3
 8000f3c:	781b      	ldrb	r3, [r3, #0]
}
 8000f3e:	0018      	movs	r0, r3
 8000f40:	46bd      	mov	sp, r7
 8000f42:	b005      	add	sp, #20
 8000f44:	bd90      	pop	{r4, r7, pc}
 8000f46:	46c0      	nop			; (mov r8, r8)
 8000f48:	20000010 	.word	0x20000010
 8000f4c:	20000008 	.word	0x20000008
 8000f50:	2000000c 	.word	0x2000000c

08000f54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f58:	4b05      	ldr	r3, [pc, #20]	; (8000f70 <HAL_IncTick+0x1c>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	001a      	movs	r2, r3
 8000f5e:	4b05      	ldr	r3, [pc, #20]	; (8000f74 <HAL_IncTick+0x20>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	18d2      	adds	r2, r2, r3
 8000f64:	4b03      	ldr	r3, [pc, #12]	; (8000f74 <HAL_IncTick+0x20>)
 8000f66:	601a      	str	r2, [r3, #0]
}
 8000f68:	46c0      	nop			; (mov r8, r8)
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	46c0      	nop			; (mov r8, r8)
 8000f70:	20000010 	.word	0x20000010
 8000f74:	200003c8 	.word	0x200003c8

08000f78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f7c:	4b02      	ldr	r3, [pc, #8]	; (8000f88 <HAL_GetTick+0x10>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
}
 8000f80:	0018      	movs	r0, r3
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	46c0      	nop			; (mov r8, r8)
 8000f88:	200003c8 	.word	0x200003c8

08000f8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f94:	f7ff fff0 	bl	8000f78 <HAL_GetTick>
 8000f98:	0003      	movs	r3, r0
 8000f9a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	d005      	beq.n	8000fb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fa6:	4b0a      	ldr	r3, [pc, #40]	; (8000fd0 <HAL_Delay+0x44>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	001a      	movs	r2, r3
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	189b      	adds	r3, r3, r2
 8000fb0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fb2:	46c0      	nop			; (mov r8, r8)
 8000fb4:	f7ff ffe0 	bl	8000f78 <HAL_GetTick>
 8000fb8:	0002      	movs	r2, r0
 8000fba:	68bb      	ldr	r3, [r7, #8]
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	68fa      	ldr	r2, [r7, #12]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d8f7      	bhi.n	8000fb4 <HAL_Delay+0x28>
  {
  }
}
 8000fc4:	46c0      	nop			; (mov r8, r8)
 8000fc6:	46c0      	nop			; (mov r8, r8)
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	b004      	add	sp, #16
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	46c0      	nop			; (mov r8, r8)
 8000fd0:	20000010 	.word	0x20000010

08000fd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	0002      	movs	r2, r0
 8000fdc:	1dfb      	adds	r3, r7, #7
 8000fde:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000fe0:	1dfb      	adds	r3, r7, #7
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b7f      	cmp	r3, #127	; 0x7f
 8000fe6:	d809      	bhi.n	8000ffc <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fe8:	1dfb      	adds	r3, r7, #7
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	001a      	movs	r2, r3
 8000fee:	231f      	movs	r3, #31
 8000ff0:	401a      	ands	r2, r3
 8000ff2:	4b04      	ldr	r3, [pc, #16]	; (8001004 <__NVIC_EnableIRQ+0x30>)
 8000ff4:	2101      	movs	r1, #1
 8000ff6:	4091      	lsls	r1, r2
 8000ff8:	000a      	movs	r2, r1
 8000ffa:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000ffc:	46c0      	nop			; (mov r8, r8)
 8000ffe:	46bd      	mov	sp, r7
 8001000:	b002      	add	sp, #8
 8001002:	bd80      	pop	{r7, pc}
 8001004:	e000e100 	.word	0xe000e100

08001008 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001008:	b590      	push	{r4, r7, lr}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	0002      	movs	r2, r0
 8001010:	6039      	str	r1, [r7, #0]
 8001012:	1dfb      	adds	r3, r7, #7
 8001014:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001016:	1dfb      	adds	r3, r7, #7
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2b7f      	cmp	r3, #127	; 0x7f
 800101c:	d828      	bhi.n	8001070 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800101e:	4a2f      	ldr	r2, [pc, #188]	; (80010dc <__NVIC_SetPriority+0xd4>)
 8001020:	1dfb      	adds	r3, r7, #7
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	b25b      	sxtb	r3, r3
 8001026:	089b      	lsrs	r3, r3, #2
 8001028:	33c0      	adds	r3, #192	; 0xc0
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	589b      	ldr	r3, [r3, r2]
 800102e:	1dfa      	adds	r2, r7, #7
 8001030:	7812      	ldrb	r2, [r2, #0]
 8001032:	0011      	movs	r1, r2
 8001034:	2203      	movs	r2, #3
 8001036:	400a      	ands	r2, r1
 8001038:	00d2      	lsls	r2, r2, #3
 800103a:	21ff      	movs	r1, #255	; 0xff
 800103c:	4091      	lsls	r1, r2
 800103e:	000a      	movs	r2, r1
 8001040:	43d2      	mvns	r2, r2
 8001042:	401a      	ands	r2, r3
 8001044:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	019b      	lsls	r3, r3, #6
 800104a:	22ff      	movs	r2, #255	; 0xff
 800104c:	401a      	ands	r2, r3
 800104e:	1dfb      	adds	r3, r7, #7
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	0018      	movs	r0, r3
 8001054:	2303      	movs	r3, #3
 8001056:	4003      	ands	r3, r0
 8001058:	00db      	lsls	r3, r3, #3
 800105a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800105c:	481f      	ldr	r0, [pc, #124]	; (80010dc <__NVIC_SetPriority+0xd4>)
 800105e:	1dfb      	adds	r3, r7, #7
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	b25b      	sxtb	r3, r3
 8001064:	089b      	lsrs	r3, r3, #2
 8001066:	430a      	orrs	r2, r1
 8001068:	33c0      	adds	r3, #192	; 0xc0
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800106e:	e031      	b.n	80010d4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001070:	4a1b      	ldr	r2, [pc, #108]	; (80010e0 <__NVIC_SetPriority+0xd8>)
 8001072:	1dfb      	adds	r3, r7, #7
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	0019      	movs	r1, r3
 8001078:	230f      	movs	r3, #15
 800107a:	400b      	ands	r3, r1
 800107c:	3b08      	subs	r3, #8
 800107e:	089b      	lsrs	r3, r3, #2
 8001080:	3306      	adds	r3, #6
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	18d3      	adds	r3, r2, r3
 8001086:	3304      	adds	r3, #4
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	1dfa      	adds	r2, r7, #7
 800108c:	7812      	ldrb	r2, [r2, #0]
 800108e:	0011      	movs	r1, r2
 8001090:	2203      	movs	r2, #3
 8001092:	400a      	ands	r2, r1
 8001094:	00d2      	lsls	r2, r2, #3
 8001096:	21ff      	movs	r1, #255	; 0xff
 8001098:	4091      	lsls	r1, r2
 800109a:	000a      	movs	r2, r1
 800109c:	43d2      	mvns	r2, r2
 800109e:	401a      	ands	r2, r3
 80010a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	019b      	lsls	r3, r3, #6
 80010a6:	22ff      	movs	r2, #255	; 0xff
 80010a8:	401a      	ands	r2, r3
 80010aa:	1dfb      	adds	r3, r7, #7
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	0018      	movs	r0, r3
 80010b0:	2303      	movs	r3, #3
 80010b2:	4003      	ands	r3, r0
 80010b4:	00db      	lsls	r3, r3, #3
 80010b6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010b8:	4809      	ldr	r0, [pc, #36]	; (80010e0 <__NVIC_SetPriority+0xd8>)
 80010ba:	1dfb      	adds	r3, r7, #7
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	001c      	movs	r4, r3
 80010c0:	230f      	movs	r3, #15
 80010c2:	4023      	ands	r3, r4
 80010c4:	3b08      	subs	r3, #8
 80010c6:	089b      	lsrs	r3, r3, #2
 80010c8:	430a      	orrs	r2, r1
 80010ca:	3306      	adds	r3, #6
 80010cc:	009b      	lsls	r3, r3, #2
 80010ce:	18c3      	adds	r3, r0, r3
 80010d0:	3304      	adds	r3, #4
 80010d2:	601a      	str	r2, [r3, #0]
}
 80010d4:	46c0      	nop			; (mov r8, r8)
 80010d6:	46bd      	mov	sp, r7
 80010d8:	b003      	add	sp, #12
 80010da:	bd90      	pop	{r4, r7, pc}
 80010dc:	e000e100 	.word	0xe000e100
 80010e0:	e000ed00 	.word	0xe000ed00

080010e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	1e5a      	subs	r2, r3, #1
 80010f0:	2380      	movs	r3, #128	; 0x80
 80010f2:	045b      	lsls	r3, r3, #17
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d301      	bcc.n	80010fc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010f8:	2301      	movs	r3, #1
 80010fa:	e010      	b.n	800111e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010fc:	4b0a      	ldr	r3, [pc, #40]	; (8001128 <SysTick_Config+0x44>)
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	3a01      	subs	r2, #1
 8001102:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001104:	2301      	movs	r3, #1
 8001106:	425b      	negs	r3, r3
 8001108:	2103      	movs	r1, #3
 800110a:	0018      	movs	r0, r3
 800110c:	f7ff ff7c 	bl	8001008 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001110:	4b05      	ldr	r3, [pc, #20]	; (8001128 <SysTick_Config+0x44>)
 8001112:	2200      	movs	r2, #0
 8001114:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001116:	4b04      	ldr	r3, [pc, #16]	; (8001128 <SysTick_Config+0x44>)
 8001118:	2207      	movs	r2, #7
 800111a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800111c:	2300      	movs	r3, #0
}
 800111e:	0018      	movs	r0, r3
 8001120:	46bd      	mov	sp, r7
 8001122:	b002      	add	sp, #8
 8001124:	bd80      	pop	{r7, pc}
 8001126:	46c0      	nop			; (mov r8, r8)
 8001128:	e000e010 	.word	0xe000e010

0800112c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	60b9      	str	r1, [r7, #8]
 8001134:	607a      	str	r2, [r7, #4]
 8001136:	210f      	movs	r1, #15
 8001138:	187b      	adds	r3, r7, r1
 800113a:	1c02      	adds	r2, r0, #0
 800113c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	187b      	adds	r3, r7, r1
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	b25b      	sxtb	r3, r3
 8001146:	0011      	movs	r1, r2
 8001148:	0018      	movs	r0, r3
 800114a:	f7ff ff5d 	bl	8001008 <__NVIC_SetPriority>
}
 800114e:	46c0      	nop			; (mov r8, r8)
 8001150:	46bd      	mov	sp, r7
 8001152:	b004      	add	sp, #16
 8001154:	bd80      	pop	{r7, pc}

08001156 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b082      	sub	sp, #8
 800115a:	af00      	add	r7, sp, #0
 800115c:	0002      	movs	r2, r0
 800115e:	1dfb      	adds	r3, r7, #7
 8001160:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001162:	1dfb      	adds	r3, r7, #7
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	b25b      	sxtb	r3, r3
 8001168:	0018      	movs	r0, r3
 800116a:	f7ff ff33 	bl	8000fd4 <__NVIC_EnableIRQ>
}
 800116e:	46c0      	nop			; (mov r8, r8)
 8001170:	46bd      	mov	sp, r7
 8001172:	b002      	add	sp, #8
 8001174:	bd80      	pop	{r7, pc}

08001176 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	b082      	sub	sp, #8
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	0018      	movs	r0, r3
 8001182:	f7ff ffaf 	bl	80010e4 <SysTick_Config>
 8001186:	0003      	movs	r3, r0
}
 8001188:	0018      	movs	r0, r3
 800118a:	46bd      	mov	sp, r7
 800118c:	b002      	add	sp, #8
 800118e:	bd80      	pop	{r7, pc}

08001190 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d101      	bne.n	80011a2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
 80011a0:	e077      	b.n	8001292 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a3d      	ldr	r2, [pc, #244]	; (800129c <HAL_DMA_Init+0x10c>)
 80011a8:	4694      	mov	ip, r2
 80011aa:	4463      	add	r3, ip
 80011ac:	2114      	movs	r1, #20
 80011ae:	0018      	movs	r0, r3
 80011b0:	f7fe ffba 	bl	8000128 <__udivsi3>
 80011b4:	0003      	movs	r3, r0
 80011b6:	009a      	lsls	r2, r3, #2
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2225      	movs	r2, #37	; 0x25
 80011c0:	2102      	movs	r1, #2
 80011c2:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4934      	ldr	r1, [pc, #208]	; (80012a0 <HAL_DMA_Init+0x110>)
 80011d0:	400a      	ands	r2, r1
 80011d2:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	6819      	ldr	r1, [r3, #0]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	689a      	ldr	r2, [r3, #8]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	68db      	ldr	r3, [r3, #12]
 80011e2:	431a      	orrs	r2, r3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	691b      	ldr	r3, [r3, #16]
 80011e8:	431a      	orrs	r2, r3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	695b      	ldr	r3, [r3, #20]
 80011ee:	431a      	orrs	r2, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	699b      	ldr	r3, [r3, #24]
 80011f4:	431a      	orrs	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	69db      	ldr	r3, [r3, #28]
 80011fa:	431a      	orrs	r2, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a1b      	ldr	r3, [r3, #32]
 8001200:	431a      	orrs	r2, r3
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	430a      	orrs	r2, r1
 8001208:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	0018      	movs	r0, r3
 800120e:	f000 fa8d 	bl	800172c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	689a      	ldr	r2, [r3, #8]
 8001216:	2380      	movs	r3, #128	; 0x80
 8001218:	01db      	lsls	r3, r3, #7
 800121a:	429a      	cmp	r2, r3
 800121c:	d102      	bne.n	8001224 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2200      	movs	r2, #0
 8001222:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685a      	ldr	r2, [r3, #4]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800122c:	213f      	movs	r1, #63	; 0x3f
 800122e:	400a      	ands	r2, r1
 8001230:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001236:	687a      	ldr	r2, [r7, #4]
 8001238:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800123a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d011      	beq.n	8001268 <HAL_DMA_Init+0xd8>
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	2b04      	cmp	r3, #4
 800124a:	d80d      	bhi.n	8001268 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	0018      	movs	r0, r3
 8001250:	f000 fa98 	bl	8001784 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001260:	687a      	ldr	r2, [r7, #4]
 8001262:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001264:	605a      	str	r2, [r3, #4]
 8001266:	e008      	b.n	800127a <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2200      	movs	r2, #0
 800126c:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2200      	movs	r2, #0
 8001272:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2200      	movs	r2, #0
 8001278:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2200      	movs	r2, #0
 800127e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2225      	movs	r2, #37	; 0x25
 8001284:	2101      	movs	r1, #1
 8001286:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2224      	movs	r2, #36	; 0x24
 800128c:	2100      	movs	r1, #0
 800128e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001290:	2300      	movs	r3, #0
}
 8001292:	0018      	movs	r0, r3
 8001294:	46bd      	mov	sp, r7
 8001296:	b002      	add	sp, #8
 8001298:	bd80      	pop	{r7, pc}
 800129a:	46c0      	nop			; (mov r8, r8)
 800129c:	bffdfff8 	.word	0xbffdfff8
 80012a0:	ffff800f 	.word	0xffff800f

080012a4 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	60b9      	str	r1, [r7, #8]
 80012ae:	607a      	str	r2, [r7, #4]
 80012b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80012b2:	2317      	movs	r3, #23
 80012b4:	18fb      	adds	r3, r7, r3
 80012b6:	2200      	movs	r2, #0
 80012b8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	2224      	movs	r2, #36	; 0x24
 80012be:	5c9b      	ldrb	r3, [r3, r2]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d101      	bne.n	80012c8 <HAL_DMA_Start_IT+0x24>
 80012c4:	2302      	movs	r3, #2
 80012c6:	e06f      	b.n	80013a8 <HAL_DMA_Start_IT+0x104>
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	2224      	movs	r2, #36	; 0x24
 80012cc:	2101      	movs	r1, #1
 80012ce:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	2225      	movs	r2, #37	; 0x25
 80012d4:	5c9b      	ldrb	r3, [r3, r2]
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d157      	bne.n	800138c <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	2225      	movs	r2, #37	; 0x25
 80012e0:	2102      	movs	r1, #2
 80012e2:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	2200      	movs	r2, #0
 80012e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2101      	movs	r1, #1
 80012f6:	438a      	bics	r2, r1
 80012f8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	687a      	ldr	r2, [r7, #4]
 80012fe:	68b9      	ldr	r1, [r7, #8]
 8001300:	68f8      	ldr	r0, [r7, #12]
 8001302:	f000 f9d3 	bl	80016ac <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130a:	2b00      	cmp	r3, #0
 800130c:	d008      	beq.n	8001320 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	210e      	movs	r1, #14
 800131a:	430a      	orrs	r2, r1
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	e00f      	b.n	8001340 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	2104      	movs	r1, #4
 800132c:	438a      	bics	r2, r1
 800132e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	210a      	movs	r1, #10
 800133c:	430a      	orrs	r2, r1
 800133e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	2380      	movs	r3, #128	; 0x80
 8001348:	025b      	lsls	r3, r3, #9
 800134a:	4013      	ands	r3, r2
 800134c:	d008      	beq.n	8001360 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001358:	2180      	movs	r1, #128	; 0x80
 800135a:	0049      	lsls	r1, r1, #1
 800135c:	430a      	orrs	r2, r1
 800135e:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001364:	2b00      	cmp	r3, #0
 8001366:	d008      	beq.n	800137a <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001372:	2180      	movs	r1, #128	; 0x80
 8001374:	0049      	lsls	r1, r1, #1
 8001376:	430a      	orrs	r2, r1
 8001378:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2101      	movs	r1, #1
 8001386:	430a      	orrs	r2, r1
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	e00a      	b.n	80013a2 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	2280      	movs	r2, #128	; 0x80
 8001390:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	2224      	movs	r2, #36	; 0x24
 8001396:	2100      	movs	r1, #0
 8001398:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800139a:	2317      	movs	r3, #23
 800139c:	18fb      	adds	r3, r7, r3
 800139e:	2201      	movs	r2, #1
 80013a0:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80013a2:	2317      	movs	r3, #23
 80013a4:	18fb      	adds	r3, r7, r3
 80013a6:	781b      	ldrb	r3, [r3, #0]
}
 80013a8:	0018      	movs	r0, r3
 80013aa:	46bd      	mov	sp, r7
 80013ac:	b006      	add	sp, #24
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d101      	bne.n	80013c2 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e050      	b.n	8001464 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2225      	movs	r2, #37	; 0x25
 80013c6:	5c9b      	ldrb	r3, [r3, r2]
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d008      	beq.n	80013e0 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2204      	movs	r2, #4
 80013d2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2224      	movs	r2, #36	; 0x24
 80013d8:	2100      	movs	r1, #0
 80013da:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	e041      	b.n	8001464 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	210e      	movs	r1, #14
 80013ec:	438a      	bics	r2, r1
 80013ee:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013fa:	491c      	ldr	r1, [pc, #112]	; (800146c <HAL_DMA_Abort+0xbc>)
 80013fc:	400a      	ands	r2, r1
 80013fe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	2101      	movs	r1, #1
 800140c:	438a      	bics	r2, r1
 800140e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8001410:	4b17      	ldr	r3, [pc, #92]	; (8001470 <HAL_DMA_Abort+0xc0>)
 8001412:	6859      	ldr	r1, [r3, #4]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001418:	221c      	movs	r2, #28
 800141a:	4013      	ands	r3, r2
 800141c:	2201      	movs	r2, #1
 800141e:	409a      	lsls	r2, r3
 8001420:	4b13      	ldr	r3, [pc, #76]	; (8001470 <HAL_DMA_Abort+0xc0>)
 8001422:	430a      	orrs	r2, r1
 8001424:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800142e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001434:	2b00      	cmp	r3, #0
 8001436:	d00c      	beq.n	8001452 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001442:	490a      	ldr	r1, [pc, #40]	; (800146c <HAL_DMA_Abort+0xbc>)
 8001444:	400a      	ands	r2, r1
 8001446:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800144c:	687a      	ldr	r2, [r7, #4]
 800144e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001450:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2225      	movs	r2, #37	; 0x25
 8001456:	2101      	movs	r1, #1
 8001458:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2224      	movs	r2, #36	; 0x24
 800145e:	2100      	movs	r1, #0
 8001460:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001462:	2300      	movs	r3, #0
}
 8001464:	0018      	movs	r0, r3
 8001466:	46bd      	mov	sp, r7
 8001468:	b002      	add	sp, #8
 800146a:	bd80      	pop	{r7, pc}
 800146c:	fffffeff 	.word	0xfffffeff
 8001470:	40020000 	.word	0x40020000

08001474 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800147c:	210f      	movs	r1, #15
 800147e:	187b      	adds	r3, r7, r1
 8001480:	2200      	movs	r2, #0
 8001482:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2225      	movs	r2, #37	; 0x25
 8001488:	5c9b      	ldrb	r3, [r3, r2]
 800148a:	b2db      	uxtb	r3, r3
 800148c:	2b02      	cmp	r3, #2
 800148e:	d006      	beq.n	800149e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2204      	movs	r2, #4
 8001494:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001496:	187b      	adds	r3, r7, r1
 8001498:	2201      	movs	r2, #1
 800149a:	701a      	strb	r2, [r3, #0]
 800149c:	e049      	b.n	8001532 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	210e      	movs	r1, #14
 80014aa:	438a      	bics	r2, r1
 80014ac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2101      	movs	r1, #1
 80014ba:	438a      	bics	r2, r1
 80014bc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c8:	491d      	ldr	r1, [pc, #116]	; (8001540 <HAL_DMA_Abort_IT+0xcc>)
 80014ca:	400a      	ands	r2, r1
 80014cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80014ce:	4b1d      	ldr	r3, [pc, #116]	; (8001544 <HAL_DMA_Abort_IT+0xd0>)
 80014d0:	6859      	ldr	r1, [r3, #4]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d6:	221c      	movs	r2, #28
 80014d8:	4013      	ands	r3, r2
 80014da:	2201      	movs	r2, #1
 80014dc:	409a      	lsls	r2, r3
 80014de:	4b19      	ldr	r3, [pc, #100]	; (8001544 <HAL_DMA_Abort_IT+0xd0>)
 80014e0:	430a      	orrs	r2, r1
 80014e2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80014ec:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d00c      	beq.n	8001510 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001500:	490f      	ldr	r1, [pc, #60]	; (8001540 <HAL_DMA_Abort_IT+0xcc>)
 8001502:	400a      	ands	r2, r1
 8001504:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800150e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2225      	movs	r2, #37	; 0x25
 8001514:	2101      	movs	r1, #1
 8001516:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2224      	movs	r2, #36	; 0x24
 800151c:	2100      	movs	r1, #0
 800151e:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001524:	2b00      	cmp	r3, #0
 8001526:	d004      	beq.n	8001532 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	0010      	movs	r0, r2
 8001530:	4798      	blx	r3
    }
  }
  return status;
 8001532:	230f      	movs	r3, #15
 8001534:	18fb      	adds	r3, r7, r3
 8001536:	781b      	ldrb	r3, [r3, #0]
}
 8001538:	0018      	movs	r0, r3
 800153a:	46bd      	mov	sp, r7
 800153c:	b004      	add	sp, #16
 800153e:	bd80      	pop	{r7, pc}
 8001540:	fffffeff 	.word	0xfffffeff
 8001544:	40020000 	.word	0x40020000

08001548 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8001550:	4b55      	ldr	r3, [pc, #340]	; (80016a8 <HAL_DMA_IRQHandler+0x160>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001562:	221c      	movs	r2, #28
 8001564:	4013      	ands	r3, r2
 8001566:	2204      	movs	r2, #4
 8001568:	409a      	lsls	r2, r3
 800156a:	0013      	movs	r3, r2
 800156c:	68fa      	ldr	r2, [r7, #12]
 800156e:	4013      	ands	r3, r2
 8001570:	d027      	beq.n	80015c2 <HAL_DMA_IRQHandler+0x7a>
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	2204      	movs	r2, #4
 8001576:	4013      	ands	r3, r2
 8001578:	d023      	beq.n	80015c2 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2220      	movs	r2, #32
 8001582:	4013      	ands	r3, r2
 8001584:	d107      	bne.n	8001596 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2104      	movs	r1, #4
 8001592:	438a      	bics	r2, r1
 8001594:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001596:	4b44      	ldr	r3, [pc, #272]	; (80016a8 <HAL_DMA_IRQHandler+0x160>)
 8001598:	6859      	ldr	r1, [r3, #4]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159e:	221c      	movs	r2, #28
 80015a0:	4013      	ands	r3, r2
 80015a2:	2204      	movs	r2, #4
 80015a4:	409a      	lsls	r2, r3
 80015a6:	4b40      	ldr	r3, [pc, #256]	; (80016a8 <HAL_DMA_IRQHandler+0x160>)
 80015a8:	430a      	orrs	r2, r1
 80015aa:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d100      	bne.n	80015b6 <HAL_DMA_IRQHandler+0x6e>
 80015b4:	e073      	b.n	800169e <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	0010      	movs	r0, r2
 80015be:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80015c0:	e06d      	b.n	800169e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c6:	221c      	movs	r2, #28
 80015c8:	4013      	ands	r3, r2
 80015ca:	2202      	movs	r2, #2
 80015cc:	409a      	lsls	r2, r3
 80015ce:	0013      	movs	r3, r2
 80015d0:	68fa      	ldr	r2, [r7, #12]
 80015d2:	4013      	ands	r3, r2
 80015d4:	d02e      	beq.n	8001634 <HAL_DMA_IRQHandler+0xec>
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	2202      	movs	r2, #2
 80015da:	4013      	ands	r3, r2
 80015dc:	d02a      	beq.n	8001634 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2220      	movs	r2, #32
 80015e6:	4013      	ands	r3, r2
 80015e8:	d10b      	bne.n	8001602 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	210a      	movs	r1, #10
 80015f6:	438a      	bics	r2, r1
 80015f8:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2225      	movs	r2, #37	; 0x25
 80015fe:	2101      	movs	r1, #1
 8001600:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001602:	4b29      	ldr	r3, [pc, #164]	; (80016a8 <HAL_DMA_IRQHandler+0x160>)
 8001604:	6859      	ldr	r1, [r3, #4]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160a:	221c      	movs	r2, #28
 800160c:	4013      	ands	r3, r2
 800160e:	2202      	movs	r2, #2
 8001610:	409a      	lsls	r2, r3
 8001612:	4b25      	ldr	r3, [pc, #148]	; (80016a8 <HAL_DMA_IRQHandler+0x160>)
 8001614:	430a      	orrs	r2, r1
 8001616:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2224      	movs	r2, #36	; 0x24
 800161c:	2100      	movs	r1, #0
 800161e:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001624:	2b00      	cmp	r3, #0
 8001626:	d03a      	beq.n	800169e <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	0010      	movs	r0, r2
 8001630:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8001632:	e034      	b.n	800169e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001638:	221c      	movs	r2, #28
 800163a:	4013      	ands	r3, r2
 800163c:	2208      	movs	r2, #8
 800163e:	409a      	lsls	r2, r3
 8001640:	0013      	movs	r3, r2
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	4013      	ands	r3, r2
 8001646:	d02b      	beq.n	80016a0 <HAL_DMA_IRQHandler+0x158>
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	2208      	movs	r2, #8
 800164c:	4013      	ands	r3, r2
 800164e:	d027      	beq.n	80016a0 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	210e      	movs	r1, #14
 800165c:	438a      	bics	r2, r1
 800165e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001660:	4b11      	ldr	r3, [pc, #68]	; (80016a8 <HAL_DMA_IRQHandler+0x160>)
 8001662:	6859      	ldr	r1, [r3, #4]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001668:	221c      	movs	r2, #28
 800166a:	4013      	ands	r3, r2
 800166c:	2201      	movs	r2, #1
 800166e:	409a      	lsls	r2, r3
 8001670:	4b0d      	ldr	r3, [pc, #52]	; (80016a8 <HAL_DMA_IRQHandler+0x160>)
 8001672:	430a      	orrs	r2, r1
 8001674:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2201      	movs	r2, #1
 800167a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2225      	movs	r2, #37	; 0x25
 8001680:	2101      	movs	r1, #1
 8001682:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2224      	movs	r2, #36	; 0x24
 8001688:	2100      	movs	r1, #0
 800168a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001690:	2b00      	cmp	r3, #0
 8001692:	d005      	beq.n	80016a0 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	0010      	movs	r0, r2
 800169c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800169e:	46c0      	nop			; (mov r8, r8)
 80016a0:	46c0      	nop			; (mov r8, r8)
}
 80016a2:	46bd      	mov	sp, r7
 80016a4:	b004      	add	sp, #16
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	40020000 	.word	0x40020000

080016ac <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	60f8      	str	r0, [r7, #12]
 80016b4:	60b9      	str	r1, [r7, #8]
 80016b6:	607a      	str	r2, [r7, #4]
 80016b8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80016c2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d004      	beq.n	80016d6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016d0:	68fa      	ldr	r2, [r7, #12]
 80016d2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80016d4:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80016d6:	4b14      	ldr	r3, [pc, #80]	; (8001728 <DMA_SetConfig+0x7c>)
 80016d8:	6859      	ldr	r1, [r3, #4]
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016de:	221c      	movs	r2, #28
 80016e0:	4013      	ands	r3, r2
 80016e2:	2201      	movs	r2, #1
 80016e4:	409a      	lsls	r2, r3
 80016e6:	4b10      	ldr	r3, [pc, #64]	; (8001728 <DMA_SetConfig+0x7c>)
 80016e8:	430a      	orrs	r2, r1
 80016ea:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	683a      	ldr	r2, [r7, #0]
 80016f2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	2b10      	cmp	r3, #16
 80016fa:	d108      	bne.n	800170e <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	68ba      	ldr	r2, [r7, #8]
 800170a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800170c:	e007      	b.n	800171e <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	68ba      	ldr	r2, [r7, #8]
 8001714:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	60da      	str	r2, [r3, #12]
}
 800171e:	46c0      	nop			; (mov r8, r8)
 8001720:	46bd      	mov	sp, r7
 8001722:	b004      	add	sp, #16
 8001724:	bd80      	pop	{r7, pc}
 8001726:	46c0      	nop			; (mov r8, r8)
 8001728:	40020000 	.word	0x40020000

0800172c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001738:	089b      	lsrs	r3, r3, #2
 800173a:	4a10      	ldr	r2, [pc, #64]	; (800177c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 800173c:	4694      	mov	ip, r2
 800173e:	4463      	add	r3, ip
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	001a      	movs	r2, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	001a      	movs	r2, r3
 800174e:	23ff      	movs	r3, #255	; 0xff
 8001750:	4013      	ands	r3, r2
 8001752:	3b08      	subs	r3, #8
 8001754:	2114      	movs	r1, #20
 8001756:	0018      	movs	r0, r3
 8001758:	f7fe fce6 	bl	8000128 <__udivsi3>
 800175c:	0003      	movs	r3, r0
 800175e:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	4a07      	ldr	r2, [pc, #28]	; (8001780 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001764:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	221f      	movs	r2, #31
 800176a:	4013      	ands	r3, r2
 800176c:	2201      	movs	r2, #1
 800176e:	409a      	lsls	r2, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001774:	46c0      	nop			; (mov r8, r8)
 8001776:	46bd      	mov	sp, r7
 8001778:	b004      	add	sp, #16
 800177a:	bd80      	pop	{r7, pc}
 800177c:	10008200 	.word	0x10008200
 8001780:	40020880 	.word	0x40020880

08001784 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	223f      	movs	r2, #63	; 0x3f
 8001792:	4013      	ands	r3, r2
 8001794:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	4a0a      	ldr	r2, [pc, #40]	; (80017c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800179a:	4694      	mov	ip, r2
 800179c:	4463      	add	r3, ip
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	001a      	movs	r2, r3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a07      	ldr	r2, [pc, #28]	; (80017c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80017aa:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	3b01      	subs	r3, #1
 80017b0:	2203      	movs	r2, #3
 80017b2:	4013      	ands	r3, r2
 80017b4:	2201      	movs	r2, #1
 80017b6:	409a      	lsls	r2, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	659a      	str	r2, [r3, #88]	; 0x58
}
 80017bc:	46c0      	nop			; (mov r8, r8)
 80017be:	46bd      	mov	sp, r7
 80017c0:	b004      	add	sp, #16
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	1000823f 	.word	0x1000823f
 80017c8:	40020940 	.word	0x40020940

080017cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017d6:	2300      	movs	r3, #0
 80017d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017da:	e147      	b.n	8001a6c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2101      	movs	r1, #1
 80017e2:	697a      	ldr	r2, [r7, #20]
 80017e4:	4091      	lsls	r1, r2
 80017e6:	000a      	movs	r2, r1
 80017e8:	4013      	ands	r3, r2
 80017ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d100      	bne.n	80017f4 <HAL_GPIO_Init+0x28>
 80017f2:	e138      	b.n	8001a66 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	2203      	movs	r2, #3
 80017fa:	4013      	ands	r3, r2
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d005      	beq.n	800180c <HAL_GPIO_Init+0x40>
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	2203      	movs	r2, #3
 8001806:	4013      	ands	r3, r2
 8001808:	2b02      	cmp	r3, #2
 800180a:	d130      	bne.n	800186e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	005b      	lsls	r3, r3, #1
 8001816:	2203      	movs	r2, #3
 8001818:	409a      	lsls	r2, r3
 800181a:	0013      	movs	r3, r2
 800181c:	43da      	mvns	r2, r3
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	4013      	ands	r3, r2
 8001822:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	68da      	ldr	r2, [r3, #12]
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	409a      	lsls	r2, r3
 800182e:	0013      	movs	r3, r2
 8001830:	693a      	ldr	r2, [r7, #16]
 8001832:	4313      	orrs	r3, r2
 8001834:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	693a      	ldr	r2, [r7, #16]
 800183a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001842:	2201      	movs	r2, #1
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	409a      	lsls	r2, r3
 8001848:	0013      	movs	r3, r2
 800184a:	43da      	mvns	r2, r3
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	4013      	ands	r3, r2
 8001850:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	091b      	lsrs	r3, r3, #4
 8001858:	2201      	movs	r2, #1
 800185a:	401a      	ands	r2, r3
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	409a      	lsls	r2, r3
 8001860:	0013      	movs	r3, r2
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	4313      	orrs	r3, r2
 8001866:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	693a      	ldr	r2, [r7, #16]
 800186c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	2203      	movs	r2, #3
 8001874:	4013      	ands	r3, r2
 8001876:	2b03      	cmp	r3, #3
 8001878:	d017      	beq.n	80018aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	2203      	movs	r2, #3
 8001886:	409a      	lsls	r2, r3
 8001888:	0013      	movs	r3, r2
 800188a:	43da      	mvns	r2, r3
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	4013      	ands	r3, r2
 8001890:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	689a      	ldr	r2, [r3, #8]
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	409a      	lsls	r2, r3
 800189c:	0013      	movs	r3, r2
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	2203      	movs	r2, #3
 80018b0:	4013      	ands	r3, r2
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d123      	bne.n	80018fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	08da      	lsrs	r2, r3, #3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	3208      	adds	r2, #8
 80018be:	0092      	lsls	r2, r2, #2
 80018c0:	58d3      	ldr	r3, [r2, r3]
 80018c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	2207      	movs	r2, #7
 80018c8:	4013      	ands	r3, r2
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	220f      	movs	r2, #15
 80018ce:	409a      	lsls	r2, r3
 80018d0:	0013      	movs	r3, r2
 80018d2:	43da      	mvns	r2, r3
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	4013      	ands	r3, r2
 80018d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	691a      	ldr	r2, [r3, #16]
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	2107      	movs	r1, #7
 80018e2:	400b      	ands	r3, r1
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	409a      	lsls	r2, r3
 80018e8:	0013      	movs	r3, r2
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	08da      	lsrs	r2, r3, #3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	3208      	adds	r2, #8
 80018f8:	0092      	lsls	r2, r2, #2
 80018fa:	6939      	ldr	r1, [r7, #16]
 80018fc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	2203      	movs	r2, #3
 800190a:	409a      	lsls	r2, r3
 800190c:	0013      	movs	r3, r2
 800190e:	43da      	mvns	r2, r3
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	4013      	ands	r3, r2
 8001914:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	2203      	movs	r2, #3
 800191c:	401a      	ands	r2, r3
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	409a      	lsls	r2, r3
 8001924:	0013      	movs	r3, r2
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	4313      	orrs	r3, r2
 800192a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685a      	ldr	r2, [r3, #4]
 8001936:	23c0      	movs	r3, #192	; 0xc0
 8001938:	029b      	lsls	r3, r3, #10
 800193a:	4013      	ands	r3, r2
 800193c:	d100      	bne.n	8001940 <HAL_GPIO_Init+0x174>
 800193e:	e092      	b.n	8001a66 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001940:	4a50      	ldr	r2, [pc, #320]	; (8001a84 <HAL_GPIO_Init+0x2b8>)
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	089b      	lsrs	r3, r3, #2
 8001946:	3318      	adds	r3, #24
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	589b      	ldr	r3, [r3, r2]
 800194c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	2203      	movs	r2, #3
 8001952:	4013      	ands	r3, r2
 8001954:	00db      	lsls	r3, r3, #3
 8001956:	220f      	movs	r2, #15
 8001958:	409a      	lsls	r2, r3
 800195a:	0013      	movs	r3, r2
 800195c:	43da      	mvns	r2, r3
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	4013      	ands	r3, r2
 8001962:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	23a0      	movs	r3, #160	; 0xa0
 8001968:	05db      	lsls	r3, r3, #23
 800196a:	429a      	cmp	r2, r3
 800196c:	d013      	beq.n	8001996 <HAL_GPIO_Init+0x1ca>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4a45      	ldr	r2, [pc, #276]	; (8001a88 <HAL_GPIO_Init+0x2bc>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d00d      	beq.n	8001992 <HAL_GPIO_Init+0x1c6>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4a44      	ldr	r2, [pc, #272]	; (8001a8c <HAL_GPIO_Init+0x2c0>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d007      	beq.n	800198e <HAL_GPIO_Init+0x1c2>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a43      	ldr	r2, [pc, #268]	; (8001a90 <HAL_GPIO_Init+0x2c4>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d101      	bne.n	800198a <HAL_GPIO_Init+0x1be>
 8001986:	2303      	movs	r3, #3
 8001988:	e006      	b.n	8001998 <HAL_GPIO_Init+0x1cc>
 800198a:	2305      	movs	r3, #5
 800198c:	e004      	b.n	8001998 <HAL_GPIO_Init+0x1cc>
 800198e:	2302      	movs	r3, #2
 8001990:	e002      	b.n	8001998 <HAL_GPIO_Init+0x1cc>
 8001992:	2301      	movs	r3, #1
 8001994:	e000      	b.n	8001998 <HAL_GPIO_Init+0x1cc>
 8001996:	2300      	movs	r3, #0
 8001998:	697a      	ldr	r2, [r7, #20]
 800199a:	2103      	movs	r1, #3
 800199c:	400a      	ands	r2, r1
 800199e:	00d2      	lsls	r2, r2, #3
 80019a0:	4093      	lsls	r3, r2
 80019a2:	693a      	ldr	r2, [r7, #16]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80019a8:	4936      	ldr	r1, [pc, #216]	; (8001a84 <HAL_GPIO_Init+0x2b8>)
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	089b      	lsrs	r3, r3, #2
 80019ae:	3318      	adds	r3, #24
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019b6:	4b33      	ldr	r3, [pc, #204]	; (8001a84 <HAL_GPIO_Init+0x2b8>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	43da      	mvns	r2, r3
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	4013      	ands	r3, r2
 80019c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	685a      	ldr	r2, [r3, #4]
 80019ca:	2380      	movs	r3, #128	; 0x80
 80019cc:	035b      	lsls	r3, r3, #13
 80019ce:	4013      	ands	r3, r2
 80019d0:	d003      	beq.n	80019da <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80019da:	4b2a      	ldr	r3, [pc, #168]	; (8001a84 <HAL_GPIO_Init+0x2b8>)
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80019e0:	4b28      	ldr	r3, [pc, #160]	; (8001a84 <HAL_GPIO_Init+0x2b8>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	43da      	mvns	r2, r3
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	4013      	ands	r3, r2
 80019ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	685a      	ldr	r2, [r3, #4]
 80019f4:	2380      	movs	r3, #128	; 0x80
 80019f6:	039b      	lsls	r3, r3, #14
 80019f8:	4013      	ands	r3, r2
 80019fa:	d003      	beq.n	8001a04 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80019fc:	693a      	ldr	r2, [r7, #16]
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a04:	4b1f      	ldr	r3, [pc, #124]	; (8001a84 <HAL_GPIO_Init+0x2b8>)
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001a0a:	4a1e      	ldr	r2, [pc, #120]	; (8001a84 <HAL_GPIO_Init+0x2b8>)
 8001a0c:	2384      	movs	r3, #132	; 0x84
 8001a0e:	58d3      	ldr	r3, [r2, r3]
 8001a10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	43da      	mvns	r2, r3
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	4013      	ands	r3, r2
 8001a1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685a      	ldr	r2, [r3, #4]
 8001a20:	2380      	movs	r3, #128	; 0x80
 8001a22:	029b      	lsls	r3, r3, #10
 8001a24:	4013      	ands	r3, r2
 8001a26:	d003      	beq.n	8001a30 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001a28:	693a      	ldr	r2, [r7, #16]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a30:	4914      	ldr	r1, [pc, #80]	; (8001a84 <HAL_GPIO_Init+0x2b8>)
 8001a32:	2284      	movs	r2, #132	; 0x84
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001a38:	4a12      	ldr	r2, [pc, #72]	; (8001a84 <HAL_GPIO_Init+0x2b8>)
 8001a3a:	2380      	movs	r3, #128	; 0x80
 8001a3c:	58d3      	ldr	r3, [r2, r3]
 8001a3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	43da      	mvns	r2, r3
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	4013      	ands	r3, r2
 8001a48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	685a      	ldr	r2, [r3, #4]
 8001a4e:	2380      	movs	r3, #128	; 0x80
 8001a50:	025b      	lsls	r3, r3, #9
 8001a52:	4013      	ands	r3, r2
 8001a54:	d003      	beq.n	8001a5e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001a5e:	4909      	ldr	r1, [pc, #36]	; (8001a84 <HAL_GPIO_Init+0x2b8>)
 8001a60:	2280      	movs	r2, #128	; 0x80
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	40da      	lsrs	r2, r3
 8001a74:	1e13      	subs	r3, r2, #0
 8001a76:	d000      	beq.n	8001a7a <HAL_GPIO_Init+0x2ae>
 8001a78:	e6b0      	b.n	80017dc <HAL_GPIO_Init+0x10>
  }
}
 8001a7a:	46c0      	nop			; (mov r8, r8)
 8001a7c:	46c0      	nop			; (mov r8, r8)
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	b006      	add	sp, #24
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	40021800 	.word	0x40021800
 8001a88:	50000400 	.word	0x50000400
 8001a8c:	50000800 	.word	0x50000800
 8001a90:	50000c00 	.word	0x50000c00

08001a94 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a98:	4b04      	ldr	r3, [pc, #16]	; (8001aac <HAL_PWR_EnableBkUpAccess+0x18>)
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	4b03      	ldr	r3, [pc, #12]	; (8001aac <HAL_PWR_EnableBkUpAccess+0x18>)
 8001a9e:	2180      	movs	r1, #128	; 0x80
 8001aa0:	0049      	lsls	r1, r1, #1
 8001aa2:	430a      	orrs	r2, r1
 8001aa4:	601a      	str	r2, [r3, #0]
}
 8001aa6:	46c0      	nop			; (mov r8, r8)
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	40007000 	.word	0x40007000

08001ab0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001ab8:	4b19      	ldr	r3, [pc, #100]	; (8001b20 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a19      	ldr	r2, [pc, #100]	; (8001b24 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001abe:	4013      	ands	r3, r2
 8001ac0:	0019      	movs	r1, r3
 8001ac2:	4b17      	ldr	r3, [pc, #92]	; (8001b20 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001ac4:	687a      	ldr	r2, [r7, #4]
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	2380      	movs	r3, #128	; 0x80
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d11f      	bne.n	8001b14 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001ad4:	4b14      	ldr	r3, [pc, #80]	; (8001b28 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	0013      	movs	r3, r2
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	189b      	adds	r3, r3, r2
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	4912      	ldr	r1, [pc, #72]	; (8001b2c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001ae2:	0018      	movs	r0, r3
 8001ae4:	f7fe fb20 	bl	8000128 <__udivsi3>
 8001ae8:	0003      	movs	r3, r0
 8001aea:	3301      	adds	r3, #1
 8001aec:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001aee:	e008      	b.n	8001b02 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d003      	beq.n	8001afe <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	3b01      	subs	r3, #1
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	e001      	b.n	8001b02 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e009      	b.n	8001b16 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b02:	4b07      	ldr	r3, [pc, #28]	; (8001b20 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001b04:	695a      	ldr	r2, [r3, #20]
 8001b06:	2380      	movs	r3, #128	; 0x80
 8001b08:	00db      	lsls	r3, r3, #3
 8001b0a:	401a      	ands	r2, r3
 8001b0c:	2380      	movs	r3, #128	; 0x80
 8001b0e:	00db      	lsls	r3, r3, #3
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d0ed      	beq.n	8001af0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001b14:	2300      	movs	r3, #0
}
 8001b16:	0018      	movs	r0, r3
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	b004      	add	sp, #16
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	46c0      	nop			; (mov r8, r8)
 8001b20:	40007000 	.word	0x40007000
 8001b24:	fffff9ff 	.word	0xfffff9ff
 8001b28:	20000008 	.word	0x20000008
 8001b2c:	000f4240 	.word	0x000f4240

08001b30 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001b34:	4b03      	ldr	r3, [pc, #12]	; (8001b44 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001b36:	689a      	ldr	r2, [r3, #8]
 8001b38:	23e0      	movs	r3, #224	; 0xe0
 8001b3a:	01db      	lsls	r3, r3, #7
 8001b3c:	4013      	ands	r3, r2
}
 8001b3e:	0018      	movs	r0, r3
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40021000 	.word	0x40021000

08001b48 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b088      	sub	sp, #32
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d101      	bne.n	8001b5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e2fe      	b.n	8002158 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	2201      	movs	r2, #1
 8001b60:	4013      	ands	r3, r2
 8001b62:	d100      	bne.n	8001b66 <HAL_RCC_OscConfig+0x1e>
 8001b64:	e07c      	b.n	8001c60 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b66:	4bc3      	ldr	r3, [pc, #780]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	2238      	movs	r2, #56	; 0x38
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b70:	4bc0      	ldr	r3, [pc, #768]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	2203      	movs	r2, #3
 8001b76:	4013      	ands	r3, r2
 8001b78:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001b7a:	69bb      	ldr	r3, [r7, #24]
 8001b7c:	2b10      	cmp	r3, #16
 8001b7e:	d102      	bne.n	8001b86 <HAL_RCC_OscConfig+0x3e>
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	2b03      	cmp	r3, #3
 8001b84:	d002      	beq.n	8001b8c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001b86:	69bb      	ldr	r3, [r7, #24]
 8001b88:	2b08      	cmp	r3, #8
 8001b8a:	d10b      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b8c:	4bb9      	ldr	r3, [pc, #740]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	2380      	movs	r3, #128	; 0x80
 8001b92:	029b      	lsls	r3, r3, #10
 8001b94:	4013      	ands	r3, r2
 8001b96:	d062      	beq.n	8001c5e <HAL_RCC_OscConfig+0x116>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d15e      	bne.n	8001c5e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e2d9      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685a      	ldr	r2, [r3, #4]
 8001ba8:	2380      	movs	r3, #128	; 0x80
 8001baa:	025b      	lsls	r3, r3, #9
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d107      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x78>
 8001bb0:	4bb0      	ldr	r3, [pc, #704]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	4baf      	ldr	r3, [pc, #700]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001bb6:	2180      	movs	r1, #128	; 0x80
 8001bb8:	0249      	lsls	r1, r1, #9
 8001bba:	430a      	orrs	r2, r1
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	e020      	b.n	8001c02 <HAL_RCC_OscConfig+0xba>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685a      	ldr	r2, [r3, #4]
 8001bc4:	23a0      	movs	r3, #160	; 0xa0
 8001bc6:	02db      	lsls	r3, r3, #11
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d10e      	bne.n	8001bea <HAL_RCC_OscConfig+0xa2>
 8001bcc:	4ba9      	ldr	r3, [pc, #676]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	4ba8      	ldr	r3, [pc, #672]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001bd2:	2180      	movs	r1, #128	; 0x80
 8001bd4:	02c9      	lsls	r1, r1, #11
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	601a      	str	r2, [r3, #0]
 8001bda:	4ba6      	ldr	r3, [pc, #664]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	4ba5      	ldr	r3, [pc, #660]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001be0:	2180      	movs	r1, #128	; 0x80
 8001be2:	0249      	lsls	r1, r1, #9
 8001be4:	430a      	orrs	r2, r1
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	e00b      	b.n	8001c02 <HAL_RCC_OscConfig+0xba>
 8001bea:	4ba2      	ldr	r3, [pc, #648]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	4ba1      	ldr	r3, [pc, #644]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001bf0:	49a1      	ldr	r1, [pc, #644]	; (8001e78 <HAL_RCC_OscConfig+0x330>)
 8001bf2:	400a      	ands	r2, r1
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	4b9f      	ldr	r3, [pc, #636]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	4b9e      	ldr	r3, [pc, #632]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001bfc:	499f      	ldr	r1, [pc, #636]	; (8001e7c <HAL_RCC_OscConfig+0x334>)
 8001bfe:	400a      	ands	r2, r1
 8001c00:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d014      	beq.n	8001c34 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c0a:	f7ff f9b5 	bl	8000f78 <HAL_GetTick>
 8001c0e:	0003      	movs	r3, r0
 8001c10:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c14:	f7ff f9b0 	bl	8000f78 <HAL_GetTick>
 8001c18:	0002      	movs	r2, r0
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b64      	cmp	r3, #100	; 0x64
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e298      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c26:	4b93      	ldr	r3, [pc, #588]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	2380      	movs	r3, #128	; 0x80
 8001c2c:	029b      	lsls	r3, r3, #10
 8001c2e:	4013      	ands	r3, r2
 8001c30:	d0f0      	beq.n	8001c14 <HAL_RCC_OscConfig+0xcc>
 8001c32:	e015      	b.n	8001c60 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c34:	f7ff f9a0 	bl	8000f78 <HAL_GetTick>
 8001c38:	0003      	movs	r3, r0
 8001c3a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c3c:	e008      	b.n	8001c50 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c3e:	f7ff f99b 	bl	8000f78 <HAL_GetTick>
 8001c42:	0002      	movs	r2, r0
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	2b64      	cmp	r3, #100	; 0x64
 8001c4a:	d901      	bls.n	8001c50 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	e283      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c50:	4b88      	ldr	r3, [pc, #544]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	2380      	movs	r3, #128	; 0x80
 8001c56:	029b      	lsls	r3, r3, #10
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d1f0      	bne.n	8001c3e <HAL_RCC_OscConfig+0xf6>
 8001c5c:	e000      	b.n	8001c60 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c5e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2202      	movs	r2, #2
 8001c66:	4013      	ands	r3, r2
 8001c68:	d100      	bne.n	8001c6c <HAL_RCC_OscConfig+0x124>
 8001c6a:	e099      	b.n	8001da0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c6c:	4b81      	ldr	r3, [pc, #516]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	2238      	movs	r2, #56	; 0x38
 8001c72:	4013      	ands	r3, r2
 8001c74:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c76:	4b7f      	ldr	r3, [pc, #508]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001c78:	68db      	ldr	r3, [r3, #12]
 8001c7a:	2203      	movs	r2, #3
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	2b10      	cmp	r3, #16
 8001c84:	d102      	bne.n	8001c8c <HAL_RCC_OscConfig+0x144>
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d002      	beq.n	8001c92 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d135      	bne.n	8001cfe <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c92:	4b78      	ldr	r3, [pc, #480]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	2380      	movs	r3, #128	; 0x80
 8001c98:	00db      	lsls	r3, r3, #3
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	d005      	beq.n	8001caa <HAL_RCC_OscConfig+0x162>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	68db      	ldr	r3, [r3, #12]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d101      	bne.n	8001caa <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e256      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001caa:	4b72      	ldr	r3, [pc, #456]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	4a74      	ldr	r2, [pc, #464]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	0019      	movs	r1, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	695b      	ldr	r3, [r3, #20]
 8001cb8:	021a      	lsls	r2, r3, #8
 8001cba:	4b6e      	ldr	r3, [pc, #440]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001cbc:	430a      	orrs	r2, r1
 8001cbe:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d112      	bne.n	8001cec <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001cc6:	4b6b      	ldr	r3, [pc, #428]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a6e      	ldr	r2, [pc, #440]	; (8001e84 <HAL_RCC_OscConfig+0x33c>)
 8001ccc:	4013      	ands	r3, r2
 8001cce:	0019      	movs	r1, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	691a      	ldr	r2, [r3, #16]
 8001cd4:	4b67      	ldr	r3, [pc, #412]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001cda:	4b66      	ldr	r3, [pc, #408]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	0adb      	lsrs	r3, r3, #11
 8001ce0:	2207      	movs	r2, #7
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	4a68      	ldr	r2, [pc, #416]	; (8001e88 <HAL_RCC_OscConfig+0x340>)
 8001ce6:	40da      	lsrs	r2, r3
 8001ce8:	4b68      	ldr	r3, [pc, #416]	; (8001e8c <HAL_RCC_OscConfig+0x344>)
 8001cea:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001cec:	4b68      	ldr	r3, [pc, #416]	; (8001e90 <HAL_RCC_OscConfig+0x348>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	0018      	movs	r0, r3
 8001cf2:	f7ff f8e5 	bl	8000ec0 <HAL_InitTick>
 8001cf6:	1e03      	subs	r3, r0, #0
 8001cf8:	d051      	beq.n	8001d9e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e22c      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d030      	beq.n	8001d68 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001d06:	4b5b      	ldr	r3, [pc, #364]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a5e      	ldr	r2, [pc, #376]	; (8001e84 <HAL_RCC_OscConfig+0x33c>)
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	0019      	movs	r1, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	691a      	ldr	r2, [r3, #16]
 8001d14:	4b57      	ldr	r3, [pc, #348]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001d16:	430a      	orrs	r2, r1
 8001d18:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001d1a:	4b56      	ldr	r3, [pc, #344]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	4b55      	ldr	r3, [pc, #340]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001d20:	2180      	movs	r1, #128	; 0x80
 8001d22:	0049      	lsls	r1, r1, #1
 8001d24:	430a      	orrs	r2, r1
 8001d26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d28:	f7ff f926 	bl	8000f78 <HAL_GetTick>
 8001d2c:	0003      	movs	r3, r0
 8001d2e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d30:	e008      	b.n	8001d44 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d32:	f7ff f921 	bl	8000f78 <HAL_GetTick>
 8001d36:	0002      	movs	r2, r0
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d901      	bls.n	8001d44 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001d40:	2303      	movs	r3, #3
 8001d42:	e209      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d44:	4b4b      	ldr	r3, [pc, #300]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	2380      	movs	r3, #128	; 0x80
 8001d4a:	00db      	lsls	r3, r3, #3
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	d0f0      	beq.n	8001d32 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d50:	4b48      	ldr	r3, [pc, #288]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	4a4a      	ldr	r2, [pc, #296]	; (8001e80 <HAL_RCC_OscConfig+0x338>)
 8001d56:	4013      	ands	r3, r2
 8001d58:	0019      	movs	r1, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	695b      	ldr	r3, [r3, #20]
 8001d5e:	021a      	lsls	r2, r3, #8
 8001d60:	4b44      	ldr	r3, [pc, #272]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001d62:	430a      	orrs	r2, r1
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	e01b      	b.n	8001da0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001d68:	4b42      	ldr	r3, [pc, #264]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	4b41      	ldr	r3, [pc, #260]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001d6e:	4949      	ldr	r1, [pc, #292]	; (8001e94 <HAL_RCC_OscConfig+0x34c>)
 8001d70:	400a      	ands	r2, r1
 8001d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d74:	f7ff f900 	bl	8000f78 <HAL_GetTick>
 8001d78:	0003      	movs	r3, r0
 8001d7a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d7c:	e008      	b.n	8001d90 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d7e:	f7ff f8fb 	bl	8000f78 <HAL_GetTick>
 8001d82:	0002      	movs	r2, r0
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	1ad3      	subs	r3, r2, r3
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d901      	bls.n	8001d90 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	e1e3      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d90:	4b38      	ldr	r3, [pc, #224]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	2380      	movs	r3, #128	; 0x80
 8001d96:	00db      	lsls	r3, r3, #3
 8001d98:	4013      	ands	r3, r2
 8001d9a:	d1f0      	bne.n	8001d7e <HAL_RCC_OscConfig+0x236>
 8001d9c:	e000      	b.n	8001da0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d9e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	2208      	movs	r2, #8
 8001da6:	4013      	ands	r3, r2
 8001da8:	d047      	beq.n	8001e3a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001daa:	4b32      	ldr	r3, [pc, #200]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	2238      	movs	r2, #56	; 0x38
 8001db0:	4013      	ands	r3, r2
 8001db2:	2b18      	cmp	r3, #24
 8001db4:	d10a      	bne.n	8001dcc <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001db6:	4b2f      	ldr	r3, [pc, #188]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001db8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dba:	2202      	movs	r2, #2
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	d03c      	beq.n	8001e3a <HAL_RCC_OscConfig+0x2f2>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d138      	bne.n	8001e3a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e1c5      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	699b      	ldr	r3, [r3, #24]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d019      	beq.n	8001e08 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001dd4:	4b27      	ldr	r3, [pc, #156]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001dd6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001dd8:	4b26      	ldr	r3, [pc, #152]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001dda:	2101      	movs	r1, #1
 8001ddc:	430a      	orrs	r2, r1
 8001dde:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001de0:	f7ff f8ca 	bl	8000f78 <HAL_GetTick>
 8001de4:	0003      	movs	r3, r0
 8001de6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001de8:	e008      	b.n	8001dfc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dea:	f7ff f8c5 	bl	8000f78 <HAL_GetTick>
 8001dee:	0002      	movs	r2, r0
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d901      	bls.n	8001dfc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e1ad      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001dfc:	4b1d      	ldr	r3, [pc, #116]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001dfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e00:	2202      	movs	r2, #2
 8001e02:	4013      	ands	r3, r2
 8001e04:	d0f1      	beq.n	8001dea <HAL_RCC_OscConfig+0x2a2>
 8001e06:	e018      	b.n	8001e3a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001e08:	4b1a      	ldr	r3, [pc, #104]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001e0a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e0c:	4b19      	ldr	r3, [pc, #100]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001e0e:	2101      	movs	r1, #1
 8001e10:	438a      	bics	r2, r1
 8001e12:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e14:	f7ff f8b0 	bl	8000f78 <HAL_GetTick>
 8001e18:	0003      	movs	r3, r0
 8001e1a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e1c:	e008      	b.n	8001e30 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e1e:	f7ff f8ab 	bl	8000f78 <HAL_GetTick>
 8001e22:	0002      	movs	r2, r0
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	2b02      	cmp	r3, #2
 8001e2a:	d901      	bls.n	8001e30 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	e193      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e30:	4b10      	ldr	r3, [pc, #64]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001e32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e34:	2202      	movs	r2, #2
 8001e36:	4013      	ands	r3, r2
 8001e38:	d1f1      	bne.n	8001e1e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	2204      	movs	r2, #4
 8001e40:	4013      	ands	r3, r2
 8001e42:	d100      	bne.n	8001e46 <HAL_RCC_OscConfig+0x2fe>
 8001e44:	e0c6      	b.n	8001fd4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e46:	231f      	movs	r3, #31
 8001e48:	18fb      	adds	r3, r7, r3
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001e4e:	4b09      	ldr	r3, [pc, #36]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	2238      	movs	r2, #56	; 0x38
 8001e54:	4013      	ands	r3, r2
 8001e56:	2b20      	cmp	r3, #32
 8001e58:	d11e      	bne.n	8001e98 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001e5a:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <HAL_RCC_OscConfig+0x32c>)
 8001e5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e5e:	2202      	movs	r2, #2
 8001e60:	4013      	ands	r3, r2
 8001e62:	d100      	bne.n	8001e66 <HAL_RCC_OscConfig+0x31e>
 8001e64:	e0b6      	b.n	8001fd4 <HAL_RCC_OscConfig+0x48c>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d000      	beq.n	8001e70 <HAL_RCC_OscConfig+0x328>
 8001e6e:	e0b1      	b.n	8001fd4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e171      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
 8001e74:	40021000 	.word	0x40021000
 8001e78:	fffeffff 	.word	0xfffeffff
 8001e7c:	fffbffff 	.word	0xfffbffff
 8001e80:	ffff80ff 	.word	0xffff80ff
 8001e84:	ffffc7ff 	.word	0xffffc7ff
 8001e88:	00f42400 	.word	0x00f42400
 8001e8c:	20000008 	.word	0x20000008
 8001e90:	2000000c 	.word	0x2000000c
 8001e94:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001e98:	4bb1      	ldr	r3, [pc, #708]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001e9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e9c:	2380      	movs	r3, #128	; 0x80
 8001e9e:	055b      	lsls	r3, r3, #21
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	d101      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x360>
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e000      	b.n	8001eaa <HAL_RCC_OscConfig+0x362>
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d011      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001eae:	4bac      	ldr	r3, [pc, #688]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001eb0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001eb2:	4bab      	ldr	r3, [pc, #684]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001eb4:	2180      	movs	r1, #128	; 0x80
 8001eb6:	0549      	lsls	r1, r1, #21
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	63da      	str	r2, [r3, #60]	; 0x3c
 8001ebc:	4ba8      	ldr	r3, [pc, #672]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001ebe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ec0:	2380      	movs	r3, #128	; 0x80
 8001ec2:	055b      	lsls	r3, r3, #21
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001eca:	231f      	movs	r3, #31
 8001ecc:	18fb      	adds	r3, r7, r3
 8001ece:	2201      	movs	r2, #1
 8001ed0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ed2:	4ba4      	ldr	r3, [pc, #656]	; (8002164 <HAL_RCC_OscConfig+0x61c>)
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	2380      	movs	r3, #128	; 0x80
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	4013      	ands	r3, r2
 8001edc:	d11a      	bne.n	8001f14 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ede:	4ba1      	ldr	r3, [pc, #644]	; (8002164 <HAL_RCC_OscConfig+0x61c>)
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	4ba0      	ldr	r3, [pc, #640]	; (8002164 <HAL_RCC_OscConfig+0x61c>)
 8001ee4:	2180      	movs	r1, #128	; 0x80
 8001ee6:	0049      	lsls	r1, r1, #1
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001eec:	f7ff f844 	bl	8000f78 <HAL_GetTick>
 8001ef0:	0003      	movs	r3, r0
 8001ef2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ef4:	e008      	b.n	8001f08 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ef6:	f7ff f83f 	bl	8000f78 <HAL_GetTick>
 8001efa:	0002      	movs	r2, r0
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	1ad3      	subs	r3, r2, r3
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d901      	bls.n	8001f08 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001f04:	2303      	movs	r3, #3
 8001f06:	e127      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f08:	4b96      	ldr	r3, [pc, #600]	; (8002164 <HAL_RCC_OscConfig+0x61c>)
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	2380      	movs	r3, #128	; 0x80
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	4013      	ands	r3, r2
 8001f12:	d0f0      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	d106      	bne.n	8001f2a <HAL_RCC_OscConfig+0x3e2>
 8001f1c:	4b90      	ldr	r3, [pc, #576]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001f1e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f20:	4b8f      	ldr	r3, [pc, #572]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001f22:	2101      	movs	r1, #1
 8001f24:	430a      	orrs	r2, r1
 8001f26:	65da      	str	r2, [r3, #92]	; 0x5c
 8001f28:	e01c      	b.n	8001f64 <HAL_RCC_OscConfig+0x41c>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	2b05      	cmp	r3, #5
 8001f30:	d10c      	bne.n	8001f4c <HAL_RCC_OscConfig+0x404>
 8001f32:	4b8b      	ldr	r3, [pc, #556]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001f34:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f36:	4b8a      	ldr	r3, [pc, #552]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001f38:	2104      	movs	r1, #4
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	65da      	str	r2, [r3, #92]	; 0x5c
 8001f3e:	4b88      	ldr	r3, [pc, #544]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001f40:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f42:	4b87      	ldr	r3, [pc, #540]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001f44:	2101      	movs	r1, #1
 8001f46:	430a      	orrs	r2, r1
 8001f48:	65da      	str	r2, [r3, #92]	; 0x5c
 8001f4a:	e00b      	b.n	8001f64 <HAL_RCC_OscConfig+0x41c>
 8001f4c:	4b84      	ldr	r3, [pc, #528]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001f4e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f50:	4b83      	ldr	r3, [pc, #524]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001f52:	2101      	movs	r1, #1
 8001f54:	438a      	bics	r2, r1
 8001f56:	65da      	str	r2, [r3, #92]	; 0x5c
 8001f58:	4b81      	ldr	r3, [pc, #516]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001f5a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f5c:	4b80      	ldr	r3, [pc, #512]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001f5e:	2104      	movs	r1, #4
 8001f60:	438a      	bics	r2, r1
 8001f62:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d014      	beq.n	8001f96 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f6c:	f7ff f804 	bl	8000f78 <HAL_GetTick>
 8001f70:	0003      	movs	r3, r0
 8001f72:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f74:	e009      	b.n	8001f8a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f76:	f7fe ffff 	bl	8000f78 <HAL_GetTick>
 8001f7a:	0002      	movs	r2, r0
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	4a79      	ldr	r2, [pc, #484]	; (8002168 <HAL_RCC_OscConfig+0x620>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d901      	bls.n	8001f8a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e0e6      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f8a:	4b75      	ldr	r3, [pc, #468]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001f8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f8e:	2202      	movs	r2, #2
 8001f90:	4013      	ands	r3, r2
 8001f92:	d0f0      	beq.n	8001f76 <HAL_RCC_OscConfig+0x42e>
 8001f94:	e013      	b.n	8001fbe <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f96:	f7fe ffef 	bl	8000f78 <HAL_GetTick>
 8001f9a:	0003      	movs	r3, r0
 8001f9c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f9e:	e009      	b.n	8001fb4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fa0:	f7fe ffea 	bl	8000f78 <HAL_GetTick>
 8001fa4:	0002      	movs	r2, r0
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	4a6f      	ldr	r2, [pc, #444]	; (8002168 <HAL_RCC_OscConfig+0x620>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d901      	bls.n	8001fb4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	e0d1      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001fb4:	4b6a      	ldr	r3, [pc, #424]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fb8:	2202      	movs	r2, #2
 8001fba:	4013      	ands	r3, r2
 8001fbc:	d1f0      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001fbe:	231f      	movs	r3, #31
 8001fc0:	18fb      	adds	r3, r7, r3
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d105      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001fc8:	4b65      	ldr	r3, [pc, #404]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001fca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001fcc:	4b64      	ldr	r3, [pc, #400]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001fce:	4967      	ldr	r1, [pc, #412]	; (800216c <HAL_RCC_OscConfig+0x624>)
 8001fd0:	400a      	ands	r2, r1
 8001fd2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	69db      	ldr	r3, [r3, #28]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d100      	bne.n	8001fde <HAL_RCC_OscConfig+0x496>
 8001fdc:	e0bb      	b.n	8002156 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fde:	4b60      	ldr	r3, [pc, #384]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	2238      	movs	r2, #56	; 0x38
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	2b10      	cmp	r3, #16
 8001fe8:	d100      	bne.n	8001fec <HAL_RCC_OscConfig+0x4a4>
 8001fea:	e07b      	b.n	80020e4 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	69db      	ldr	r3, [r3, #28]
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d156      	bne.n	80020a2 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ff4:	4b5a      	ldr	r3, [pc, #360]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	4b59      	ldr	r3, [pc, #356]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8001ffa:	495d      	ldr	r1, [pc, #372]	; (8002170 <HAL_RCC_OscConfig+0x628>)
 8001ffc:	400a      	ands	r2, r1
 8001ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002000:	f7fe ffba 	bl	8000f78 <HAL_GetTick>
 8002004:	0003      	movs	r3, r0
 8002006:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002008:	e008      	b.n	800201c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800200a:	f7fe ffb5 	bl	8000f78 <HAL_GetTick>
 800200e:	0002      	movs	r2, r0
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	2b02      	cmp	r3, #2
 8002016:	d901      	bls.n	800201c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002018:	2303      	movs	r3, #3
 800201a:	e09d      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800201c:	4b50      	ldr	r3, [pc, #320]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	2380      	movs	r3, #128	; 0x80
 8002022:	049b      	lsls	r3, r3, #18
 8002024:	4013      	ands	r3, r2
 8002026:	d1f0      	bne.n	800200a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002028:	4b4d      	ldr	r3, [pc, #308]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	4a51      	ldr	r2, [pc, #324]	; (8002174 <HAL_RCC_OscConfig+0x62c>)
 800202e:	4013      	ands	r3, r2
 8002030:	0019      	movs	r1, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6a1a      	ldr	r2, [r3, #32]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800203a:	431a      	orrs	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002040:	021b      	lsls	r3, r3, #8
 8002042:	431a      	orrs	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002048:	431a      	orrs	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204e:	431a      	orrs	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002054:	431a      	orrs	r2, r3
 8002056:	4b42      	ldr	r3, [pc, #264]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8002058:	430a      	orrs	r2, r1
 800205a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800205c:	4b40      	ldr	r3, [pc, #256]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	4b3f      	ldr	r3, [pc, #252]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8002062:	2180      	movs	r1, #128	; 0x80
 8002064:	0449      	lsls	r1, r1, #17
 8002066:	430a      	orrs	r2, r1
 8002068:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800206a:	4b3d      	ldr	r3, [pc, #244]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 800206c:	68da      	ldr	r2, [r3, #12]
 800206e:	4b3c      	ldr	r3, [pc, #240]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8002070:	2180      	movs	r1, #128	; 0x80
 8002072:	0549      	lsls	r1, r1, #21
 8002074:	430a      	orrs	r2, r1
 8002076:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002078:	f7fe ff7e 	bl	8000f78 <HAL_GetTick>
 800207c:	0003      	movs	r3, r0
 800207e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002080:	e008      	b.n	8002094 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002082:	f7fe ff79 	bl	8000f78 <HAL_GetTick>
 8002086:	0002      	movs	r2, r0
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	1ad3      	subs	r3, r2, r3
 800208c:	2b02      	cmp	r3, #2
 800208e:	d901      	bls.n	8002094 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002090:	2303      	movs	r3, #3
 8002092:	e061      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002094:	4b32      	ldr	r3, [pc, #200]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	2380      	movs	r3, #128	; 0x80
 800209a:	049b      	lsls	r3, r3, #18
 800209c:	4013      	ands	r3, r2
 800209e:	d0f0      	beq.n	8002082 <HAL_RCC_OscConfig+0x53a>
 80020a0:	e059      	b.n	8002156 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020a2:	4b2f      	ldr	r3, [pc, #188]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	4b2e      	ldr	r3, [pc, #184]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 80020a8:	4931      	ldr	r1, [pc, #196]	; (8002170 <HAL_RCC_OscConfig+0x628>)
 80020aa:	400a      	ands	r2, r1
 80020ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ae:	f7fe ff63 	bl	8000f78 <HAL_GetTick>
 80020b2:	0003      	movs	r3, r0
 80020b4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020b6:	e008      	b.n	80020ca <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020b8:	f7fe ff5e 	bl	8000f78 <HAL_GetTick>
 80020bc:	0002      	movs	r2, r0
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	2b02      	cmp	r3, #2
 80020c4:	d901      	bls.n	80020ca <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e046      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020ca:	4b25      	ldr	r3, [pc, #148]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	2380      	movs	r3, #128	; 0x80
 80020d0:	049b      	lsls	r3, r3, #18
 80020d2:	4013      	ands	r3, r2
 80020d4:	d1f0      	bne.n	80020b8 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80020d6:	4b22      	ldr	r3, [pc, #136]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 80020d8:	68da      	ldr	r2, [r3, #12]
 80020da:	4b21      	ldr	r3, [pc, #132]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 80020dc:	4926      	ldr	r1, [pc, #152]	; (8002178 <HAL_RCC_OscConfig+0x630>)
 80020de:	400a      	ands	r2, r1
 80020e0:	60da      	str	r2, [r3, #12]
 80020e2:	e038      	b.n	8002156 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	69db      	ldr	r3, [r3, #28]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d101      	bne.n	80020f0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e033      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80020f0:	4b1b      	ldr	r3, [pc, #108]	; (8002160 <HAL_RCC_OscConfig+0x618>)
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	2203      	movs	r2, #3
 80020fa:	401a      	ands	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6a1b      	ldr	r3, [r3, #32]
 8002100:	429a      	cmp	r2, r3
 8002102:	d126      	bne.n	8002152 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	2270      	movs	r2, #112	; 0x70
 8002108:	401a      	ands	r2, r3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800210e:	429a      	cmp	r2, r3
 8002110:	d11f      	bne.n	8002152 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002112:	697a      	ldr	r2, [r7, #20]
 8002114:	23fe      	movs	r3, #254	; 0xfe
 8002116:	01db      	lsls	r3, r3, #7
 8002118:	401a      	ands	r2, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800211e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002120:	429a      	cmp	r2, r3
 8002122:	d116      	bne.n	8002152 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002124:	697a      	ldr	r2, [r7, #20]
 8002126:	23f8      	movs	r3, #248	; 0xf8
 8002128:	039b      	lsls	r3, r3, #14
 800212a:	401a      	ands	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002130:	429a      	cmp	r2, r3
 8002132:	d10e      	bne.n	8002152 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002134:	697a      	ldr	r2, [r7, #20]
 8002136:	23e0      	movs	r3, #224	; 0xe0
 8002138:	051b      	lsls	r3, r3, #20
 800213a:	401a      	ands	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002140:	429a      	cmp	r2, r3
 8002142:	d106      	bne.n	8002152 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	0f5b      	lsrs	r3, r3, #29
 8002148:	075a      	lsls	r2, r3, #29
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800214e:	429a      	cmp	r2, r3
 8002150:	d001      	beq.n	8002156 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e000      	b.n	8002158 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8002156:	2300      	movs	r3, #0
}
 8002158:	0018      	movs	r0, r3
 800215a:	46bd      	mov	sp, r7
 800215c:	b008      	add	sp, #32
 800215e:	bd80      	pop	{r7, pc}
 8002160:	40021000 	.word	0x40021000
 8002164:	40007000 	.word	0x40007000
 8002168:	00001388 	.word	0x00001388
 800216c:	efffffff 	.word	0xefffffff
 8002170:	feffffff 	.word	0xfeffffff
 8002174:	11c1808c 	.word	0x11c1808c
 8002178:	eefefffc 	.word	0xeefefffc

0800217c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d101      	bne.n	8002190 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e0e9      	b.n	8002364 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002190:	4b76      	ldr	r3, [pc, #472]	; (800236c <HAL_RCC_ClockConfig+0x1f0>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2207      	movs	r2, #7
 8002196:	4013      	ands	r3, r2
 8002198:	683a      	ldr	r2, [r7, #0]
 800219a:	429a      	cmp	r2, r3
 800219c:	d91e      	bls.n	80021dc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800219e:	4b73      	ldr	r3, [pc, #460]	; (800236c <HAL_RCC_ClockConfig+0x1f0>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	2207      	movs	r2, #7
 80021a4:	4393      	bics	r3, r2
 80021a6:	0019      	movs	r1, r3
 80021a8:	4b70      	ldr	r3, [pc, #448]	; (800236c <HAL_RCC_ClockConfig+0x1f0>)
 80021aa:	683a      	ldr	r2, [r7, #0]
 80021ac:	430a      	orrs	r2, r1
 80021ae:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80021b0:	f7fe fee2 	bl	8000f78 <HAL_GetTick>
 80021b4:	0003      	movs	r3, r0
 80021b6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80021b8:	e009      	b.n	80021ce <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021ba:	f7fe fedd 	bl	8000f78 <HAL_GetTick>
 80021be:	0002      	movs	r2, r0
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	4a6a      	ldr	r2, [pc, #424]	; (8002370 <HAL_RCC_ClockConfig+0x1f4>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d901      	bls.n	80021ce <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80021ca:	2303      	movs	r3, #3
 80021cc:	e0ca      	b.n	8002364 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80021ce:	4b67      	ldr	r3, [pc, #412]	; (800236c <HAL_RCC_ClockConfig+0x1f0>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	2207      	movs	r2, #7
 80021d4:	4013      	ands	r3, r2
 80021d6:	683a      	ldr	r2, [r7, #0]
 80021d8:	429a      	cmp	r2, r3
 80021da:	d1ee      	bne.n	80021ba <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2202      	movs	r2, #2
 80021e2:	4013      	ands	r3, r2
 80021e4:	d015      	beq.n	8002212 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2204      	movs	r2, #4
 80021ec:	4013      	ands	r3, r2
 80021ee:	d006      	beq.n	80021fe <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80021f0:	4b60      	ldr	r3, [pc, #384]	; (8002374 <HAL_RCC_ClockConfig+0x1f8>)
 80021f2:	689a      	ldr	r2, [r3, #8]
 80021f4:	4b5f      	ldr	r3, [pc, #380]	; (8002374 <HAL_RCC_ClockConfig+0x1f8>)
 80021f6:	21e0      	movs	r1, #224	; 0xe0
 80021f8:	01c9      	lsls	r1, r1, #7
 80021fa:	430a      	orrs	r2, r1
 80021fc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021fe:	4b5d      	ldr	r3, [pc, #372]	; (8002374 <HAL_RCC_ClockConfig+0x1f8>)
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	4a5d      	ldr	r2, [pc, #372]	; (8002378 <HAL_RCC_ClockConfig+0x1fc>)
 8002204:	4013      	ands	r3, r2
 8002206:	0019      	movs	r1, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	689a      	ldr	r2, [r3, #8]
 800220c:	4b59      	ldr	r3, [pc, #356]	; (8002374 <HAL_RCC_ClockConfig+0x1f8>)
 800220e:	430a      	orrs	r2, r1
 8002210:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2201      	movs	r2, #1
 8002218:	4013      	ands	r3, r2
 800221a:	d057      	beq.n	80022cc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	2b01      	cmp	r3, #1
 8002222:	d107      	bne.n	8002234 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002224:	4b53      	ldr	r3, [pc, #332]	; (8002374 <HAL_RCC_ClockConfig+0x1f8>)
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	2380      	movs	r3, #128	; 0x80
 800222a:	029b      	lsls	r3, r3, #10
 800222c:	4013      	ands	r3, r2
 800222e:	d12b      	bne.n	8002288 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e097      	b.n	8002364 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	2b02      	cmp	r3, #2
 800223a:	d107      	bne.n	800224c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800223c:	4b4d      	ldr	r3, [pc, #308]	; (8002374 <HAL_RCC_ClockConfig+0x1f8>)
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	2380      	movs	r3, #128	; 0x80
 8002242:	049b      	lsls	r3, r3, #18
 8002244:	4013      	ands	r3, r2
 8002246:	d11f      	bne.n	8002288 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e08b      	b.n	8002364 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d107      	bne.n	8002264 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002254:	4b47      	ldr	r3, [pc, #284]	; (8002374 <HAL_RCC_ClockConfig+0x1f8>)
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	2380      	movs	r3, #128	; 0x80
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	4013      	ands	r3, r2
 800225e:	d113      	bne.n	8002288 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e07f      	b.n	8002364 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	2b03      	cmp	r3, #3
 800226a:	d106      	bne.n	800227a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800226c:	4b41      	ldr	r3, [pc, #260]	; (8002374 <HAL_RCC_ClockConfig+0x1f8>)
 800226e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002270:	2202      	movs	r2, #2
 8002272:	4013      	ands	r3, r2
 8002274:	d108      	bne.n	8002288 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e074      	b.n	8002364 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800227a:	4b3e      	ldr	r3, [pc, #248]	; (8002374 <HAL_RCC_ClockConfig+0x1f8>)
 800227c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800227e:	2202      	movs	r2, #2
 8002280:	4013      	ands	r3, r2
 8002282:	d101      	bne.n	8002288 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e06d      	b.n	8002364 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002288:	4b3a      	ldr	r3, [pc, #232]	; (8002374 <HAL_RCC_ClockConfig+0x1f8>)
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	2207      	movs	r2, #7
 800228e:	4393      	bics	r3, r2
 8002290:	0019      	movs	r1, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685a      	ldr	r2, [r3, #4]
 8002296:	4b37      	ldr	r3, [pc, #220]	; (8002374 <HAL_RCC_ClockConfig+0x1f8>)
 8002298:	430a      	orrs	r2, r1
 800229a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800229c:	f7fe fe6c 	bl	8000f78 <HAL_GetTick>
 80022a0:	0003      	movs	r3, r0
 80022a2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022a4:	e009      	b.n	80022ba <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022a6:	f7fe fe67 	bl	8000f78 <HAL_GetTick>
 80022aa:	0002      	movs	r2, r0
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	4a2f      	ldr	r2, [pc, #188]	; (8002370 <HAL_RCC_ClockConfig+0x1f4>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e054      	b.n	8002364 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ba:	4b2e      	ldr	r3, [pc, #184]	; (8002374 <HAL_RCC_ClockConfig+0x1f8>)
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	2238      	movs	r2, #56	; 0x38
 80022c0:	401a      	ands	r2, r3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	00db      	lsls	r3, r3, #3
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d1ec      	bne.n	80022a6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022cc:	4b27      	ldr	r3, [pc, #156]	; (800236c <HAL_RCC_ClockConfig+0x1f0>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	2207      	movs	r2, #7
 80022d2:	4013      	ands	r3, r2
 80022d4:	683a      	ldr	r2, [r7, #0]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d21e      	bcs.n	8002318 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022da:	4b24      	ldr	r3, [pc, #144]	; (800236c <HAL_RCC_ClockConfig+0x1f0>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2207      	movs	r2, #7
 80022e0:	4393      	bics	r3, r2
 80022e2:	0019      	movs	r1, r3
 80022e4:	4b21      	ldr	r3, [pc, #132]	; (800236c <HAL_RCC_ClockConfig+0x1f0>)
 80022e6:	683a      	ldr	r2, [r7, #0]
 80022e8:	430a      	orrs	r2, r1
 80022ea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80022ec:	f7fe fe44 	bl	8000f78 <HAL_GetTick>
 80022f0:	0003      	movs	r3, r0
 80022f2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80022f4:	e009      	b.n	800230a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022f6:	f7fe fe3f 	bl	8000f78 <HAL_GetTick>
 80022fa:	0002      	movs	r2, r0
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	4a1b      	ldr	r2, [pc, #108]	; (8002370 <HAL_RCC_ClockConfig+0x1f4>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d901      	bls.n	800230a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e02c      	b.n	8002364 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800230a:	4b18      	ldr	r3, [pc, #96]	; (800236c <HAL_RCC_ClockConfig+0x1f0>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2207      	movs	r2, #7
 8002310:	4013      	ands	r3, r2
 8002312:	683a      	ldr	r2, [r7, #0]
 8002314:	429a      	cmp	r2, r3
 8002316:	d1ee      	bne.n	80022f6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2204      	movs	r2, #4
 800231e:	4013      	ands	r3, r2
 8002320:	d009      	beq.n	8002336 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002322:	4b14      	ldr	r3, [pc, #80]	; (8002374 <HAL_RCC_ClockConfig+0x1f8>)
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	4a15      	ldr	r2, [pc, #84]	; (800237c <HAL_RCC_ClockConfig+0x200>)
 8002328:	4013      	ands	r3, r2
 800232a:	0019      	movs	r1, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	68da      	ldr	r2, [r3, #12]
 8002330:	4b10      	ldr	r3, [pc, #64]	; (8002374 <HAL_RCC_ClockConfig+0x1f8>)
 8002332:	430a      	orrs	r2, r1
 8002334:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002336:	f000 f829 	bl	800238c <HAL_RCC_GetSysClockFreq>
 800233a:	0001      	movs	r1, r0
 800233c:	4b0d      	ldr	r3, [pc, #52]	; (8002374 <HAL_RCC_ClockConfig+0x1f8>)
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	0a1b      	lsrs	r3, r3, #8
 8002342:	220f      	movs	r2, #15
 8002344:	401a      	ands	r2, r3
 8002346:	4b0e      	ldr	r3, [pc, #56]	; (8002380 <HAL_RCC_ClockConfig+0x204>)
 8002348:	0092      	lsls	r2, r2, #2
 800234a:	58d3      	ldr	r3, [r2, r3]
 800234c:	221f      	movs	r2, #31
 800234e:	4013      	ands	r3, r2
 8002350:	000a      	movs	r2, r1
 8002352:	40da      	lsrs	r2, r3
 8002354:	4b0b      	ldr	r3, [pc, #44]	; (8002384 <HAL_RCC_ClockConfig+0x208>)
 8002356:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002358:	4b0b      	ldr	r3, [pc, #44]	; (8002388 <HAL_RCC_ClockConfig+0x20c>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	0018      	movs	r0, r3
 800235e:	f7fe fdaf 	bl	8000ec0 <HAL_InitTick>
 8002362:	0003      	movs	r3, r0
}
 8002364:	0018      	movs	r0, r3
 8002366:	46bd      	mov	sp, r7
 8002368:	b004      	add	sp, #16
 800236a:	bd80      	pop	{r7, pc}
 800236c:	40022000 	.word	0x40022000
 8002370:	00001388 	.word	0x00001388
 8002374:	40021000 	.word	0x40021000
 8002378:	fffff0ff 	.word	0xfffff0ff
 800237c:	ffff8fff 	.word	0xffff8fff
 8002380:	08005550 	.word	0x08005550
 8002384:	20000008 	.word	0x20000008
 8002388:	2000000c 	.word	0x2000000c

0800238c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002392:	4b3c      	ldr	r3, [pc, #240]	; (8002484 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	2238      	movs	r2, #56	; 0x38
 8002398:	4013      	ands	r3, r2
 800239a:	d10f      	bne.n	80023bc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800239c:	4b39      	ldr	r3, [pc, #228]	; (8002484 <HAL_RCC_GetSysClockFreq+0xf8>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	0adb      	lsrs	r3, r3, #11
 80023a2:	2207      	movs	r2, #7
 80023a4:	4013      	ands	r3, r2
 80023a6:	2201      	movs	r2, #1
 80023a8:	409a      	lsls	r2, r3
 80023aa:	0013      	movs	r3, r2
 80023ac:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80023ae:	6839      	ldr	r1, [r7, #0]
 80023b0:	4835      	ldr	r0, [pc, #212]	; (8002488 <HAL_RCC_GetSysClockFreq+0xfc>)
 80023b2:	f7fd feb9 	bl	8000128 <__udivsi3>
 80023b6:	0003      	movs	r3, r0
 80023b8:	613b      	str	r3, [r7, #16]
 80023ba:	e05d      	b.n	8002478 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023bc:	4b31      	ldr	r3, [pc, #196]	; (8002484 <HAL_RCC_GetSysClockFreq+0xf8>)
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	2238      	movs	r2, #56	; 0x38
 80023c2:	4013      	ands	r3, r2
 80023c4:	2b08      	cmp	r3, #8
 80023c6:	d102      	bne.n	80023ce <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80023c8:	4b30      	ldr	r3, [pc, #192]	; (800248c <HAL_RCC_GetSysClockFreq+0x100>)
 80023ca:	613b      	str	r3, [r7, #16]
 80023cc:	e054      	b.n	8002478 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023ce:	4b2d      	ldr	r3, [pc, #180]	; (8002484 <HAL_RCC_GetSysClockFreq+0xf8>)
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	2238      	movs	r2, #56	; 0x38
 80023d4:	4013      	ands	r3, r2
 80023d6:	2b10      	cmp	r3, #16
 80023d8:	d138      	bne.n	800244c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80023da:	4b2a      	ldr	r3, [pc, #168]	; (8002484 <HAL_RCC_GetSysClockFreq+0xf8>)
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	2203      	movs	r2, #3
 80023e0:	4013      	ands	r3, r2
 80023e2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023e4:	4b27      	ldr	r3, [pc, #156]	; (8002484 <HAL_RCC_GetSysClockFreq+0xf8>)
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	091b      	lsrs	r3, r3, #4
 80023ea:	2207      	movs	r2, #7
 80023ec:	4013      	ands	r3, r2
 80023ee:	3301      	adds	r3, #1
 80023f0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2b03      	cmp	r3, #3
 80023f6:	d10d      	bne.n	8002414 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023f8:	68b9      	ldr	r1, [r7, #8]
 80023fa:	4824      	ldr	r0, [pc, #144]	; (800248c <HAL_RCC_GetSysClockFreq+0x100>)
 80023fc:	f7fd fe94 	bl	8000128 <__udivsi3>
 8002400:	0003      	movs	r3, r0
 8002402:	0019      	movs	r1, r3
 8002404:	4b1f      	ldr	r3, [pc, #124]	; (8002484 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	0a1b      	lsrs	r3, r3, #8
 800240a:	227f      	movs	r2, #127	; 0x7f
 800240c:	4013      	ands	r3, r2
 800240e:	434b      	muls	r3, r1
 8002410:	617b      	str	r3, [r7, #20]
        break;
 8002412:	e00d      	b.n	8002430 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002414:	68b9      	ldr	r1, [r7, #8]
 8002416:	481c      	ldr	r0, [pc, #112]	; (8002488 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002418:	f7fd fe86 	bl	8000128 <__udivsi3>
 800241c:	0003      	movs	r3, r0
 800241e:	0019      	movs	r1, r3
 8002420:	4b18      	ldr	r3, [pc, #96]	; (8002484 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	0a1b      	lsrs	r3, r3, #8
 8002426:	227f      	movs	r2, #127	; 0x7f
 8002428:	4013      	ands	r3, r2
 800242a:	434b      	muls	r3, r1
 800242c:	617b      	str	r3, [r7, #20]
        break;
 800242e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002430:	4b14      	ldr	r3, [pc, #80]	; (8002484 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	0f5b      	lsrs	r3, r3, #29
 8002436:	2207      	movs	r2, #7
 8002438:	4013      	ands	r3, r2
 800243a:	3301      	adds	r3, #1
 800243c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800243e:	6879      	ldr	r1, [r7, #4]
 8002440:	6978      	ldr	r0, [r7, #20]
 8002442:	f7fd fe71 	bl	8000128 <__udivsi3>
 8002446:	0003      	movs	r3, r0
 8002448:	613b      	str	r3, [r7, #16]
 800244a:	e015      	b.n	8002478 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800244c:	4b0d      	ldr	r3, [pc, #52]	; (8002484 <HAL_RCC_GetSysClockFreq+0xf8>)
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	2238      	movs	r2, #56	; 0x38
 8002452:	4013      	ands	r3, r2
 8002454:	2b20      	cmp	r3, #32
 8002456:	d103      	bne.n	8002460 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002458:	2380      	movs	r3, #128	; 0x80
 800245a:	021b      	lsls	r3, r3, #8
 800245c:	613b      	str	r3, [r7, #16]
 800245e:	e00b      	b.n	8002478 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002460:	4b08      	ldr	r3, [pc, #32]	; (8002484 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	2238      	movs	r2, #56	; 0x38
 8002466:	4013      	ands	r3, r2
 8002468:	2b18      	cmp	r3, #24
 800246a:	d103      	bne.n	8002474 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800246c:	23fa      	movs	r3, #250	; 0xfa
 800246e:	01db      	lsls	r3, r3, #7
 8002470:	613b      	str	r3, [r7, #16]
 8002472:	e001      	b.n	8002478 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002474:	2300      	movs	r3, #0
 8002476:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002478:	693b      	ldr	r3, [r7, #16]
}
 800247a:	0018      	movs	r0, r3
 800247c:	46bd      	mov	sp, r7
 800247e:	b006      	add	sp, #24
 8002480:	bd80      	pop	{r7, pc}
 8002482:	46c0      	nop			; (mov r8, r8)
 8002484:	40021000 	.word	0x40021000
 8002488:	00f42400 	.word	0x00f42400
 800248c:	007a1200 	.word	0x007a1200

08002490 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002494:	4b02      	ldr	r3, [pc, #8]	; (80024a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002496:	681b      	ldr	r3, [r3, #0]
}
 8002498:	0018      	movs	r0, r3
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	46c0      	nop			; (mov r8, r8)
 80024a0:	20000008 	.word	0x20000008

080024a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024a4:	b5b0      	push	{r4, r5, r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80024a8:	f7ff fff2 	bl	8002490 <HAL_RCC_GetHCLKFreq>
 80024ac:	0004      	movs	r4, r0
 80024ae:	f7ff fb3f 	bl	8001b30 <LL_RCC_GetAPB1Prescaler>
 80024b2:	0003      	movs	r3, r0
 80024b4:	0b1a      	lsrs	r2, r3, #12
 80024b6:	4b05      	ldr	r3, [pc, #20]	; (80024cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80024b8:	0092      	lsls	r2, r2, #2
 80024ba:	58d3      	ldr	r3, [r2, r3]
 80024bc:	221f      	movs	r2, #31
 80024be:	4013      	ands	r3, r2
 80024c0:	40dc      	lsrs	r4, r3
 80024c2:	0023      	movs	r3, r4
}
 80024c4:	0018      	movs	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bdb0      	pop	{r4, r5, r7, pc}
 80024ca:	46c0      	nop			; (mov r8, r8)
 80024cc:	08005590 	.word	0x08005590

080024d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b086      	sub	sp, #24
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80024d8:	2313      	movs	r3, #19
 80024da:	18fb      	adds	r3, r7, r3
 80024dc:	2200      	movs	r2, #0
 80024de:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80024e0:	2312      	movs	r3, #18
 80024e2:	18fb      	adds	r3, r7, r3
 80024e4:	2200      	movs	r2, #0
 80024e6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	2380      	movs	r3, #128	; 0x80
 80024ee:	029b      	lsls	r3, r3, #10
 80024f0:	4013      	ands	r3, r2
 80024f2:	d100      	bne.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80024f4:	e0a3      	b.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024f6:	2011      	movs	r0, #17
 80024f8:	183b      	adds	r3, r7, r0
 80024fa:	2200      	movs	r2, #0
 80024fc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024fe:	4bc3      	ldr	r3, [pc, #780]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002500:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002502:	2380      	movs	r3, #128	; 0x80
 8002504:	055b      	lsls	r3, r3, #21
 8002506:	4013      	ands	r3, r2
 8002508:	d110      	bne.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800250a:	4bc0      	ldr	r3, [pc, #768]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800250c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800250e:	4bbf      	ldr	r3, [pc, #764]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002510:	2180      	movs	r1, #128	; 0x80
 8002512:	0549      	lsls	r1, r1, #21
 8002514:	430a      	orrs	r2, r1
 8002516:	63da      	str	r2, [r3, #60]	; 0x3c
 8002518:	4bbc      	ldr	r3, [pc, #752]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800251a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800251c:	2380      	movs	r3, #128	; 0x80
 800251e:	055b      	lsls	r3, r3, #21
 8002520:	4013      	ands	r3, r2
 8002522:	60bb      	str	r3, [r7, #8]
 8002524:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002526:	183b      	adds	r3, r7, r0
 8002528:	2201      	movs	r2, #1
 800252a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800252c:	4bb8      	ldr	r3, [pc, #736]	; (8002810 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	4bb7      	ldr	r3, [pc, #732]	; (8002810 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002532:	2180      	movs	r1, #128	; 0x80
 8002534:	0049      	lsls	r1, r1, #1
 8002536:	430a      	orrs	r2, r1
 8002538:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800253a:	f7fe fd1d 	bl	8000f78 <HAL_GetTick>
 800253e:	0003      	movs	r3, r0
 8002540:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002542:	e00b      	b.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002544:	f7fe fd18 	bl	8000f78 <HAL_GetTick>
 8002548:	0002      	movs	r2, r0
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d904      	bls.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002552:	2313      	movs	r3, #19
 8002554:	18fb      	adds	r3, r7, r3
 8002556:	2203      	movs	r2, #3
 8002558:	701a      	strb	r2, [r3, #0]
        break;
 800255a:	e005      	b.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800255c:	4bac      	ldr	r3, [pc, #688]	; (8002810 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	2380      	movs	r3, #128	; 0x80
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	4013      	ands	r3, r2
 8002566:	d0ed      	beq.n	8002544 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002568:	2313      	movs	r3, #19
 800256a:	18fb      	adds	r3, r7, r3
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d154      	bne.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002572:	4ba6      	ldr	r3, [pc, #664]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002574:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002576:	23c0      	movs	r3, #192	; 0xc0
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	4013      	ands	r3, r2
 800257c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d019      	beq.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002588:	697a      	ldr	r2, [r7, #20]
 800258a:	429a      	cmp	r2, r3
 800258c:	d014      	beq.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800258e:	4b9f      	ldr	r3, [pc, #636]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002590:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002592:	4aa0      	ldr	r2, [pc, #640]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002594:	4013      	ands	r3, r2
 8002596:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002598:	4b9c      	ldr	r3, [pc, #624]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800259a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800259c:	4b9b      	ldr	r3, [pc, #620]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800259e:	2180      	movs	r1, #128	; 0x80
 80025a0:	0249      	lsls	r1, r1, #9
 80025a2:	430a      	orrs	r2, r1
 80025a4:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80025a6:	4b99      	ldr	r3, [pc, #612]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025a8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80025aa:	4b98      	ldr	r3, [pc, #608]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025ac:	499a      	ldr	r1, [pc, #616]	; (8002818 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80025ae:	400a      	ands	r2, r1
 80025b0:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80025b2:	4b96      	ldr	r3, [pc, #600]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025b4:	697a      	ldr	r2, [r7, #20]
 80025b6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	2201      	movs	r2, #1
 80025bc:	4013      	ands	r3, r2
 80025be:	d016      	beq.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c0:	f7fe fcda 	bl	8000f78 <HAL_GetTick>
 80025c4:	0003      	movs	r3, r0
 80025c6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025c8:	e00c      	b.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ca:	f7fe fcd5 	bl	8000f78 <HAL_GetTick>
 80025ce:	0002      	movs	r2, r0
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	4a91      	ldr	r2, [pc, #580]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d904      	bls.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80025da:	2313      	movs	r3, #19
 80025dc:	18fb      	adds	r3, r7, r3
 80025de:	2203      	movs	r2, #3
 80025e0:	701a      	strb	r2, [r3, #0]
            break;
 80025e2:	e004      	b.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025e4:	4b89      	ldr	r3, [pc, #548]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025e8:	2202      	movs	r2, #2
 80025ea:	4013      	ands	r3, r2
 80025ec:	d0ed      	beq.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80025ee:	2313      	movs	r3, #19
 80025f0:	18fb      	adds	r3, r7, r3
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d10a      	bne.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80025f8:	4b84      	ldr	r3, [pc, #528]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025fc:	4a85      	ldr	r2, [pc, #532]	; (8002814 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80025fe:	4013      	ands	r3, r2
 8002600:	0019      	movs	r1, r3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002606:	4b81      	ldr	r3, [pc, #516]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002608:	430a      	orrs	r2, r1
 800260a:	65da      	str	r2, [r3, #92]	; 0x5c
 800260c:	e00c      	b.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800260e:	2312      	movs	r3, #18
 8002610:	18fb      	adds	r3, r7, r3
 8002612:	2213      	movs	r2, #19
 8002614:	18ba      	adds	r2, r7, r2
 8002616:	7812      	ldrb	r2, [r2, #0]
 8002618:	701a      	strb	r2, [r3, #0]
 800261a:	e005      	b.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800261c:	2312      	movs	r3, #18
 800261e:	18fb      	adds	r3, r7, r3
 8002620:	2213      	movs	r2, #19
 8002622:	18ba      	adds	r2, r7, r2
 8002624:	7812      	ldrb	r2, [r2, #0]
 8002626:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002628:	2311      	movs	r3, #17
 800262a:	18fb      	adds	r3, r7, r3
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	2b01      	cmp	r3, #1
 8002630:	d105      	bne.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002632:	4b76      	ldr	r3, [pc, #472]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002634:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002636:	4b75      	ldr	r3, [pc, #468]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002638:	4979      	ldr	r1, [pc, #484]	; (8002820 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 800263a:	400a      	ands	r2, r1
 800263c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2201      	movs	r2, #1
 8002644:	4013      	ands	r3, r2
 8002646:	d009      	beq.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002648:	4b70      	ldr	r3, [pc, #448]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800264a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800264c:	2203      	movs	r2, #3
 800264e:	4393      	bics	r3, r2
 8002650:	0019      	movs	r1, r3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	685a      	ldr	r2, [r3, #4]
 8002656:	4b6d      	ldr	r3, [pc, #436]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002658:	430a      	orrs	r2, r1
 800265a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2202      	movs	r2, #2
 8002662:	4013      	ands	r3, r2
 8002664:	d009      	beq.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002666:	4b69      	ldr	r3, [pc, #420]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800266a:	220c      	movs	r2, #12
 800266c:	4393      	bics	r3, r2
 800266e:	0019      	movs	r1, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689a      	ldr	r2, [r3, #8]
 8002674:	4b65      	ldr	r3, [pc, #404]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002676:	430a      	orrs	r2, r1
 8002678:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2210      	movs	r2, #16
 8002680:	4013      	ands	r3, r2
 8002682:	d009      	beq.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002684:	4b61      	ldr	r3, [pc, #388]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002686:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002688:	4a66      	ldr	r2, [pc, #408]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 800268a:	4013      	ands	r3, r2
 800268c:	0019      	movs	r1, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	68da      	ldr	r2, [r3, #12]
 8002692:	4b5e      	ldr	r3, [pc, #376]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002694:	430a      	orrs	r2, r1
 8002696:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	2380      	movs	r3, #128	; 0x80
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	4013      	ands	r3, r2
 80026a2:	d009      	beq.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80026a4:	4b59      	ldr	r3, [pc, #356]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026a8:	4a5f      	ldr	r2, [pc, #380]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80026aa:	4013      	ands	r3, r2
 80026ac:	0019      	movs	r1, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	699a      	ldr	r2, [r3, #24]
 80026b2:	4b56      	ldr	r3, [pc, #344]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026b4:	430a      	orrs	r2, r1
 80026b6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	2380      	movs	r3, #128	; 0x80
 80026be:	00db      	lsls	r3, r3, #3
 80026c0:	4013      	ands	r3, r2
 80026c2:	d009      	beq.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80026c4:	4b51      	ldr	r3, [pc, #324]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026c8:	4a58      	ldr	r2, [pc, #352]	; (800282c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80026ca:	4013      	ands	r3, r2
 80026cc:	0019      	movs	r1, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	69da      	ldr	r2, [r3, #28]
 80026d2:	4b4e      	ldr	r3, [pc, #312]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026d4:	430a      	orrs	r2, r1
 80026d6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2220      	movs	r2, #32
 80026de:	4013      	ands	r3, r2
 80026e0:	d009      	beq.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026e2:	4b4a      	ldr	r3, [pc, #296]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026e6:	4a52      	ldr	r2, [pc, #328]	; (8002830 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 80026e8:	4013      	ands	r3, r2
 80026ea:	0019      	movs	r1, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	691a      	ldr	r2, [r3, #16]
 80026f0:	4b46      	ldr	r3, [pc, #280]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026f2:	430a      	orrs	r2, r1
 80026f4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	2380      	movs	r3, #128	; 0x80
 80026fc:	01db      	lsls	r3, r3, #7
 80026fe:	4013      	ands	r3, r2
 8002700:	d015      	beq.n	800272e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002702:	4b42      	ldr	r3, [pc, #264]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	0899      	lsrs	r1, r3, #2
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a1a      	ldr	r2, [r3, #32]
 800270e:	4b3f      	ldr	r3, [pc, #252]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002710:	430a      	orrs	r2, r1
 8002712:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a1a      	ldr	r2, [r3, #32]
 8002718:	2380      	movs	r3, #128	; 0x80
 800271a:	05db      	lsls	r3, r3, #23
 800271c:	429a      	cmp	r2, r3
 800271e:	d106      	bne.n	800272e <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002720:	4b3a      	ldr	r3, [pc, #232]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002722:	68da      	ldr	r2, [r3, #12]
 8002724:	4b39      	ldr	r3, [pc, #228]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002726:	2180      	movs	r1, #128	; 0x80
 8002728:	0249      	lsls	r1, r1, #9
 800272a:	430a      	orrs	r2, r1
 800272c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	2380      	movs	r3, #128	; 0x80
 8002734:	031b      	lsls	r3, r3, #12
 8002736:	4013      	ands	r3, r2
 8002738:	d009      	beq.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800273a:	4b34      	ldr	r3, [pc, #208]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800273c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800273e:	2240      	movs	r2, #64	; 0x40
 8002740:	4393      	bics	r3, r2
 8002742:	0019      	movs	r1, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002748:	4b30      	ldr	r3, [pc, #192]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800274a:	430a      	orrs	r2, r1
 800274c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	2380      	movs	r3, #128	; 0x80
 8002754:	039b      	lsls	r3, r3, #14
 8002756:	4013      	ands	r3, r2
 8002758:	d016      	beq.n	8002788 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800275a:	4b2c      	ldr	r3, [pc, #176]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800275c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800275e:	4a35      	ldr	r2, [pc, #212]	; (8002834 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002760:	4013      	ands	r3, r2
 8002762:	0019      	movs	r1, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002768:	4b28      	ldr	r3, [pc, #160]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800276a:	430a      	orrs	r2, r1
 800276c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002772:	2380      	movs	r3, #128	; 0x80
 8002774:	03db      	lsls	r3, r3, #15
 8002776:	429a      	cmp	r2, r3
 8002778:	d106      	bne.n	8002788 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800277a:	4b24      	ldr	r3, [pc, #144]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800277c:	68da      	ldr	r2, [r3, #12]
 800277e:	4b23      	ldr	r3, [pc, #140]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002780:	2180      	movs	r1, #128	; 0x80
 8002782:	0449      	lsls	r1, r1, #17
 8002784:	430a      	orrs	r2, r1
 8002786:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	2380      	movs	r3, #128	; 0x80
 800278e:	03db      	lsls	r3, r3, #15
 8002790:	4013      	ands	r3, r2
 8002792:	d016      	beq.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002794:	4b1d      	ldr	r3, [pc, #116]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002798:	4a27      	ldr	r2, [pc, #156]	; (8002838 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 800279a:	4013      	ands	r3, r2
 800279c:	0019      	movs	r1, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027a2:	4b1a      	ldr	r3, [pc, #104]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027a4:	430a      	orrs	r2, r1
 80027a6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027ac:	2380      	movs	r3, #128	; 0x80
 80027ae:	045b      	lsls	r3, r3, #17
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d106      	bne.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80027b4:	4b15      	ldr	r3, [pc, #84]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027b6:	68da      	ldr	r2, [r3, #12]
 80027b8:	4b14      	ldr	r3, [pc, #80]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027ba:	2180      	movs	r1, #128	; 0x80
 80027bc:	0449      	lsls	r1, r1, #17
 80027be:	430a      	orrs	r2, r1
 80027c0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	2380      	movs	r3, #128	; 0x80
 80027c8:	011b      	lsls	r3, r3, #4
 80027ca:	4013      	ands	r3, r2
 80027cc:	d016      	beq.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80027ce:	4b0f      	ldr	r3, [pc, #60]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027d2:	4a1a      	ldr	r2, [pc, #104]	; (800283c <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 80027d4:	4013      	ands	r3, r2
 80027d6:	0019      	movs	r1, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	695a      	ldr	r2, [r3, #20]
 80027dc:	4b0b      	ldr	r3, [pc, #44]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027de:	430a      	orrs	r2, r1
 80027e0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	695a      	ldr	r2, [r3, #20]
 80027e6:	2380      	movs	r3, #128	; 0x80
 80027e8:	01db      	lsls	r3, r3, #7
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d106      	bne.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80027ee:	4b07      	ldr	r3, [pc, #28]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027f0:	68da      	ldr	r2, [r3, #12]
 80027f2:	4b06      	ldr	r3, [pc, #24]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027f4:	2180      	movs	r1, #128	; 0x80
 80027f6:	0249      	lsls	r1, r1, #9
 80027f8:	430a      	orrs	r2, r1
 80027fa:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80027fc:	2312      	movs	r3, #18
 80027fe:	18fb      	adds	r3, r7, r3
 8002800:	781b      	ldrb	r3, [r3, #0]
}
 8002802:	0018      	movs	r0, r3
 8002804:	46bd      	mov	sp, r7
 8002806:	b006      	add	sp, #24
 8002808:	bd80      	pop	{r7, pc}
 800280a:	46c0      	nop			; (mov r8, r8)
 800280c:	40021000 	.word	0x40021000
 8002810:	40007000 	.word	0x40007000
 8002814:	fffffcff 	.word	0xfffffcff
 8002818:	fffeffff 	.word	0xfffeffff
 800281c:	00001388 	.word	0x00001388
 8002820:	efffffff 	.word	0xefffffff
 8002824:	fffff3ff 	.word	0xfffff3ff
 8002828:	fff3ffff 	.word	0xfff3ffff
 800282c:	ffcfffff 	.word	0xffcfffff
 8002830:	ffffcfff 	.word	0xffffcfff
 8002834:	ffbfffff 	.word	0xffbfffff
 8002838:	feffffff 	.word	0xfeffffff
 800283c:	ffff3fff 	.word	0xffff3fff

08002840 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002840:	b5b0      	push	{r4, r5, r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002848:	230f      	movs	r3, #15
 800284a:	18fb      	adds	r3, r7, r3
 800284c:	2201      	movs	r2, #1
 800284e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d100      	bne.n	8002858 <HAL_RTC_Init+0x18>
 8002856:	e08c      	b.n	8002972 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2229      	movs	r2, #41	; 0x29
 800285c:	5c9b      	ldrb	r3, [r3, r2]
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b00      	cmp	r3, #0
 8002862:	d10b      	bne.n	800287c <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2228      	movs	r2, #40	; 0x28
 8002868:	2100      	movs	r1, #0
 800286a:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2288      	movs	r2, #136	; 0x88
 8002870:	0212      	lsls	r2, r2, #8
 8002872:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	0018      	movs	r0, r3
 8002878:	f7fe f950 	bl	8000b1c <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2229      	movs	r2, #41	; 0x29
 8002880:	2102      	movs	r1, #2
 8002882:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	2210      	movs	r2, #16
 800288c:	4013      	ands	r3, r2
 800288e:	2b10      	cmp	r3, #16
 8002890:	d062      	beq.n	8002958 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	22ca      	movs	r2, #202	; 0xca
 8002898:	625a      	str	r2, [r3, #36]	; 0x24
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	2253      	movs	r2, #83	; 0x53
 80028a0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80028a2:	250f      	movs	r5, #15
 80028a4:	197c      	adds	r4, r7, r5
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	0018      	movs	r0, r3
 80028aa:	f000 f892 	bl	80029d2 <RTC_EnterInitMode>
 80028ae:	0003      	movs	r3, r0
 80028b0:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80028b2:	0028      	movs	r0, r5
 80028b4:	183b      	adds	r3, r7, r0
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d12c      	bne.n	8002916 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	699a      	ldr	r2, [r3, #24]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	492e      	ldr	r1, [pc, #184]	; (8002980 <HAL_RTC_Init+0x140>)
 80028c8:	400a      	ands	r2, r1
 80028ca:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	6999      	ldr	r1, [r3, #24]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	689a      	ldr	r2, [r3, #8]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	695b      	ldr	r3, [r3, #20]
 80028da:	431a      	orrs	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	69db      	ldr	r3, [r3, #28]
 80028e0:	431a      	orrs	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	430a      	orrs	r2, r1
 80028e8:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	6912      	ldr	r2, [r2, #16]
 80028f2:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	6919      	ldr	r1, [r3, #16]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	041a      	lsls	r2, r3, #16
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	430a      	orrs	r2, r1
 8002906:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8002908:	183c      	adds	r4, r7, r0
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	0018      	movs	r0, r3
 800290e:	f000 f8a3 	bl	8002a58 <RTC_ExitInitMode>
 8002912:	0003      	movs	r3, r0
 8002914:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8002916:	230f      	movs	r3, #15
 8002918:	18fb      	adds	r3, r7, r3
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d116      	bne.n	800294e <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	699a      	ldr	r2, [r3, #24]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	00d2      	lsls	r2, r2, #3
 800292c:	08d2      	lsrs	r2, r2, #3
 800292e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6999      	ldr	r1, [r3, #24]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a1b      	ldr	r3, [r3, #32]
 800293e:	431a      	orrs	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	699b      	ldr	r3, [r3, #24]
 8002944:	431a      	orrs	r2, r3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	430a      	orrs	r2, r1
 800294c:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	22ff      	movs	r2, #255	; 0xff
 8002954:	625a      	str	r2, [r3, #36]	; 0x24
 8002956:	e003      	b.n	8002960 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8002958:	230f      	movs	r3, #15
 800295a:	18fb      	adds	r3, r7, r3
 800295c:	2200      	movs	r2, #0
 800295e:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8002960:	230f      	movs	r3, #15
 8002962:	18fb      	adds	r3, r7, r3
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d103      	bne.n	8002972 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2229      	movs	r2, #41	; 0x29
 800296e:	2101      	movs	r1, #1
 8002970:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8002972:	230f      	movs	r3, #15
 8002974:	18fb      	adds	r3, r7, r3
 8002976:	781b      	ldrb	r3, [r3, #0]
}
 8002978:	0018      	movs	r0, r3
 800297a:	46bd      	mov	sp, r7
 800297c:	b004      	add	sp, #16
 800297e:	bdb0      	pop	{r4, r5, r7, pc}
 8002980:	fb8fffbf 	.word	0xfb8fffbf

08002984 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	68da      	ldr	r2, [r3, #12]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	21a0      	movs	r1, #160	; 0xa0
 8002998:	438a      	bics	r2, r1
 800299a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800299c:	f7fe faec 	bl	8000f78 <HAL_GetTick>
 80029a0:	0003      	movs	r3, r0
 80029a2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80029a4:	e00a      	b.n	80029bc <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80029a6:	f7fe fae7 	bl	8000f78 <HAL_GetTick>
 80029aa:	0002      	movs	r2, r0
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	1ad2      	subs	r2, r2, r3
 80029b0:	23fa      	movs	r3, #250	; 0xfa
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d901      	bls.n	80029bc <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e006      	b.n	80029ca <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	2220      	movs	r2, #32
 80029c4:	4013      	ands	r3, r2
 80029c6:	d0ee      	beq.n	80029a6 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	0018      	movs	r0, r3
 80029cc:	46bd      	mov	sp, r7
 80029ce:	b004      	add	sp, #16
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b084      	sub	sp, #16
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 80029da:	230f      	movs	r3, #15
 80029dc:	18fb      	adds	r3, r7, r3
 80029de:	2200      	movs	r2, #0
 80029e0:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	2240      	movs	r2, #64	; 0x40
 80029ea:	4013      	ands	r3, r2
 80029ec:	d12c      	bne.n	8002a48 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68da      	ldr	r2, [r3, #12]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2180      	movs	r1, #128	; 0x80
 80029fa:	430a      	orrs	r2, r1
 80029fc:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80029fe:	f7fe fabb 	bl	8000f78 <HAL_GetTick>
 8002a02:	0003      	movs	r3, r0
 8002a04:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002a06:	e014      	b.n	8002a32 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8002a08:	f7fe fab6 	bl	8000f78 <HAL_GetTick>
 8002a0c:	0002      	movs	r2, r0
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	1ad2      	subs	r2, r2, r3
 8002a12:	200f      	movs	r0, #15
 8002a14:	183b      	adds	r3, r7, r0
 8002a16:	1839      	adds	r1, r7, r0
 8002a18:	7809      	ldrb	r1, [r1, #0]
 8002a1a:	7019      	strb	r1, [r3, #0]
 8002a1c:	23fa      	movs	r3, #250	; 0xfa
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d906      	bls.n	8002a32 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8002a24:	183b      	adds	r3, r7, r0
 8002a26:	2203      	movs	r2, #3
 8002a28:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2229      	movs	r2, #41	; 0x29
 8002a2e:	2103      	movs	r1, #3
 8002a30:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	2240      	movs	r2, #64	; 0x40
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	d104      	bne.n	8002a48 <RTC_EnterInitMode+0x76>
 8002a3e:	230f      	movs	r3, #15
 8002a40:	18fb      	adds	r3, r7, r3
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	2b03      	cmp	r3, #3
 8002a46:	d1df      	bne.n	8002a08 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002a48:	230f      	movs	r3, #15
 8002a4a:	18fb      	adds	r3, r7, r3
 8002a4c:	781b      	ldrb	r3, [r3, #0]
}
 8002a4e:	0018      	movs	r0, r3
 8002a50:	46bd      	mov	sp, r7
 8002a52:	b004      	add	sp, #16
 8002a54:	bd80      	pop	{r7, pc}
	...

08002a58 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002a58:	b590      	push	{r4, r7, lr}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a60:	240f      	movs	r4, #15
 8002a62:	193b      	adds	r3, r7, r4
 8002a64:	2200      	movs	r2, #0
 8002a66:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8002a68:	4b1c      	ldr	r3, [pc, #112]	; (8002adc <RTC_ExitInitMode+0x84>)
 8002a6a:	68da      	ldr	r2, [r3, #12]
 8002a6c:	4b1b      	ldr	r3, [pc, #108]	; (8002adc <RTC_ExitInitMode+0x84>)
 8002a6e:	2180      	movs	r1, #128	; 0x80
 8002a70:	438a      	bics	r2, r1
 8002a72:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8002a74:	4b19      	ldr	r3, [pc, #100]	; (8002adc <RTC_ExitInitMode+0x84>)
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	2220      	movs	r2, #32
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	d10d      	bne.n	8002a9a <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	0018      	movs	r0, r3
 8002a82:	f7ff ff7f 	bl	8002984 <HAL_RTC_WaitForSynchro>
 8002a86:	1e03      	subs	r3, r0, #0
 8002a88:	d021      	beq.n	8002ace <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2229      	movs	r2, #41	; 0x29
 8002a8e:	2103      	movs	r1, #3
 8002a90:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8002a92:	193b      	adds	r3, r7, r4
 8002a94:	2203      	movs	r2, #3
 8002a96:	701a      	strb	r2, [r3, #0]
 8002a98:	e019      	b.n	8002ace <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002a9a:	4b10      	ldr	r3, [pc, #64]	; (8002adc <RTC_ExitInitMode+0x84>)
 8002a9c:	699a      	ldr	r2, [r3, #24]
 8002a9e:	4b0f      	ldr	r3, [pc, #60]	; (8002adc <RTC_ExitInitMode+0x84>)
 8002aa0:	2120      	movs	r1, #32
 8002aa2:	438a      	bics	r2, r1
 8002aa4:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	0018      	movs	r0, r3
 8002aaa:	f7ff ff6b 	bl	8002984 <HAL_RTC_WaitForSynchro>
 8002aae:	1e03      	subs	r3, r0, #0
 8002ab0:	d007      	beq.n	8002ac2 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2229      	movs	r2, #41	; 0x29
 8002ab6:	2103      	movs	r1, #3
 8002ab8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8002aba:	230f      	movs	r3, #15
 8002abc:	18fb      	adds	r3, r7, r3
 8002abe:	2203      	movs	r2, #3
 8002ac0:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002ac2:	4b06      	ldr	r3, [pc, #24]	; (8002adc <RTC_ExitInitMode+0x84>)
 8002ac4:	699a      	ldr	r2, [r3, #24]
 8002ac6:	4b05      	ldr	r3, [pc, #20]	; (8002adc <RTC_ExitInitMode+0x84>)
 8002ac8:	2120      	movs	r1, #32
 8002aca:	430a      	orrs	r2, r1
 8002acc:	619a      	str	r2, [r3, #24]
  }

  return status;
 8002ace:	230f      	movs	r3, #15
 8002ad0:	18fb      	adds	r3, r7, r3
 8002ad2:	781b      	ldrb	r3, [r3, #0]
}
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	b005      	add	sp, #20
 8002ada:	bd90      	pop	{r4, r7, pc}
 8002adc:	40002800 	.word	0x40002800

08002ae0 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b086      	sub	sp, #24
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2228      	movs	r2, #40	; 0x28
 8002af0:	5c9b      	ldrb	r3, [r3, r2]
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d101      	bne.n	8002afa <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8002af6:	2302      	movs	r3, #2
 8002af8:	e082      	b.n	8002c00 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2228      	movs	r2, #40	; 0x28
 8002afe:	2101      	movs	r1, #1
 8002b00:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2229      	movs	r2, #41	; 0x29
 8002b06:	2102      	movs	r1, #2
 8002b08:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	22ca      	movs	r2, #202	; 0xca
 8002b10:	625a      	str	r2, [r3, #36]	; 0x24
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	2253      	movs	r2, #83	; 0x53
 8002b18:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	699a      	ldr	r2, [r3, #24]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4938      	ldr	r1, [pc, #224]	; (8002c08 <HAL_RTCEx_SetWakeUpTimer_IT+0x128>)
 8002b26:	400a      	ands	r2, r1
 8002b28:	619a      	str	r2, [r3, #24]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2104      	movs	r1, #4
 8002b36:	430a      	orrs	r2, r1
 8002b38:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8002b3a:	4b34      	ldr	r3, [pc, #208]	; (8002c0c <HAL_RTCEx_SetWakeUpTimer_IT+0x12c>)
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	2240      	movs	r2, #64	; 0x40
 8002b40:	4013      	ands	r3, r2
 8002b42:	d121      	bne.n	8002b88 <HAL_RTCEx_SetWakeUpTimer_IT+0xa8>
  {
    tickstart = HAL_GetTick();
 8002b44:	f7fe fa18 	bl	8000f78 <HAL_GetTick>
 8002b48:	0003      	movs	r3, r0
 8002b4a:	617b      	str	r3, [r7, #20]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8002b4c:	e016      	b.n	8002b7c <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002b4e:	f7fe fa13 	bl	8000f78 <HAL_GetTick>
 8002b52:	0002      	movs	r2, r0
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	1ad2      	subs	r2, r2, r3
 8002b58:	23fa      	movs	r3, #250	; 0xfa
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d90d      	bls.n	8002b7c <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	22ff      	movs	r2, #255	; 0xff
 8002b66:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2229      	movs	r2, #41	; 0x29
 8002b6c:	2103      	movs	r1, #3
 8002b6e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2228      	movs	r2, #40	; 0x28
 8002b74:	2100      	movs	r1, #0
 8002b76:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e041      	b.n	8002c00 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	2204      	movs	r2, #4
 8002b84:	4013      	ands	r3, r2
 8002b86:	d0e2      	beq.n	8002b4e <HAL_RTCEx_SetWakeUpTimer_IT+0x6e>
      }
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68ba      	ldr	r2, [r7, #8]
 8002b8e:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	699a      	ldr	r2, [r3, #24]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	2107      	movs	r1, #7
 8002b9c:	438a      	bics	r2, r1
 8002b9e:	619a      	str	r2, [r3, #24]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	6999      	ldr	r1, [r3, #24]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	430a      	orrs	r2, r1
 8002bae:	619a      	str	r2, [r3, #24]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8002bb0:	4a17      	ldr	r2, [pc, #92]	; (8002c10 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 8002bb2:	2380      	movs	r3, #128	; 0x80
 8002bb4:	58d3      	ldr	r3, [r2, r3]
 8002bb6:	4916      	ldr	r1, [pc, #88]	; (8002c10 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 8002bb8:	2280      	movs	r2, #128	; 0x80
 8002bba:	0312      	lsls	r2, r2, #12
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	2280      	movs	r2, #128	; 0x80
 8002bc0:	508b      	str	r3, [r1, r2]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	699a      	ldr	r2, [r3, #24]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2180      	movs	r1, #128	; 0x80
 8002bce:	01c9      	lsls	r1, r1, #7
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	619a      	str	r2, [r3, #24]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	699a      	ldr	r2, [r3, #24]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2180      	movs	r1, #128	; 0x80
 8002be0:	00c9      	lsls	r1, r1, #3
 8002be2:	430a      	orrs	r2, r1
 8002be4:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	22ff      	movs	r2, #255	; 0xff
 8002bec:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2229      	movs	r2, #41	; 0x29
 8002bf2:	2101      	movs	r1, #1
 8002bf4:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2228      	movs	r2, #40	; 0x28
 8002bfa:	2100      	movs	r1, #0
 8002bfc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
}
 8002c00:	0018      	movs	r0, r3
 8002c02:	46bd      	mov	sp, r7
 8002c04:	b006      	add	sp, #24
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	fffffbff 	.word	0xfffffbff
 8002c0c:	40002800 	.word	0x40002800
 8002c10:	40021800 	.word	0x40021800

08002c14 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
    /* Get the pending status of the WAKEUPTIMER Interrupt */
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c22:	2204      	movs	r2, #4
 8002c24:	4013      	ands	r3, r2
 8002c26:	d00b      	beq.n	8002c40 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2c>
    {
      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2104      	movs	r1, #4
 8002c34:	430a      	orrs	r2, r1
 8002c36:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call WakeUpTimerEvent registered Callback */
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      /* WAKEUPTIMER callback */
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	f000 f808 	bl	8002c50 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2229      	movs	r2, #41	; 0x29
 8002c44:	2101      	movs	r1, #1
 8002c46:	5499      	strb	r1, [r3, r2]
}
 8002c48:	46c0      	nop			; (mov r8, r8)
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	b002      	add	sp, #8
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8002c58:	46c0      	nop			; (mov r8, r8)
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	b002      	add	sp, #8
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d101      	bne.n	8002c72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e04a      	b.n	8002d08 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	223d      	movs	r2, #61	; 0x3d
 8002c76:	5c9b      	ldrb	r3, [r3, r2]
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d107      	bne.n	8002c8e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	223c      	movs	r2, #60	; 0x3c
 8002c82:	2100      	movs	r1, #0
 8002c84:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	0018      	movs	r0, r3
 8002c8a:	f7fd ff8d 	bl	8000ba8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	223d      	movs	r2, #61	; 0x3d
 8002c92:	2102      	movs	r1, #2
 8002c94:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	3304      	adds	r3, #4
 8002c9e:	0019      	movs	r1, r3
 8002ca0:	0010      	movs	r0, r2
 8002ca2:	f000 fa11 	bl	80030c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2248      	movs	r2, #72	; 0x48
 8002caa:	2101      	movs	r1, #1
 8002cac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	223e      	movs	r2, #62	; 0x3e
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	5499      	strb	r1, [r3, r2]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	223f      	movs	r2, #63	; 0x3f
 8002cba:	2101      	movs	r1, #1
 8002cbc:	5499      	strb	r1, [r3, r2]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2240      	movs	r2, #64	; 0x40
 8002cc2:	2101      	movs	r1, #1
 8002cc4:	5499      	strb	r1, [r3, r2]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2241      	movs	r2, #65	; 0x41
 8002cca:	2101      	movs	r1, #1
 8002ccc:	5499      	strb	r1, [r3, r2]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2242      	movs	r2, #66	; 0x42
 8002cd2:	2101      	movs	r1, #1
 8002cd4:	5499      	strb	r1, [r3, r2]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2243      	movs	r2, #67	; 0x43
 8002cda:	2101      	movs	r1, #1
 8002cdc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2244      	movs	r2, #68	; 0x44
 8002ce2:	2101      	movs	r1, #1
 8002ce4:	5499      	strb	r1, [r3, r2]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2245      	movs	r2, #69	; 0x45
 8002cea:	2101      	movs	r1, #1
 8002cec:	5499      	strb	r1, [r3, r2]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2246      	movs	r2, #70	; 0x46
 8002cf2:	2101      	movs	r1, #1
 8002cf4:	5499      	strb	r1, [r3, r2]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2247      	movs	r2, #71	; 0x47
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	223d      	movs	r2, #61	; 0x3d
 8002d02:	2101      	movs	r1, #1
 8002d04:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d06:	2300      	movs	r3, #0
}
 8002d08:	0018      	movs	r0, r3
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	b002      	add	sp, #8
 8002d0e:	bd80      	pop	{r7, pc}

08002d10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	223d      	movs	r2, #61	; 0x3d
 8002d1c:	5c9b      	ldrb	r3, [r3, r2]
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d001      	beq.n	8002d28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	e042      	b.n	8002dae <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	223d      	movs	r2, #61	; 0x3d
 8002d2c:	2102      	movs	r1, #2
 8002d2e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	68da      	ldr	r2, [r3, #12]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	430a      	orrs	r2, r1
 8002d3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a1c      	ldr	r2, [pc, #112]	; (8002db8 <HAL_TIM_Base_Start_IT+0xa8>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d00f      	beq.n	8002d6a <HAL_TIM_Base_Start_IT+0x5a>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	2380      	movs	r3, #128	; 0x80
 8002d50:	05db      	lsls	r3, r3, #23
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d009      	beq.n	8002d6a <HAL_TIM_Base_Start_IT+0x5a>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a18      	ldr	r2, [pc, #96]	; (8002dbc <HAL_TIM_Base_Start_IT+0xac>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d004      	beq.n	8002d6a <HAL_TIM_Base_Start_IT+0x5a>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a16      	ldr	r2, [pc, #88]	; (8002dc0 <HAL_TIM_Base_Start_IT+0xb0>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d116      	bne.n	8002d98 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	4a14      	ldr	r2, [pc, #80]	; (8002dc4 <HAL_TIM_Base_Start_IT+0xb4>)
 8002d72:	4013      	ands	r3, r2
 8002d74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2b06      	cmp	r3, #6
 8002d7a:	d016      	beq.n	8002daa <HAL_TIM_Base_Start_IT+0x9a>
 8002d7c:	68fa      	ldr	r2, [r7, #12]
 8002d7e:	2380      	movs	r3, #128	; 0x80
 8002d80:	025b      	lsls	r3, r3, #9
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d011      	beq.n	8002daa <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2101      	movs	r1, #1
 8002d92:	430a      	orrs	r2, r1
 8002d94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d96:	e008      	b.n	8002daa <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	2101      	movs	r1, #1
 8002da4:	430a      	orrs	r2, r1
 8002da6:	601a      	str	r2, [r3, #0]
 8002da8:	e000      	b.n	8002dac <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002daa:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	0018      	movs	r0, r3
 8002db0:	46bd      	mov	sp, r7
 8002db2:	b004      	add	sp, #16
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	46c0      	nop			; (mov r8, r8)
 8002db8:	40012c00 	.word	0x40012c00
 8002dbc:	40000400 	.word	0x40000400
 8002dc0:	40014000 	.word	0x40014000
 8002dc4:	00010007 	.word	0x00010007

08002dc8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	68da      	ldr	r2, [r3, #12]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2101      	movs	r1, #1
 8002ddc:	438a      	bics	r2, r1
 8002dde:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6a1b      	ldr	r3, [r3, #32]
 8002de6:	4a0d      	ldr	r2, [pc, #52]	; (8002e1c <HAL_TIM_Base_Stop_IT+0x54>)
 8002de8:	4013      	ands	r3, r2
 8002dea:	d10d      	bne.n	8002e08 <HAL_TIM_Base_Stop_IT+0x40>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	6a1b      	ldr	r3, [r3, #32]
 8002df2:	4a0b      	ldr	r2, [pc, #44]	; (8002e20 <HAL_TIM_Base_Stop_IT+0x58>)
 8002df4:	4013      	ands	r3, r2
 8002df6:	d107      	bne.n	8002e08 <HAL_TIM_Base_Stop_IT+0x40>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2101      	movs	r1, #1
 8002e04:	438a      	bics	r2, r1
 8002e06:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	223d      	movs	r2, #61	; 0x3d
 8002e0c:	2101      	movs	r1, #1
 8002e0e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002e10:	2300      	movs	r3, #0
}
 8002e12:	0018      	movs	r0, r3
 8002e14:	46bd      	mov	sp, r7
 8002e16:	b002      	add	sp, #8
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	46c0      	nop			; (mov r8, r8)
 8002e1c:	00001111 	.word	0x00001111
 8002e20:	00000444 	.word	0x00000444

08002e24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	2202      	movs	r2, #2
 8002e34:	4013      	ands	r3, r2
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d124      	bne.n	8002e84 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	2202      	movs	r2, #2
 8002e42:	4013      	ands	r3, r2
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d11d      	bne.n	8002e84 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	2203      	movs	r2, #3
 8002e4e:	4252      	negs	r2, r2
 8002e50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2201      	movs	r2, #1
 8002e56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	699b      	ldr	r3, [r3, #24]
 8002e5e:	2203      	movs	r2, #3
 8002e60:	4013      	ands	r3, r2
 8002e62:	d004      	beq.n	8002e6e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	0018      	movs	r0, r3
 8002e68:	f000 f916 	bl	8003098 <HAL_TIM_IC_CaptureCallback>
 8002e6c:	e007      	b.n	8002e7e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	0018      	movs	r0, r3
 8002e72:	f000 f909 	bl	8003088 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	0018      	movs	r0, r3
 8002e7a:	f000 f915 	bl	80030a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	691b      	ldr	r3, [r3, #16]
 8002e8a:	2204      	movs	r2, #4
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	2b04      	cmp	r3, #4
 8002e90:	d125      	bne.n	8002ede <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	2204      	movs	r2, #4
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	2b04      	cmp	r3, #4
 8002e9e:	d11e      	bne.n	8002ede <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2205      	movs	r2, #5
 8002ea6:	4252      	negs	r2, r2
 8002ea8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2202      	movs	r2, #2
 8002eae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	699a      	ldr	r2, [r3, #24]
 8002eb6:	23c0      	movs	r3, #192	; 0xc0
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	4013      	ands	r3, r2
 8002ebc:	d004      	beq.n	8002ec8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	0018      	movs	r0, r3
 8002ec2:	f000 f8e9 	bl	8003098 <HAL_TIM_IC_CaptureCallback>
 8002ec6:	e007      	b.n	8002ed8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f000 f8dc 	bl	8003088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	f000 f8e8 	bl	80030a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	2208      	movs	r2, #8
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	2b08      	cmp	r3, #8
 8002eea:	d124      	bne.n	8002f36 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	2208      	movs	r2, #8
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	2b08      	cmp	r3, #8
 8002ef8:	d11d      	bne.n	8002f36 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	2209      	movs	r2, #9
 8002f00:	4252      	negs	r2, r2
 8002f02:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2204      	movs	r2, #4
 8002f08:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	69db      	ldr	r3, [r3, #28]
 8002f10:	2203      	movs	r2, #3
 8002f12:	4013      	ands	r3, r2
 8002f14:	d004      	beq.n	8002f20 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	0018      	movs	r0, r3
 8002f1a:	f000 f8bd 	bl	8003098 <HAL_TIM_IC_CaptureCallback>
 8002f1e:	e007      	b.n	8002f30 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	0018      	movs	r0, r3
 8002f24:	f000 f8b0 	bl	8003088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	f000 f8bc 	bl	80030a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	691b      	ldr	r3, [r3, #16]
 8002f3c:	2210      	movs	r2, #16
 8002f3e:	4013      	ands	r3, r2
 8002f40:	2b10      	cmp	r3, #16
 8002f42:	d125      	bne.n	8002f90 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	2210      	movs	r2, #16
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	2b10      	cmp	r3, #16
 8002f50:	d11e      	bne.n	8002f90 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2211      	movs	r2, #17
 8002f58:	4252      	negs	r2, r2
 8002f5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2208      	movs	r2, #8
 8002f60:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	69da      	ldr	r2, [r3, #28]
 8002f68:	23c0      	movs	r3, #192	; 0xc0
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	d004      	beq.n	8002f7a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	0018      	movs	r0, r3
 8002f74:	f000 f890 	bl	8003098 <HAL_TIM_IC_CaptureCallback>
 8002f78:	e007      	b.n	8002f8a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	0018      	movs	r0, r3
 8002f7e:	f000 f883 	bl	8003088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	0018      	movs	r0, r3
 8002f86:	f000 f88f 	bl	80030a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	691b      	ldr	r3, [r3, #16]
 8002f96:	2201      	movs	r2, #1
 8002f98:	4013      	ands	r3, r2
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d10f      	bne.n	8002fbe <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d108      	bne.n	8002fbe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2202      	movs	r2, #2
 8002fb2:	4252      	negs	r2, r2
 8002fb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	0018      	movs	r0, r3
 8002fba:	f7fd fd6b 	bl	8000a94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	691b      	ldr	r3, [r3, #16]
 8002fc4:	2280      	movs	r2, #128	; 0x80
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	2b80      	cmp	r3, #128	; 0x80
 8002fca:	d10f      	bne.n	8002fec <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	2280      	movs	r2, #128	; 0x80
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	2b80      	cmp	r3, #128	; 0x80
 8002fd8:	d108      	bne.n	8002fec <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	2281      	movs	r2, #129	; 0x81
 8002fe0:	4252      	negs	r2, r2
 8002fe2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	0018      	movs	r0, r3
 8002fe8:	f000 f8f6 	bl	80031d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	691a      	ldr	r2, [r3, #16]
 8002ff2:	2380      	movs	r3, #128	; 0x80
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	401a      	ands	r2, r3
 8002ff8:	2380      	movs	r3, #128	; 0x80
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d10e      	bne.n	800301e <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	2280      	movs	r2, #128	; 0x80
 8003008:	4013      	ands	r3, r2
 800300a:	2b80      	cmp	r3, #128	; 0x80
 800300c:	d107      	bne.n	800301e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a1c      	ldr	r2, [pc, #112]	; (8003084 <HAL_TIM_IRQHandler+0x260>)
 8003014:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	0018      	movs	r0, r3
 800301a:	f000 f8e5 	bl	80031e8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	2240      	movs	r2, #64	; 0x40
 8003026:	4013      	ands	r3, r2
 8003028:	2b40      	cmp	r3, #64	; 0x40
 800302a:	d10f      	bne.n	800304c <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	2240      	movs	r2, #64	; 0x40
 8003034:	4013      	ands	r3, r2
 8003036:	2b40      	cmp	r3, #64	; 0x40
 8003038:	d108      	bne.n	800304c <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2241      	movs	r2, #65	; 0x41
 8003040:	4252      	negs	r2, r2
 8003042:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	0018      	movs	r0, r3
 8003048:	f000 f836 	bl	80030b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	2220      	movs	r2, #32
 8003054:	4013      	ands	r3, r2
 8003056:	2b20      	cmp	r3, #32
 8003058:	d10f      	bne.n	800307a <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	2220      	movs	r2, #32
 8003062:	4013      	ands	r3, r2
 8003064:	2b20      	cmp	r3, #32
 8003066:	d108      	bne.n	800307a <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2221      	movs	r2, #33	; 0x21
 800306e:	4252      	negs	r2, r2
 8003070:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	0018      	movs	r0, r3
 8003076:	f000 f8a7 	bl	80031c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800307a:	46c0      	nop			; (mov r8, r8)
 800307c:	46bd      	mov	sp, r7
 800307e:	b002      	add	sp, #8
 8003080:	bd80      	pop	{r7, pc}
 8003082:	46c0      	nop			; (mov r8, r8)
 8003084:	fffffeff 	.word	0xfffffeff

08003088 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003090:	46c0      	nop			; (mov r8, r8)
 8003092:	46bd      	mov	sp, r7
 8003094:	b002      	add	sp, #8
 8003096:	bd80      	pop	{r7, pc}

08003098 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80030a0:	46c0      	nop			; (mov r8, r8)
 80030a2:	46bd      	mov	sp, r7
 80030a4:	b002      	add	sp, #8
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80030b0:	46c0      	nop			; (mov r8, r8)
 80030b2:	46bd      	mov	sp, r7
 80030b4:	b002      	add	sp, #8
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80030c0:	46c0      	nop			; (mov r8, r8)
 80030c2:	46bd      	mov	sp, r7
 80030c4:	b002      	add	sp, #8
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	4a34      	ldr	r2, [pc, #208]	; (80031ac <TIM_Base_SetConfig+0xe4>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d008      	beq.n	80030f2 <TIM_Base_SetConfig+0x2a>
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	2380      	movs	r3, #128	; 0x80
 80030e4:	05db      	lsls	r3, r3, #23
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d003      	beq.n	80030f2 <TIM_Base_SetConfig+0x2a>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a30      	ldr	r2, [pc, #192]	; (80031b0 <TIM_Base_SetConfig+0xe8>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d108      	bne.n	8003104 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2270      	movs	r2, #112	; 0x70
 80030f6:	4393      	bics	r3, r2
 80030f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	68fa      	ldr	r2, [r7, #12]
 8003100:	4313      	orrs	r3, r2
 8003102:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	4a29      	ldr	r2, [pc, #164]	; (80031ac <TIM_Base_SetConfig+0xe4>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d018      	beq.n	800313e <TIM_Base_SetConfig+0x76>
 800310c:	687a      	ldr	r2, [r7, #4]
 800310e:	2380      	movs	r3, #128	; 0x80
 8003110:	05db      	lsls	r3, r3, #23
 8003112:	429a      	cmp	r2, r3
 8003114:	d013      	beq.n	800313e <TIM_Base_SetConfig+0x76>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4a25      	ldr	r2, [pc, #148]	; (80031b0 <TIM_Base_SetConfig+0xe8>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d00f      	beq.n	800313e <TIM_Base_SetConfig+0x76>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4a24      	ldr	r2, [pc, #144]	; (80031b4 <TIM_Base_SetConfig+0xec>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d00b      	beq.n	800313e <TIM_Base_SetConfig+0x76>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4a23      	ldr	r2, [pc, #140]	; (80031b8 <TIM_Base_SetConfig+0xf0>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d007      	beq.n	800313e <TIM_Base_SetConfig+0x76>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	4a22      	ldr	r2, [pc, #136]	; (80031bc <TIM_Base_SetConfig+0xf4>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d003      	beq.n	800313e <TIM_Base_SetConfig+0x76>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	4a21      	ldr	r2, [pc, #132]	; (80031c0 <TIM_Base_SetConfig+0xf8>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d108      	bne.n	8003150 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	4a20      	ldr	r2, [pc, #128]	; (80031c4 <TIM_Base_SetConfig+0xfc>)
 8003142:	4013      	ands	r3, r2
 8003144:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	68db      	ldr	r3, [r3, #12]
 800314a:	68fa      	ldr	r2, [r7, #12]
 800314c:	4313      	orrs	r3, r2
 800314e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2280      	movs	r2, #128	; 0x80
 8003154:	4393      	bics	r3, r2
 8003156:	001a      	movs	r2, r3
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	695b      	ldr	r3, [r3, #20]
 800315c:	4313      	orrs	r3, r2
 800315e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	68fa      	ldr	r2, [r7, #12]
 8003164:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	689a      	ldr	r2, [r3, #8]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a0c      	ldr	r2, [pc, #48]	; (80031ac <TIM_Base_SetConfig+0xe4>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d00b      	beq.n	8003196 <TIM_Base_SetConfig+0xce>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a0d      	ldr	r2, [pc, #52]	; (80031b8 <TIM_Base_SetConfig+0xf0>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d007      	beq.n	8003196 <TIM_Base_SetConfig+0xce>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a0c      	ldr	r2, [pc, #48]	; (80031bc <TIM_Base_SetConfig+0xf4>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d003      	beq.n	8003196 <TIM_Base_SetConfig+0xce>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a0b      	ldr	r2, [pc, #44]	; (80031c0 <TIM_Base_SetConfig+0xf8>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d103      	bne.n	800319e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	691a      	ldr	r2, [r3, #16]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2201      	movs	r2, #1
 80031a2:	615a      	str	r2, [r3, #20]
}
 80031a4:	46c0      	nop			; (mov r8, r8)
 80031a6:	46bd      	mov	sp, r7
 80031a8:	b004      	add	sp, #16
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	40012c00 	.word	0x40012c00
 80031b0:	40000400 	.word	0x40000400
 80031b4:	40002000 	.word	0x40002000
 80031b8:	40014000 	.word	0x40014000
 80031bc:	40014400 	.word	0x40014400
 80031c0:	40014800 	.word	0x40014800
 80031c4:	fffffcff 	.word	0xfffffcff

080031c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80031d0:	46c0      	nop			; (mov r8, r8)
 80031d2:	46bd      	mov	sp, r7
 80031d4:	b002      	add	sp, #8
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80031e0:	46c0      	nop			; (mov r8, r8)
 80031e2:	46bd      	mov	sp, r7
 80031e4:	b002      	add	sp, #8
 80031e6:	bd80      	pop	{r7, pc}

080031e8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80031f0:	46c0      	nop			; (mov r8, r8)
 80031f2:	46bd      	mov	sp, r7
 80031f4:	b002      	add	sp, #8
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d101      	bne.n	800320a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e046      	b.n	8003298 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2288      	movs	r2, #136	; 0x88
 800320e:	589b      	ldr	r3, [r3, r2]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d107      	bne.n	8003224 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2284      	movs	r2, #132	; 0x84
 8003218:	2100      	movs	r1, #0
 800321a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	0018      	movs	r0, r3
 8003220:	f7fd fcea 	bl	8000bf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2288      	movs	r2, #136	; 0x88
 8003228:	2124      	movs	r1, #36	; 0x24
 800322a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2101      	movs	r1, #1
 8003238:	438a      	bics	r2, r1
 800323a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	0018      	movs	r0, r3
 8003240:	f000 fc12 	bl	8003a68 <UART_SetConfig>
 8003244:	0003      	movs	r3, r0
 8003246:	2b01      	cmp	r3, #1
 8003248:	d101      	bne.n	800324e <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e024      	b.n	8003298 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003252:	2b00      	cmp	r3, #0
 8003254:	d003      	beq.n	800325e <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	0018      	movs	r0, r3
 800325a:	f000 fec3 	bl	8003fe4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	685a      	ldr	r2, [r3, #4]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	490d      	ldr	r1, [pc, #52]	; (80032a0 <HAL_UART_Init+0xa8>)
 800326a:	400a      	ands	r2, r1
 800326c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	689a      	ldr	r2, [r3, #8]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	212a      	movs	r1, #42	; 0x2a
 800327a:	438a      	bics	r2, r1
 800327c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2101      	movs	r1, #1
 800328a:	430a      	orrs	r2, r1
 800328c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	0018      	movs	r0, r3
 8003292:	f000 ff5b 	bl	800414c <UART_CheckIdleState>
 8003296:	0003      	movs	r3, r0
}
 8003298:	0018      	movs	r0, r3
 800329a:	46bd      	mov	sp, r7
 800329c:	b002      	add	sp, #8
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	ffffb7ff 	.word	0xffffb7ff

080032a4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b08a      	sub	sp, #40	; 0x28
 80032a8:	af02      	add	r7, sp, #8
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	603b      	str	r3, [r7, #0]
 80032b0:	1dbb      	adds	r3, r7, #6
 80032b2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2288      	movs	r2, #136	; 0x88
 80032b8:	589b      	ldr	r3, [r3, r2]
 80032ba:	2b20      	cmp	r3, #32
 80032bc:	d000      	beq.n	80032c0 <HAL_UART_Transmit+0x1c>
 80032be:	e088      	b.n	80033d2 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d003      	beq.n	80032ce <HAL_UART_Transmit+0x2a>
 80032c6:	1dbb      	adds	r3, r7, #6
 80032c8:	881b      	ldrh	r3, [r3, #0]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d101      	bne.n	80032d2 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e080      	b.n	80033d4 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	689a      	ldr	r2, [r3, #8]
 80032d6:	2380      	movs	r3, #128	; 0x80
 80032d8:	015b      	lsls	r3, r3, #5
 80032da:	429a      	cmp	r2, r3
 80032dc:	d109      	bne.n	80032f2 <HAL_UART_Transmit+0x4e>
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d105      	bne.n	80032f2 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	2201      	movs	r2, #1
 80032ea:	4013      	ands	r3, r2
 80032ec:	d001      	beq.n	80032f2 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e070      	b.n	80033d4 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2290      	movs	r2, #144	; 0x90
 80032f6:	2100      	movs	r1, #0
 80032f8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2288      	movs	r2, #136	; 0x88
 80032fe:	2121      	movs	r1, #33	; 0x21
 8003300:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003302:	f7fd fe39 	bl	8000f78 <HAL_GetTick>
 8003306:	0003      	movs	r3, r0
 8003308:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	1dba      	adds	r2, r7, #6
 800330e:	2154      	movs	r1, #84	; 0x54
 8003310:	8812      	ldrh	r2, [r2, #0]
 8003312:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	1dba      	adds	r2, r7, #6
 8003318:	2156      	movs	r1, #86	; 0x56
 800331a:	8812      	ldrh	r2, [r2, #0]
 800331c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	689a      	ldr	r2, [r3, #8]
 8003322:	2380      	movs	r3, #128	; 0x80
 8003324:	015b      	lsls	r3, r3, #5
 8003326:	429a      	cmp	r2, r3
 8003328:	d108      	bne.n	800333c <HAL_UART_Transmit+0x98>
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	691b      	ldr	r3, [r3, #16]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d104      	bne.n	800333c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003332:	2300      	movs	r3, #0
 8003334:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	61bb      	str	r3, [r7, #24]
 800333a:	e003      	b.n	8003344 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003340:	2300      	movs	r3, #0
 8003342:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003344:	e02c      	b.n	80033a0 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003346:	697a      	ldr	r2, [r7, #20]
 8003348:	68f8      	ldr	r0, [r7, #12]
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	9300      	str	r3, [sp, #0]
 800334e:	0013      	movs	r3, r2
 8003350:	2200      	movs	r2, #0
 8003352:	2180      	movs	r1, #128	; 0x80
 8003354:	f000 ff48 	bl	80041e8 <UART_WaitOnFlagUntilTimeout>
 8003358:	1e03      	subs	r3, r0, #0
 800335a:	d001      	beq.n	8003360 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e039      	b.n	80033d4 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d10b      	bne.n	800337e <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003366:	69bb      	ldr	r3, [r7, #24]
 8003368:	881b      	ldrh	r3, [r3, #0]
 800336a:	001a      	movs	r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	05d2      	lsls	r2, r2, #23
 8003372:	0dd2      	lsrs	r2, r2, #23
 8003374:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	3302      	adds	r3, #2
 800337a:	61bb      	str	r3, [r7, #24]
 800337c:	e007      	b.n	800338e <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	781a      	ldrb	r2, [r3, #0]
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	3301      	adds	r3, #1
 800338c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2256      	movs	r2, #86	; 0x56
 8003392:	5a9b      	ldrh	r3, [r3, r2]
 8003394:	b29b      	uxth	r3, r3
 8003396:	3b01      	subs	r3, #1
 8003398:	b299      	uxth	r1, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2256      	movs	r2, #86	; 0x56
 800339e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2256      	movs	r2, #86	; 0x56
 80033a4:	5a9b      	ldrh	r3, [r3, r2]
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d1cc      	bne.n	8003346 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033ac:	697a      	ldr	r2, [r7, #20]
 80033ae:	68f8      	ldr	r0, [r7, #12]
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	9300      	str	r3, [sp, #0]
 80033b4:	0013      	movs	r3, r2
 80033b6:	2200      	movs	r2, #0
 80033b8:	2140      	movs	r1, #64	; 0x40
 80033ba:	f000 ff15 	bl	80041e8 <UART_WaitOnFlagUntilTimeout>
 80033be:	1e03      	subs	r3, r0, #0
 80033c0:	d001      	beq.n	80033c6 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e006      	b.n	80033d4 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2288      	movs	r2, #136	; 0x88
 80033ca:	2120      	movs	r1, #32
 80033cc:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80033ce:	2300      	movs	r3, #0
 80033d0:	e000      	b.n	80033d4 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 80033d2:	2302      	movs	r3, #2
  }
}
 80033d4:	0018      	movs	r0, r3
 80033d6:	46bd      	mov	sp, r7
 80033d8:	b008      	add	sp, #32
 80033da:	bd80      	pop	{r7, pc}

080033dc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80033dc:	b5b0      	push	{r4, r5, r7, lr}
 80033de:	b0aa      	sub	sp, #168	; 0xa8
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	69db      	ldr	r3, [r3, #28]
 80033ea:	22a4      	movs	r2, #164	; 0xa4
 80033ec:	18b9      	adds	r1, r7, r2
 80033ee:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	20a0      	movs	r0, #160	; 0xa0
 80033f8:	1839      	adds	r1, r7, r0
 80033fa:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	249c      	movs	r4, #156	; 0x9c
 8003404:	1939      	adds	r1, r7, r4
 8003406:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003408:	0011      	movs	r1, r2
 800340a:	18bb      	adds	r3, r7, r2
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4aa2      	ldr	r2, [pc, #648]	; (8003698 <HAL_UART_IRQHandler+0x2bc>)
 8003410:	4013      	ands	r3, r2
 8003412:	2298      	movs	r2, #152	; 0x98
 8003414:	18bd      	adds	r5, r7, r2
 8003416:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8003418:	18bb      	adds	r3, r7, r2
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d11a      	bne.n	8003456 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003420:	187b      	adds	r3, r7, r1
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	2220      	movs	r2, #32
 8003426:	4013      	ands	r3, r2
 8003428:	d015      	beq.n	8003456 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800342a:	183b      	adds	r3, r7, r0
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	2220      	movs	r2, #32
 8003430:	4013      	ands	r3, r2
 8003432:	d105      	bne.n	8003440 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003434:	193b      	adds	r3, r7, r4
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	2380      	movs	r3, #128	; 0x80
 800343a:	055b      	lsls	r3, r3, #21
 800343c:	4013      	ands	r3, r2
 800343e:	d00a      	beq.n	8003456 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003444:	2b00      	cmp	r3, #0
 8003446:	d100      	bne.n	800344a <HAL_UART_IRQHandler+0x6e>
 8003448:	e2dc      	b.n	8003a04 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	0010      	movs	r0, r2
 8003452:	4798      	blx	r3
      }
      return;
 8003454:	e2d6      	b.n	8003a04 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003456:	2398      	movs	r3, #152	; 0x98
 8003458:	18fb      	adds	r3, r7, r3
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d100      	bne.n	8003462 <HAL_UART_IRQHandler+0x86>
 8003460:	e122      	b.n	80036a8 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003462:	239c      	movs	r3, #156	; 0x9c
 8003464:	18fb      	adds	r3, r7, r3
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a8c      	ldr	r2, [pc, #560]	; (800369c <HAL_UART_IRQHandler+0x2c0>)
 800346a:	4013      	ands	r3, r2
 800346c:	d106      	bne.n	800347c <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800346e:	23a0      	movs	r3, #160	; 0xa0
 8003470:	18fb      	adds	r3, r7, r3
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a8a      	ldr	r2, [pc, #552]	; (80036a0 <HAL_UART_IRQHandler+0x2c4>)
 8003476:	4013      	ands	r3, r2
 8003478:	d100      	bne.n	800347c <HAL_UART_IRQHandler+0xa0>
 800347a:	e115      	b.n	80036a8 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800347c:	23a4      	movs	r3, #164	; 0xa4
 800347e:	18fb      	adds	r3, r7, r3
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	2201      	movs	r2, #1
 8003484:	4013      	ands	r3, r2
 8003486:	d012      	beq.n	80034ae <HAL_UART_IRQHandler+0xd2>
 8003488:	23a0      	movs	r3, #160	; 0xa0
 800348a:	18fb      	adds	r3, r7, r3
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	2380      	movs	r3, #128	; 0x80
 8003490:	005b      	lsls	r3, r3, #1
 8003492:	4013      	ands	r3, r2
 8003494:	d00b      	beq.n	80034ae <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	2201      	movs	r2, #1
 800349c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2290      	movs	r2, #144	; 0x90
 80034a2:	589b      	ldr	r3, [r3, r2]
 80034a4:	2201      	movs	r2, #1
 80034a6:	431a      	orrs	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2190      	movs	r1, #144	; 0x90
 80034ac:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80034ae:	23a4      	movs	r3, #164	; 0xa4
 80034b0:	18fb      	adds	r3, r7, r3
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2202      	movs	r2, #2
 80034b6:	4013      	ands	r3, r2
 80034b8:	d011      	beq.n	80034de <HAL_UART_IRQHandler+0x102>
 80034ba:	239c      	movs	r3, #156	; 0x9c
 80034bc:	18fb      	adds	r3, r7, r3
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2201      	movs	r2, #1
 80034c2:	4013      	ands	r3, r2
 80034c4:	d00b      	beq.n	80034de <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2202      	movs	r2, #2
 80034cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2290      	movs	r2, #144	; 0x90
 80034d2:	589b      	ldr	r3, [r3, r2]
 80034d4:	2204      	movs	r2, #4
 80034d6:	431a      	orrs	r2, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2190      	movs	r1, #144	; 0x90
 80034dc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80034de:	23a4      	movs	r3, #164	; 0xa4
 80034e0:	18fb      	adds	r3, r7, r3
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2204      	movs	r2, #4
 80034e6:	4013      	ands	r3, r2
 80034e8:	d011      	beq.n	800350e <HAL_UART_IRQHandler+0x132>
 80034ea:	239c      	movs	r3, #156	; 0x9c
 80034ec:	18fb      	adds	r3, r7, r3
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2201      	movs	r2, #1
 80034f2:	4013      	ands	r3, r2
 80034f4:	d00b      	beq.n	800350e <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2204      	movs	r2, #4
 80034fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2290      	movs	r2, #144	; 0x90
 8003502:	589b      	ldr	r3, [r3, r2]
 8003504:	2202      	movs	r2, #2
 8003506:	431a      	orrs	r2, r3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2190      	movs	r1, #144	; 0x90
 800350c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800350e:	23a4      	movs	r3, #164	; 0xa4
 8003510:	18fb      	adds	r3, r7, r3
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	2208      	movs	r2, #8
 8003516:	4013      	ands	r3, r2
 8003518:	d017      	beq.n	800354a <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800351a:	23a0      	movs	r3, #160	; 0xa0
 800351c:	18fb      	adds	r3, r7, r3
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2220      	movs	r2, #32
 8003522:	4013      	ands	r3, r2
 8003524:	d105      	bne.n	8003532 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003526:	239c      	movs	r3, #156	; 0x9c
 8003528:	18fb      	adds	r3, r7, r3
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a5b      	ldr	r2, [pc, #364]	; (800369c <HAL_UART_IRQHandler+0x2c0>)
 800352e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003530:	d00b      	beq.n	800354a <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2208      	movs	r2, #8
 8003538:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2290      	movs	r2, #144	; 0x90
 800353e:	589b      	ldr	r3, [r3, r2]
 8003540:	2208      	movs	r2, #8
 8003542:	431a      	orrs	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2190      	movs	r1, #144	; 0x90
 8003548:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800354a:	23a4      	movs	r3, #164	; 0xa4
 800354c:	18fb      	adds	r3, r7, r3
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	2380      	movs	r3, #128	; 0x80
 8003552:	011b      	lsls	r3, r3, #4
 8003554:	4013      	ands	r3, r2
 8003556:	d013      	beq.n	8003580 <HAL_UART_IRQHandler+0x1a4>
 8003558:	23a0      	movs	r3, #160	; 0xa0
 800355a:	18fb      	adds	r3, r7, r3
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	2380      	movs	r3, #128	; 0x80
 8003560:	04db      	lsls	r3, r3, #19
 8003562:	4013      	ands	r3, r2
 8003564:	d00c      	beq.n	8003580 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2280      	movs	r2, #128	; 0x80
 800356c:	0112      	lsls	r2, r2, #4
 800356e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2290      	movs	r2, #144	; 0x90
 8003574:	589b      	ldr	r3, [r3, r2]
 8003576:	2220      	movs	r2, #32
 8003578:	431a      	orrs	r2, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2190      	movs	r1, #144	; 0x90
 800357e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2290      	movs	r2, #144	; 0x90
 8003584:	589b      	ldr	r3, [r3, r2]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d100      	bne.n	800358c <HAL_UART_IRQHandler+0x1b0>
 800358a:	e23d      	b.n	8003a08 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800358c:	23a4      	movs	r3, #164	; 0xa4
 800358e:	18fb      	adds	r3, r7, r3
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	2220      	movs	r2, #32
 8003594:	4013      	ands	r3, r2
 8003596:	d015      	beq.n	80035c4 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003598:	23a0      	movs	r3, #160	; 0xa0
 800359a:	18fb      	adds	r3, r7, r3
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	2220      	movs	r2, #32
 80035a0:	4013      	ands	r3, r2
 80035a2:	d106      	bne.n	80035b2 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80035a4:	239c      	movs	r3, #156	; 0x9c
 80035a6:	18fb      	adds	r3, r7, r3
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	2380      	movs	r3, #128	; 0x80
 80035ac:	055b      	lsls	r3, r3, #21
 80035ae:	4013      	ands	r3, r2
 80035b0:	d008      	beq.n	80035c4 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d004      	beq.n	80035c4 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	0010      	movs	r0, r2
 80035c2:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2290      	movs	r2, #144	; 0x90
 80035c8:	589b      	ldr	r3, [r3, r2]
 80035ca:	2194      	movs	r1, #148	; 0x94
 80035cc:	187a      	adds	r2, r7, r1
 80035ce:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	2240      	movs	r2, #64	; 0x40
 80035d8:	4013      	ands	r3, r2
 80035da:	2b40      	cmp	r3, #64	; 0x40
 80035dc:	d004      	beq.n	80035e8 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80035de:	187b      	adds	r3, r7, r1
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2228      	movs	r2, #40	; 0x28
 80035e4:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80035e6:	d04c      	beq.n	8003682 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	0018      	movs	r0, r3
 80035ec:	f000 ffaa 	bl	8004544 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	2240      	movs	r2, #64	; 0x40
 80035f8:	4013      	ands	r3, r2
 80035fa:	2b40      	cmp	r3, #64	; 0x40
 80035fc:	d13c      	bne.n	8003678 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035fe:	f3ef 8310 	mrs	r3, PRIMASK
 8003602:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003604:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003606:	2090      	movs	r0, #144	; 0x90
 8003608:	183a      	adds	r2, r7, r0
 800360a:	6013      	str	r3, [r2, #0]
 800360c:	2301      	movs	r3, #1
 800360e:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003610:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003612:	f383 8810 	msr	PRIMASK, r3
}
 8003616:	46c0      	nop			; (mov r8, r8)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	689a      	ldr	r2, [r3, #8]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	2140      	movs	r1, #64	; 0x40
 8003624:	438a      	bics	r2, r1
 8003626:	609a      	str	r2, [r3, #8]
 8003628:	183b      	adds	r3, r7, r0
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800362e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003630:	f383 8810 	msr	PRIMASK, r3
}
 8003634:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2280      	movs	r2, #128	; 0x80
 800363a:	589b      	ldr	r3, [r3, r2]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d016      	beq.n	800366e <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2280      	movs	r2, #128	; 0x80
 8003644:	589b      	ldr	r3, [r3, r2]
 8003646:	4a17      	ldr	r2, [pc, #92]	; (80036a4 <HAL_UART_IRQHandler+0x2c8>)
 8003648:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2280      	movs	r2, #128	; 0x80
 800364e:	589b      	ldr	r3, [r3, r2]
 8003650:	0018      	movs	r0, r3
 8003652:	f7fd ff0f 	bl	8001474 <HAL_DMA_Abort_IT>
 8003656:	1e03      	subs	r3, r0, #0
 8003658:	d01c      	beq.n	8003694 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2280      	movs	r2, #128	; 0x80
 800365e:	589b      	ldr	r3, [r3, r2]
 8003660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	2180      	movs	r1, #128	; 0x80
 8003666:	5852      	ldr	r2, [r2, r1]
 8003668:	0010      	movs	r0, r2
 800366a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800366c:	e012      	b.n	8003694 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	0018      	movs	r0, r3
 8003672:	f000 f9f1 	bl	8003a58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003676:	e00d      	b.n	8003694 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	0018      	movs	r0, r3
 800367c:	f000 f9ec 	bl	8003a58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003680:	e008      	b.n	8003694 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	0018      	movs	r0, r3
 8003686:	f000 f9e7 	bl	8003a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2290      	movs	r2, #144	; 0x90
 800368e:	2100      	movs	r1, #0
 8003690:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003692:	e1b9      	b.n	8003a08 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003694:	46c0      	nop			; (mov r8, r8)
    return;
 8003696:	e1b7      	b.n	8003a08 <HAL_UART_IRQHandler+0x62c>
 8003698:	0000080f 	.word	0x0000080f
 800369c:	10000001 	.word	0x10000001
 80036a0:	04000120 	.word	0x04000120
 80036a4:	08004809 	.word	0x08004809

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d000      	beq.n	80036b2 <HAL_UART_IRQHandler+0x2d6>
 80036b0:	e13e      	b.n	8003930 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80036b2:	23a4      	movs	r3, #164	; 0xa4
 80036b4:	18fb      	adds	r3, r7, r3
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2210      	movs	r2, #16
 80036ba:	4013      	ands	r3, r2
 80036bc:	d100      	bne.n	80036c0 <HAL_UART_IRQHandler+0x2e4>
 80036be:	e137      	b.n	8003930 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80036c0:	23a0      	movs	r3, #160	; 0xa0
 80036c2:	18fb      	adds	r3, r7, r3
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	2210      	movs	r2, #16
 80036c8:	4013      	ands	r3, r2
 80036ca:	d100      	bne.n	80036ce <HAL_UART_IRQHandler+0x2f2>
 80036cc:	e130      	b.n	8003930 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2210      	movs	r2, #16
 80036d4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	2240      	movs	r2, #64	; 0x40
 80036de:	4013      	ands	r3, r2
 80036e0:	2b40      	cmp	r3, #64	; 0x40
 80036e2:	d000      	beq.n	80036e6 <HAL_UART_IRQHandler+0x30a>
 80036e4:	e0a4      	b.n	8003830 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2280      	movs	r2, #128	; 0x80
 80036ea:	589b      	ldr	r3, [r3, r2]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	685a      	ldr	r2, [r3, #4]
 80036f0:	217e      	movs	r1, #126	; 0x7e
 80036f2:	187b      	adds	r3, r7, r1
 80036f4:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80036f6:	187b      	adds	r3, r7, r1
 80036f8:	881b      	ldrh	r3, [r3, #0]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d100      	bne.n	8003700 <HAL_UART_IRQHandler+0x324>
 80036fe:	e185      	b.n	8003a0c <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	225c      	movs	r2, #92	; 0x5c
 8003704:	5a9b      	ldrh	r3, [r3, r2]
 8003706:	187a      	adds	r2, r7, r1
 8003708:	8812      	ldrh	r2, [r2, #0]
 800370a:	429a      	cmp	r2, r3
 800370c:	d300      	bcc.n	8003710 <HAL_UART_IRQHandler+0x334>
 800370e:	e17d      	b.n	8003a0c <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	187a      	adds	r2, r7, r1
 8003714:	215e      	movs	r1, #94	; 0x5e
 8003716:	8812      	ldrh	r2, [r2, #0]
 8003718:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2280      	movs	r2, #128	; 0x80
 800371e:	589b      	ldr	r3, [r3, r2]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	2220      	movs	r2, #32
 8003726:	4013      	ands	r3, r2
 8003728:	d170      	bne.n	800380c <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800372a:	f3ef 8310 	mrs	r3, PRIMASK
 800372e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003732:	67bb      	str	r3, [r7, #120]	; 0x78
 8003734:	2301      	movs	r3, #1
 8003736:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003738:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800373a:	f383 8810 	msr	PRIMASK, r3
}
 800373e:	46c0      	nop			; (mov r8, r8)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	49b4      	ldr	r1, [pc, #720]	; (8003a1c <HAL_UART_IRQHandler+0x640>)
 800374c:	400a      	ands	r2, r1
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003752:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003756:	f383 8810 	msr	PRIMASK, r3
}
 800375a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800375c:	f3ef 8310 	mrs	r3, PRIMASK
 8003760:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8003762:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003764:	677b      	str	r3, [r7, #116]	; 0x74
 8003766:	2301      	movs	r3, #1
 8003768:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800376a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800376c:	f383 8810 	msr	PRIMASK, r3
}
 8003770:	46c0      	nop			; (mov r8, r8)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	689a      	ldr	r2, [r3, #8]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2101      	movs	r1, #1
 800377e:	438a      	bics	r2, r1
 8003780:	609a      	str	r2, [r3, #8]
 8003782:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003784:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003786:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003788:	f383 8810 	msr	PRIMASK, r3
}
 800378c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800378e:	f3ef 8310 	mrs	r3, PRIMASK
 8003792:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003794:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003796:	673b      	str	r3, [r7, #112]	; 0x70
 8003798:	2301      	movs	r3, #1
 800379a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800379c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800379e:	f383 8810 	msr	PRIMASK, r3
}
 80037a2:	46c0      	nop			; (mov r8, r8)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	689a      	ldr	r2, [r3, #8]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2140      	movs	r1, #64	; 0x40
 80037b0:	438a      	bics	r2, r1
 80037b2:	609a      	str	r2, [r3, #8]
 80037b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80037b6:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037ba:	f383 8810 	msr	PRIMASK, r3
}
 80037be:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	228c      	movs	r2, #140	; 0x8c
 80037c4:	2120      	movs	r1, #32
 80037c6:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037ce:	f3ef 8310 	mrs	r3, PRIMASK
 80037d2:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80037d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037d6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80037d8:	2301      	movs	r3, #1
 80037da:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80037de:	f383 8810 	msr	PRIMASK, r3
}
 80037e2:	46c0      	nop			; (mov r8, r8)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2110      	movs	r1, #16
 80037f0:	438a      	bics	r2, r1
 80037f2:	601a      	str	r2, [r3, #0]
 80037f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037f6:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80037fa:	f383 8810 	msr	PRIMASK, r3
}
 80037fe:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2280      	movs	r2, #128	; 0x80
 8003804:	589b      	ldr	r3, [r3, r2]
 8003806:	0018      	movs	r0, r3
 8003808:	f7fd fdd2 	bl	80013b0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2202      	movs	r2, #2
 8003810:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	225c      	movs	r2, #92	; 0x5c
 8003816:	5a9a      	ldrh	r2, [r3, r2]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	215e      	movs	r1, #94	; 0x5e
 800381c:	5a5b      	ldrh	r3, [r3, r1]
 800381e:	b29b      	uxth	r3, r3
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	b29a      	uxth	r2, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	0011      	movs	r1, r2
 8003828:	0018      	movs	r0, r3
 800382a:	f7fd f90b 	bl	8000a44 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800382e:	e0ed      	b.n	8003a0c <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	225c      	movs	r2, #92	; 0x5c
 8003834:	5a99      	ldrh	r1, [r3, r2]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	225e      	movs	r2, #94	; 0x5e
 800383a:	5a9b      	ldrh	r3, [r3, r2]
 800383c:	b29a      	uxth	r2, r3
 800383e:	208e      	movs	r0, #142	; 0x8e
 8003840:	183b      	adds	r3, r7, r0
 8003842:	1a8a      	subs	r2, r1, r2
 8003844:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	225e      	movs	r2, #94	; 0x5e
 800384a:	5a9b      	ldrh	r3, [r3, r2]
 800384c:	b29b      	uxth	r3, r3
 800384e:	2b00      	cmp	r3, #0
 8003850:	d100      	bne.n	8003854 <HAL_UART_IRQHandler+0x478>
 8003852:	e0dd      	b.n	8003a10 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8003854:	183b      	adds	r3, r7, r0
 8003856:	881b      	ldrh	r3, [r3, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d100      	bne.n	800385e <HAL_UART_IRQHandler+0x482>
 800385c:	e0d8      	b.n	8003a10 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800385e:	f3ef 8310 	mrs	r3, PRIMASK
 8003862:	60fb      	str	r3, [r7, #12]
  return(result);
 8003864:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003866:	2488      	movs	r4, #136	; 0x88
 8003868:	193a      	adds	r2, r7, r4
 800386a:	6013      	str	r3, [r2, #0]
 800386c:	2301      	movs	r3, #1
 800386e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	f383 8810 	msr	PRIMASK, r3
}
 8003876:	46c0      	nop			; (mov r8, r8)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4967      	ldr	r1, [pc, #412]	; (8003a20 <HAL_UART_IRQHandler+0x644>)
 8003884:	400a      	ands	r2, r1
 8003886:	601a      	str	r2, [r3, #0]
 8003888:	193b      	adds	r3, r7, r4
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	f383 8810 	msr	PRIMASK, r3
}
 8003894:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003896:	f3ef 8310 	mrs	r3, PRIMASK
 800389a:	61bb      	str	r3, [r7, #24]
  return(result);
 800389c:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800389e:	2484      	movs	r4, #132	; 0x84
 80038a0:	193a      	adds	r2, r7, r4
 80038a2:	6013      	str	r3, [r2, #0]
 80038a4:	2301      	movs	r3, #1
 80038a6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	f383 8810 	msr	PRIMASK, r3
}
 80038ae:	46c0      	nop			; (mov r8, r8)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	689a      	ldr	r2, [r3, #8]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	495a      	ldr	r1, [pc, #360]	; (8003a24 <HAL_UART_IRQHandler+0x648>)
 80038bc:	400a      	ands	r2, r1
 80038be:	609a      	str	r2, [r3, #8]
 80038c0:	193b      	adds	r3, r7, r4
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038c6:	6a3b      	ldr	r3, [r7, #32]
 80038c8:	f383 8810 	msr	PRIMASK, r3
}
 80038cc:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	228c      	movs	r2, #140	; 0x8c
 80038d2:	2120      	movs	r1, #32
 80038d4:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038e2:	f3ef 8310 	mrs	r3, PRIMASK
 80038e6:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80038e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038ea:	2480      	movs	r4, #128	; 0x80
 80038ec:	193a      	adds	r2, r7, r4
 80038ee:	6013      	str	r3, [r2, #0]
 80038f0:	2301      	movs	r3, #1
 80038f2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f6:	f383 8810 	msr	PRIMASK, r3
}
 80038fa:	46c0      	nop			; (mov r8, r8)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2110      	movs	r1, #16
 8003908:	438a      	bics	r2, r1
 800390a:	601a      	str	r2, [r3, #0]
 800390c:	193b      	adds	r3, r7, r4
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003914:	f383 8810 	msr	PRIMASK, r3
}
 8003918:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2202      	movs	r2, #2
 800391e:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003920:	183b      	adds	r3, r7, r0
 8003922:	881a      	ldrh	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	0011      	movs	r1, r2
 8003928:	0018      	movs	r0, r3
 800392a:	f7fd f88b 	bl	8000a44 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800392e:	e06f      	b.n	8003a10 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003930:	23a4      	movs	r3, #164	; 0xa4
 8003932:	18fb      	adds	r3, r7, r3
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	2380      	movs	r3, #128	; 0x80
 8003938:	035b      	lsls	r3, r3, #13
 800393a:	4013      	ands	r3, r2
 800393c:	d010      	beq.n	8003960 <HAL_UART_IRQHandler+0x584>
 800393e:	239c      	movs	r3, #156	; 0x9c
 8003940:	18fb      	adds	r3, r7, r3
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	2380      	movs	r3, #128	; 0x80
 8003946:	03db      	lsls	r3, r3, #15
 8003948:	4013      	ands	r3, r2
 800394a:	d009      	beq.n	8003960 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2280      	movs	r2, #128	; 0x80
 8003952:	0352      	lsls	r2, r2, #13
 8003954:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	0018      	movs	r0, r3
 800395a:	f000 ff98 	bl	800488e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800395e:	e05a      	b.n	8003a16 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003960:	23a4      	movs	r3, #164	; 0xa4
 8003962:	18fb      	adds	r3, r7, r3
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2280      	movs	r2, #128	; 0x80
 8003968:	4013      	ands	r3, r2
 800396a:	d016      	beq.n	800399a <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800396c:	23a0      	movs	r3, #160	; 0xa0
 800396e:	18fb      	adds	r3, r7, r3
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	2280      	movs	r2, #128	; 0x80
 8003974:	4013      	ands	r3, r2
 8003976:	d106      	bne.n	8003986 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003978:	239c      	movs	r3, #156	; 0x9c
 800397a:	18fb      	adds	r3, r7, r3
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	2380      	movs	r3, #128	; 0x80
 8003980:	041b      	lsls	r3, r3, #16
 8003982:	4013      	ands	r3, r2
 8003984:	d009      	beq.n	800399a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800398a:	2b00      	cmp	r3, #0
 800398c:	d042      	beq.n	8003a14 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	0010      	movs	r0, r2
 8003996:	4798      	blx	r3
    }
    return;
 8003998:	e03c      	b.n	8003a14 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800399a:	23a4      	movs	r3, #164	; 0xa4
 800399c:	18fb      	adds	r3, r7, r3
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	2240      	movs	r2, #64	; 0x40
 80039a2:	4013      	ands	r3, r2
 80039a4:	d00a      	beq.n	80039bc <HAL_UART_IRQHandler+0x5e0>
 80039a6:	23a0      	movs	r3, #160	; 0xa0
 80039a8:	18fb      	adds	r3, r7, r3
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2240      	movs	r2, #64	; 0x40
 80039ae:	4013      	ands	r3, r2
 80039b0:	d004      	beq.n	80039bc <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	0018      	movs	r0, r3
 80039b6:	f000 ff3e 	bl	8004836 <UART_EndTransmit_IT>
    return;
 80039ba:	e02c      	b.n	8003a16 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80039bc:	23a4      	movs	r3, #164	; 0xa4
 80039be:	18fb      	adds	r3, r7, r3
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	2380      	movs	r3, #128	; 0x80
 80039c4:	041b      	lsls	r3, r3, #16
 80039c6:	4013      	ands	r3, r2
 80039c8:	d00b      	beq.n	80039e2 <HAL_UART_IRQHandler+0x606>
 80039ca:	23a0      	movs	r3, #160	; 0xa0
 80039cc:	18fb      	adds	r3, r7, r3
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	2380      	movs	r3, #128	; 0x80
 80039d2:	05db      	lsls	r3, r3, #23
 80039d4:	4013      	ands	r3, r2
 80039d6:	d004      	beq.n	80039e2 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	0018      	movs	r0, r3
 80039dc:	f000 ff67 	bl	80048ae <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80039e0:	e019      	b.n	8003a16 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80039e2:	23a4      	movs	r3, #164	; 0xa4
 80039e4:	18fb      	adds	r3, r7, r3
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	2380      	movs	r3, #128	; 0x80
 80039ea:	045b      	lsls	r3, r3, #17
 80039ec:	4013      	ands	r3, r2
 80039ee:	d012      	beq.n	8003a16 <HAL_UART_IRQHandler+0x63a>
 80039f0:	23a0      	movs	r3, #160	; 0xa0
 80039f2:	18fb      	adds	r3, r7, r3
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	da0d      	bge.n	8003a16 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	0018      	movs	r0, r3
 80039fe:	f000 ff4e 	bl	800489e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003a02:	e008      	b.n	8003a16 <HAL_UART_IRQHandler+0x63a>
      return;
 8003a04:	46c0      	nop			; (mov r8, r8)
 8003a06:	e006      	b.n	8003a16 <HAL_UART_IRQHandler+0x63a>
    return;
 8003a08:	46c0      	nop			; (mov r8, r8)
 8003a0a:	e004      	b.n	8003a16 <HAL_UART_IRQHandler+0x63a>
      return;
 8003a0c:	46c0      	nop			; (mov r8, r8)
 8003a0e:	e002      	b.n	8003a16 <HAL_UART_IRQHandler+0x63a>
      return;
 8003a10:	46c0      	nop			; (mov r8, r8)
 8003a12:	e000      	b.n	8003a16 <HAL_UART_IRQHandler+0x63a>
    return;
 8003a14:	46c0      	nop			; (mov r8, r8)
  }
}
 8003a16:	46bd      	mov	sp, r7
 8003a18:	b02a      	add	sp, #168	; 0xa8
 8003a1a:	bdb0      	pop	{r4, r5, r7, pc}
 8003a1c:	fffffeff 	.word	0xfffffeff
 8003a20:	fffffedf 	.word	0xfffffedf
 8003a24:	effffffe 	.word	0xeffffffe

08003a28 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003a30:	46c0      	nop			; (mov r8, r8)
 8003a32:	46bd      	mov	sp, r7
 8003a34:	b002      	add	sp, #8
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003a40:	46c0      	nop			; (mov r8, r8)
 8003a42:	46bd      	mov	sp, r7
 8003a44:	b002      	add	sp, #8
 8003a46:	bd80      	pop	{r7, pc}

08003a48 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003a50:	46c0      	nop			; (mov r8, r8)
 8003a52:	46bd      	mov	sp, r7
 8003a54:	b002      	add	sp, #8
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b082      	sub	sp, #8
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003a60:	46c0      	nop			; (mov r8, r8)
 8003a62:	46bd      	mov	sp, r7
 8003a64:	b002      	add	sp, #8
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a68:	b5b0      	push	{r4, r5, r7, lr}
 8003a6a:	b090      	sub	sp, #64	; 0x40
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a70:	231a      	movs	r3, #26
 8003a72:	2220      	movs	r2, #32
 8003a74:	189b      	adds	r3, r3, r2
 8003a76:	19db      	adds	r3, r3, r7
 8003a78:	2200      	movs	r2, #0
 8003a7a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a7e:	689a      	ldr	r2, [r3, #8]
 8003a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a82:	691b      	ldr	r3, [r3, #16]
 8003a84:	431a      	orrs	r2, r3
 8003a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	431a      	orrs	r2, r3
 8003a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a8e:	69db      	ldr	r3, [r3, #28]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4aaf      	ldr	r2, [pc, #700]	; (8003d58 <UART_SetConfig+0x2f0>)
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	0019      	movs	r1, r3
 8003aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003aa6:	430b      	orrs	r3, r1
 8003aa8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	4aaa      	ldr	r2, [pc, #680]	; (8003d5c <UART_SetConfig+0x2f4>)
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	0018      	movs	r0, r3
 8003ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab8:	68d9      	ldr	r1, [r3, #12]
 8003aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	0003      	movs	r3, r0
 8003ac0:	430b      	orrs	r3, r1
 8003ac2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac6:	699b      	ldr	r3, [r3, #24]
 8003ac8:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4aa4      	ldr	r2, [pc, #656]	; (8003d60 <UART_SetConfig+0x2f8>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d004      	beq.n	8003ade <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad6:	6a1b      	ldr	r3, [r3, #32]
 8003ad8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003ada:	4313      	orrs	r3, r2
 8003adc:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	4a9f      	ldr	r2, [pc, #636]	; (8003d64 <UART_SetConfig+0x2fc>)
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	0019      	movs	r1, r3
 8003aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003af0:	430b      	orrs	r3, r1
 8003af2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003afa:	220f      	movs	r2, #15
 8003afc:	4393      	bics	r3, r2
 8003afe:	0018      	movs	r0, r3
 8003b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b02:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	0003      	movs	r3, r0
 8003b0a:	430b      	orrs	r3, r1
 8003b0c:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a95      	ldr	r2, [pc, #596]	; (8003d68 <UART_SetConfig+0x300>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d131      	bne.n	8003b7c <UART_SetConfig+0x114>
 8003b18:	4b94      	ldr	r3, [pc, #592]	; (8003d6c <UART_SetConfig+0x304>)
 8003b1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b1c:	2203      	movs	r2, #3
 8003b1e:	4013      	ands	r3, r2
 8003b20:	2b03      	cmp	r3, #3
 8003b22:	d01d      	beq.n	8003b60 <UART_SetConfig+0xf8>
 8003b24:	d823      	bhi.n	8003b6e <UART_SetConfig+0x106>
 8003b26:	2b02      	cmp	r3, #2
 8003b28:	d00c      	beq.n	8003b44 <UART_SetConfig+0xdc>
 8003b2a:	d820      	bhi.n	8003b6e <UART_SetConfig+0x106>
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d002      	beq.n	8003b36 <UART_SetConfig+0xce>
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d00e      	beq.n	8003b52 <UART_SetConfig+0xea>
 8003b34:	e01b      	b.n	8003b6e <UART_SetConfig+0x106>
 8003b36:	231b      	movs	r3, #27
 8003b38:	2220      	movs	r2, #32
 8003b3a:	189b      	adds	r3, r3, r2
 8003b3c:	19db      	adds	r3, r3, r7
 8003b3e:	2200      	movs	r2, #0
 8003b40:	701a      	strb	r2, [r3, #0]
 8003b42:	e0b4      	b.n	8003cae <UART_SetConfig+0x246>
 8003b44:	231b      	movs	r3, #27
 8003b46:	2220      	movs	r2, #32
 8003b48:	189b      	adds	r3, r3, r2
 8003b4a:	19db      	adds	r3, r3, r7
 8003b4c:	2202      	movs	r2, #2
 8003b4e:	701a      	strb	r2, [r3, #0]
 8003b50:	e0ad      	b.n	8003cae <UART_SetConfig+0x246>
 8003b52:	231b      	movs	r3, #27
 8003b54:	2220      	movs	r2, #32
 8003b56:	189b      	adds	r3, r3, r2
 8003b58:	19db      	adds	r3, r3, r7
 8003b5a:	2204      	movs	r2, #4
 8003b5c:	701a      	strb	r2, [r3, #0]
 8003b5e:	e0a6      	b.n	8003cae <UART_SetConfig+0x246>
 8003b60:	231b      	movs	r3, #27
 8003b62:	2220      	movs	r2, #32
 8003b64:	189b      	adds	r3, r3, r2
 8003b66:	19db      	adds	r3, r3, r7
 8003b68:	2208      	movs	r2, #8
 8003b6a:	701a      	strb	r2, [r3, #0]
 8003b6c:	e09f      	b.n	8003cae <UART_SetConfig+0x246>
 8003b6e:	231b      	movs	r3, #27
 8003b70:	2220      	movs	r2, #32
 8003b72:	189b      	adds	r3, r3, r2
 8003b74:	19db      	adds	r3, r3, r7
 8003b76:	2210      	movs	r2, #16
 8003b78:	701a      	strb	r2, [r3, #0]
 8003b7a:	e098      	b.n	8003cae <UART_SetConfig+0x246>
 8003b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a7b      	ldr	r2, [pc, #492]	; (8003d70 <UART_SetConfig+0x308>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d131      	bne.n	8003bea <UART_SetConfig+0x182>
 8003b86:	4b79      	ldr	r3, [pc, #484]	; (8003d6c <UART_SetConfig+0x304>)
 8003b88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b8a:	220c      	movs	r2, #12
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	2b0c      	cmp	r3, #12
 8003b90:	d01d      	beq.n	8003bce <UART_SetConfig+0x166>
 8003b92:	d823      	bhi.n	8003bdc <UART_SetConfig+0x174>
 8003b94:	2b08      	cmp	r3, #8
 8003b96:	d00c      	beq.n	8003bb2 <UART_SetConfig+0x14a>
 8003b98:	d820      	bhi.n	8003bdc <UART_SetConfig+0x174>
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d002      	beq.n	8003ba4 <UART_SetConfig+0x13c>
 8003b9e:	2b04      	cmp	r3, #4
 8003ba0:	d00e      	beq.n	8003bc0 <UART_SetConfig+0x158>
 8003ba2:	e01b      	b.n	8003bdc <UART_SetConfig+0x174>
 8003ba4:	231b      	movs	r3, #27
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	189b      	adds	r3, r3, r2
 8003baa:	19db      	adds	r3, r3, r7
 8003bac:	2200      	movs	r2, #0
 8003bae:	701a      	strb	r2, [r3, #0]
 8003bb0:	e07d      	b.n	8003cae <UART_SetConfig+0x246>
 8003bb2:	231b      	movs	r3, #27
 8003bb4:	2220      	movs	r2, #32
 8003bb6:	189b      	adds	r3, r3, r2
 8003bb8:	19db      	adds	r3, r3, r7
 8003bba:	2202      	movs	r2, #2
 8003bbc:	701a      	strb	r2, [r3, #0]
 8003bbe:	e076      	b.n	8003cae <UART_SetConfig+0x246>
 8003bc0:	231b      	movs	r3, #27
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	189b      	adds	r3, r3, r2
 8003bc6:	19db      	adds	r3, r3, r7
 8003bc8:	2204      	movs	r2, #4
 8003bca:	701a      	strb	r2, [r3, #0]
 8003bcc:	e06f      	b.n	8003cae <UART_SetConfig+0x246>
 8003bce:	231b      	movs	r3, #27
 8003bd0:	2220      	movs	r2, #32
 8003bd2:	189b      	adds	r3, r3, r2
 8003bd4:	19db      	adds	r3, r3, r7
 8003bd6:	2208      	movs	r2, #8
 8003bd8:	701a      	strb	r2, [r3, #0]
 8003bda:	e068      	b.n	8003cae <UART_SetConfig+0x246>
 8003bdc:	231b      	movs	r3, #27
 8003bde:	2220      	movs	r2, #32
 8003be0:	189b      	adds	r3, r3, r2
 8003be2:	19db      	adds	r3, r3, r7
 8003be4:	2210      	movs	r2, #16
 8003be6:	701a      	strb	r2, [r3, #0]
 8003be8:	e061      	b.n	8003cae <UART_SetConfig+0x246>
 8003bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a61      	ldr	r2, [pc, #388]	; (8003d74 <UART_SetConfig+0x30c>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d106      	bne.n	8003c02 <UART_SetConfig+0x19a>
 8003bf4:	231b      	movs	r3, #27
 8003bf6:	2220      	movs	r2, #32
 8003bf8:	189b      	adds	r3, r3, r2
 8003bfa:	19db      	adds	r3, r3, r7
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	701a      	strb	r2, [r3, #0]
 8003c00:	e055      	b.n	8003cae <UART_SetConfig+0x246>
 8003c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a5c      	ldr	r2, [pc, #368]	; (8003d78 <UART_SetConfig+0x310>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d106      	bne.n	8003c1a <UART_SetConfig+0x1b2>
 8003c0c:	231b      	movs	r3, #27
 8003c0e:	2220      	movs	r2, #32
 8003c10:	189b      	adds	r3, r3, r2
 8003c12:	19db      	adds	r3, r3, r7
 8003c14:	2200      	movs	r2, #0
 8003c16:	701a      	strb	r2, [r3, #0]
 8003c18:	e049      	b.n	8003cae <UART_SetConfig+0x246>
 8003c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a50      	ldr	r2, [pc, #320]	; (8003d60 <UART_SetConfig+0x2f8>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d13e      	bne.n	8003ca2 <UART_SetConfig+0x23a>
 8003c24:	4b51      	ldr	r3, [pc, #324]	; (8003d6c <UART_SetConfig+0x304>)
 8003c26:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003c28:	23c0      	movs	r3, #192	; 0xc0
 8003c2a:	011b      	lsls	r3, r3, #4
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	22c0      	movs	r2, #192	; 0xc0
 8003c30:	0112      	lsls	r2, r2, #4
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d027      	beq.n	8003c86 <UART_SetConfig+0x21e>
 8003c36:	22c0      	movs	r2, #192	; 0xc0
 8003c38:	0112      	lsls	r2, r2, #4
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d82a      	bhi.n	8003c94 <UART_SetConfig+0x22c>
 8003c3e:	2280      	movs	r2, #128	; 0x80
 8003c40:	0112      	lsls	r2, r2, #4
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d011      	beq.n	8003c6a <UART_SetConfig+0x202>
 8003c46:	2280      	movs	r2, #128	; 0x80
 8003c48:	0112      	lsls	r2, r2, #4
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d822      	bhi.n	8003c94 <UART_SetConfig+0x22c>
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d004      	beq.n	8003c5c <UART_SetConfig+0x1f4>
 8003c52:	2280      	movs	r2, #128	; 0x80
 8003c54:	00d2      	lsls	r2, r2, #3
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d00e      	beq.n	8003c78 <UART_SetConfig+0x210>
 8003c5a:	e01b      	b.n	8003c94 <UART_SetConfig+0x22c>
 8003c5c:	231b      	movs	r3, #27
 8003c5e:	2220      	movs	r2, #32
 8003c60:	189b      	adds	r3, r3, r2
 8003c62:	19db      	adds	r3, r3, r7
 8003c64:	2200      	movs	r2, #0
 8003c66:	701a      	strb	r2, [r3, #0]
 8003c68:	e021      	b.n	8003cae <UART_SetConfig+0x246>
 8003c6a:	231b      	movs	r3, #27
 8003c6c:	2220      	movs	r2, #32
 8003c6e:	189b      	adds	r3, r3, r2
 8003c70:	19db      	adds	r3, r3, r7
 8003c72:	2202      	movs	r2, #2
 8003c74:	701a      	strb	r2, [r3, #0]
 8003c76:	e01a      	b.n	8003cae <UART_SetConfig+0x246>
 8003c78:	231b      	movs	r3, #27
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	189b      	adds	r3, r3, r2
 8003c7e:	19db      	adds	r3, r3, r7
 8003c80:	2204      	movs	r2, #4
 8003c82:	701a      	strb	r2, [r3, #0]
 8003c84:	e013      	b.n	8003cae <UART_SetConfig+0x246>
 8003c86:	231b      	movs	r3, #27
 8003c88:	2220      	movs	r2, #32
 8003c8a:	189b      	adds	r3, r3, r2
 8003c8c:	19db      	adds	r3, r3, r7
 8003c8e:	2208      	movs	r2, #8
 8003c90:	701a      	strb	r2, [r3, #0]
 8003c92:	e00c      	b.n	8003cae <UART_SetConfig+0x246>
 8003c94:	231b      	movs	r3, #27
 8003c96:	2220      	movs	r2, #32
 8003c98:	189b      	adds	r3, r3, r2
 8003c9a:	19db      	adds	r3, r3, r7
 8003c9c:	2210      	movs	r2, #16
 8003c9e:	701a      	strb	r2, [r3, #0]
 8003ca0:	e005      	b.n	8003cae <UART_SetConfig+0x246>
 8003ca2:	231b      	movs	r3, #27
 8003ca4:	2220      	movs	r2, #32
 8003ca6:	189b      	adds	r3, r3, r2
 8003ca8:	19db      	adds	r3, r3, r7
 8003caa:	2210      	movs	r2, #16
 8003cac:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a2b      	ldr	r2, [pc, #172]	; (8003d60 <UART_SetConfig+0x2f8>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d000      	beq.n	8003cba <UART_SetConfig+0x252>
 8003cb8:	e0a9      	b.n	8003e0e <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003cba:	231b      	movs	r3, #27
 8003cbc:	2220      	movs	r2, #32
 8003cbe:	189b      	adds	r3, r3, r2
 8003cc0:	19db      	adds	r3, r3, r7
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	2b08      	cmp	r3, #8
 8003cc6:	d015      	beq.n	8003cf4 <UART_SetConfig+0x28c>
 8003cc8:	dc18      	bgt.n	8003cfc <UART_SetConfig+0x294>
 8003cca:	2b04      	cmp	r3, #4
 8003ccc:	d00d      	beq.n	8003cea <UART_SetConfig+0x282>
 8003cce:	dc15      	bgt.n	8003cfc <UART_SetConfig+0x294>
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d002      	beq.n	8003cda <UART_SetConfig+0x272>
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d005      	beq.n	8003ce4 <UART_SetConfig+0x27c>
 8003cd8:	e010      	b.n	8003cfc <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003cda:	f7fe fbe3 	bl	80024a4 <HAL_RCC_GetPCLK1Freq>
 8003cde:	0003      	movs	r3, r0
 8003ce0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ce2:	e014      	b.n	8003d0e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ce4:	4b25      	ldr	r3, [pc, #148]	; (8003d7c <UART_SetConfig+0x314>)
 8003ce6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ce8:	e011      	b.n	8003d0e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cea:	f7fe fb4f 	bl	800238c <HAL_RCC_GetSysClockFreq>
 8003cee:	0003      	movs	r3, r0
 8003cf0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003cf2:	e00c      	b.n	8003d0e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cf4:	2380      	movs	r3, #128	; 0x80
 8003cf6:	021b      	lsls	r3, r3, #8
 8003cf8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003cfa:	e008      	b.n	8003d0e <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003d00:	231a      	movs	r3, #26
 8003d02:	2220      	movs	r2, #32
 8003d04:	189b      	adds	r3, r3, r2
 8003d06:	19db      	adds	r3, r3, r7
 8003d08:	2201      	movs	r2, #1
 8003d0a:	701a      	strb	r2, [r3, #0]
        break;
 8003d0c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003d0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d100      	bne.n	8003d16 <UART_SetConfig+0x2ae>
 8003d14:	e14b      	b.n	8003fae <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d1a:	4b19      	ldr	r3, [pc, #100]	; (8003d80 <UART_SetConfig+0x318>)
 8003d1c:	0052      	lsls	r2, r2, #1
 8003d1e:	5ad3      	ldrh	r3, [r2, r3]
 8003d20:	0019      	movs	r1, r3
 8003d22:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003d24:	f7fc fa00 	bl	8000128 <__udivsi3>
 8003d28:	0003      	movs	r3, r0
 8003d2a:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2e:	685a      	ldr	r2, [r3, #4]
 8003d30:	0013      	movs	r3, r2
 8003d32:	005b      	lsls	r3, r3, #1
 8003d34:	189b      	adds	r3, r3, r2
 8003d36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	d305      	bcc.n	8003d48 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003d42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d91d      	bls.n	8003d84 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8003d48:	231a      	movs	r3, #26
 8003d4a:	2220      	movs	r2, #32
 8003d4c:	189b      	adds	r3, r3, r2
 8003d4e:	19db      	adds	r3, r3, r7
 8003d50:	2201      	movs	r2, #1
 8003d52:	701a      	strb	r2, [r3, #0]
 8003d54:	e12b      	b.n	8003fae <UART_SetConfig+0x546>
 8003d56:	46c0      	nop			; (mov r8, r8)
 8003d58:	cfff69f3 	.word	0xcfff69f3
 8003d5c:	ffffcfff 	.word	0xffffcfff
 8003d60:	40008000 	.word	0x40008000
 8003d64:	11fff4ff 	.word	0x11fff4ff
 8003d68:	40013800 	.word	0x40013800
 8003d6c:	40021000 	.word	0x40021000
 8003d70:	40004400 	.word	0x40004400
 8003d74:	40004800 	.word	0x40004800
 8003d78:	40004c00 	.word	0x40004c00
 8003d7c:	00f42400 	.word	0x00f42400
 8003d80:	080055b0 	.word	0x080055b0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003d84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d86:	61bb      	str	r3, [r7, #24]
 8003d88:	2300      	movs	r3, #0
 8003d8a:	61fb      	str	r3, [r7, #28]
 8003d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d90:	4b92      	ldr	r3, [pc, #584]	; (8003fdc <UART_SetConfig+0x574>)
 8003d92:	0052      	lsls	r2, r2, #1
 8003d94:	5ad3      	ldrh	r3, [r2, r3]
 8003d96:	613b      	str	r3, [r7, #16]
 8003d98:	2300      	movs	r3, #0
 8003d9a:	617b      	str	r3, [r7, #20]
 8003d9c:	693a      	ldr	r2, [r7, #16]
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	69b8      	ldr	r0, [r7, #24]
 8003da2:	69f9      	ldr	r1, [r7, #28]
 8003da4:	f7fc fb36 	bl	8000414 <__aeabi_uldivmod>
 8003da8:	0002      	movs	r2, r0
 8003daa:	000b      	movs	r3, r1
 8003dac:	0e11      	lsrs	r1, r2, #24
 8003dae:	021d      	lsls	r5, r3, #8
 8003db0:	430d      	orrs	r5, r1
 8003db2:	0214      	lsls	r4, r2, #8
 8003db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	085b      	lsrs	r3, r3, #1
 8003dba:	60bb      	str	r3, [r7, #8]
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	60fb      	str	r3, [r7, #12]
 8003dc0:	68b8      	ldr	r0, [r7, #8]
 8003dc2:	68f9      	ldr	r1, [r7, #12]
 8003dc4:	1900      	adds	r0, r0, r4
 8003dc6:	4169      	adcs	r1, r5
 8003dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	603b      	str	r3, [r7, #0]
 8003dce:	2300      	movs	r3, #0
 8003dd0:	607b      	str	r3, [r7, #4]
 8003dd2:	683a      	ldr	r2, [r7, #0]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f7fc fb1d 	bl	8000414 <__aeabi_uldivmod>
 8003dda:	0002      	movs	r2, r0
 8003ddc:	000b      	movs	r3, r1
 8003dde:	0013      	movs	r3, r2
 8003de0:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003de2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003de4:	23c0      	movs	r3, #192	; 0xc0
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d309      	bcc.n	8003e00 <UART_SetConfig+0x398>
 8003dec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003dee:	2380      	movs	r3, #128	; 0x80
 8003df0:	035b      	lsls	r3, r3, #13
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d204      	bcs.n	8003e00 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8003df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003dfc:	60da      	str	r2, [r3, #12]
 8003dfe:	e0d6      	b.n	8003fae <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8003e00:	231a      	movs	r3, #26
 8003e02:	2220      	movs	r2, #32
 8003e04:	189b      	adds	r3, r3, r2
 8003e06:	19db      	adds	r3, r3, r7
 8003e08:	2201      	movs	r2, #1
 8003e0a:	701a      	strb	r2, [r3, #0]
 8003e0c:	e0cf      	b.n	8003fae <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e10:	69da      	ldr	r2, [r3, #28]
 8003e12:	2380      	movs	r3, #128	; 0x80
 8003e14:	021b      	lsls	r3, r3, #8
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d000      	beq.n	8003e1c <UART_SetConfig+0x3b4>
 8003e1a:	e070      	b.n	8003efe <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8003e1c:	231b      	movs	r3, #27
 8003e1e:	2220      	movs	r2, #32
 8003e20:	189b      	adds	r3, r3, r2
 8003e22:	19db      	adds	r3, r3, r7
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	2b08      	cmp	r3, #8
 8003e28:	d015      	beq.n	8003e56 <UART_SetConfig+0x3ee>
 8003e2a:	dc18      	bgt.n	8003e5e <UART_SetConfig+0x3f6>
 8003e2c:	2b04      	cmp	r3, #4
 8003e2e:	d00d      	beq.n	8003e4c <UART_SetConfig+0x3e4>
 8003e30:	dc15      	bgt.n	8003e5e <UART_SetConfig+0x3f6>
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d002      	beq.n	8003e3c <UART_SetConfig+0x3d4>
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	d005      	beq.n	8003e46 <UART_SetConfig+0x3de>
 8003e3a:	e010      	b.n	8003e5e <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e3c:	f7fe fb32 	bl	80024a4 <HAL_RCC_GetPCLK1Freq>
 8003e40:	0003      	movs	r3, r0
 8003e42:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003e44:	e014      	b.n	8003e70 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e46:	4b66      	ldr	r3, [pc, #408]	; (8003fe0 <UART_SetConfig+0x578>)
 8003e48:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003e4a:	e011      	b.n	8003e70 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e4c:	f7fe fa9e 	bl	800238c <HAL_RCC_GetSysClockFreq>
 8003e50:	0003      	movs	r3, r0
 8003e52:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003e54:	e00c      	b.n	8003e70 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e56:	2380      	movs	r3, #128	; 0x80
 8003e58:	021b      	lsls	r3, r3, #8
 8003e5a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003e5c:	e008      	b.n	8003e70 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003e62:	231a      	movs	r3, #26
 8003e64:	2220      	movs	r2, #32
 8003e66:	189b      	adds	r3, r3, r2
 8003e68:	19db      	adds	r3, r3, r7
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	701a      	strb	r2, [r3, #0]
        break;
 8003e6e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003e70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d100      	bne.n	8003e78 <UART_SetConfig+0x410>
 8003e76:	e09a      	b.n	8003fae <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e7c:	4b57      	ldr	r3, [pc, #348]	; (8003fdc <UART_SetConfig+0x574>)
 8003e7e:	0052      	lsls	r2, r2, #1
 8003e80:	5ad3      	ldrh	r3, [r2, r3]
 8003e82:	0019      	movs	r1, r3
 8003e84:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003e86:	f7fc f94f 	bl	8000128 <__udivsi3>
 8003e8a:	0003      	movs	r3, r0
 8003e8c:	005a      	lsls	r2, r3, #1
 8003e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	085b      	lsrs	r3, r3, #1
 8003e94:	18d2      	adds	r2, r2, r3
 8003e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	0019      	movs	r1, r3
 8003e9c:	0010      	movs	r0, r2
 8003e9e:	f7fc f943 	bl	8000128 <__udivsi3>
 8003ea2:	0003      	movs	r3, r0
 8003ea4:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ea8:	2b0f      	cmp	r3, #15
 8003eaa:	d921      	bls.n	8003ef0 <UART_SetConfig+0x488>
 8003eac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003eae:	2380      	movs	r3, #128	; 0x80
 8003eb0:	025b      	lsls	r3, r3, #9
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d21c      	bcs.n	8003ef0 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eb8:	b29a      	uxth	r2, r3
 8003eba:	200e      	movs	r0, #14
 8003ebc:	2420      	movs	r4, #32
 8003ebe:	1903      	adds	r3, r0, r4
 8003ec0:	19db      	adds	r3, r3, r7
 8003ec2:	210f      	movs	r1, #15
 8003ec4:	438a      	bics	r2, r1
 8003ec6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eca:	085b      	lsrs	r3, r3, #1
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	2207      	movs	r2, #7
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	b299      	uxth	r1, r3
 8003ed4:	1903      	adds	r3, r0, r4
 8003ed6:	19db      	adds	r3, r3, r7
 8003ed8:	1902      	adds	r2, r0, r4
 8003eda:	19d2      	adds	r2, r2, r7
 8003edc:	8812      	ldrh	r2, [r2, #0]
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	1902      	adds	r2, r0, r4
 8003ee8:	19d2      	adds	r2, r2, r7
 8003eea:	8812      	ldrh	r2, [r2, #0]
 8003eec:	60da      	str	r2, [r3, #12]
 8003eee:	e05e      	b.n	8003fae <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003ef0:	231a      	movs	r3, #26
 8003ef2:	2220      	movs	r2, #32
 8003ef4:	189b      	adds	r3, r3, r2
 8003ef6:	19db      	adds	r3, r3, r7
 8003ef8:	2201      	movs	r2, #1
 8003efa:	701a      	strb	r2, [r3, #0]
 8003efc:	e057      	b.n	8003fae <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003efe:	231b      	movs	r3, #27
 8003f00:	2220      	movs	r2, #32
 8003f02:	189b      	adds	r3, r3, r2
 8003f04:	19db      	adds	r3, r3, r7
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	2b08      	cmp	r3, #8
 8003f0a:	d015      	beq.n	8003f38 <UART_SetConfig+0x4d0>
 8003f0c:	dc18      	bgt.n	8003f40 <UART_SetConfig+0x4d8>
 8003f0e:	2b04      	cmp	r3, #4
 8003f10:	d00d      	beq.n	8003f2e <UART_SetConfig+0x4c6>
 8003f12:	dc15      	bgt.n	8003f40 <UART_SetConfig+0x4d8>
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d002      	beq.n	8003f1e <UART_SetConfig+0x4b6>
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d005      	beq.n	8003f28 <UART_SetConfig+0x4c0>
 8003f1c:	e010      	b.n	8003f40 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f1e:	f7fe fac1 	bl	80024a4 <HAL_RCC_GetPCLK1Freq>
 8003f22:	0003      	movs	r3, r0
 8003f24:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003f26:	e014      	b.n	8003f52 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f28:	4b2d      	ldr	r3, [pc, #180]	; (8003fe0 <UART_SetConfig+0x578>)
 8003f2a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003f2c:	e011      	b.n	8003f52 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f2e:	f7fe fa2d 	bl	800238c <HAL_RCC_GetSysClockFreq>
 8003f32:	0003      	movs	r3, r0
 8003f34:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003f36:	e00c      	b.n	8003f52 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f38:	2380      	movs	r3, #128	; 0x80
 8003f3a:	021b      	lsls	r3, r3, #8
 8003f3c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003f3e:	e008      	b.n	8003f52 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8003f40:	2300      	movs	r3, #0
 8003f42:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003f44:	231a      	movs	r3, #26
 8003f46:	2220      	movs	r2, #32
 8003f48:	189b      	adds	r3, r3, r2
 8003f4a:	19db      	adds	r3, r3, r7
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	701a      	strb	r2, [r3, #0]
        break;
 8003f50:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d02a      	beq.n	8003fae <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f5c:	4b1f      	ldr	r3, [pc, #124]	; (8003fdc <UART_SetConfig+0x574>)
 8003f5e:	0052      	lsls	r2, r2, #1
 8003f60:	5ad3      	ldrh	r3, [r2, r3]
 8003f62:	0019      	movs	r1, r3
 8003f64:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003f66:	f7fc f8df 	bl	8000128 <__udivsi3>
 8003f6a:	0003      	movs	r3, r0
 8003f6c:	001a      	movs	r2, r3
 8003f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	085b      	lsrs	r3, r3, #1
 8003f74:	18d2      	adds	r2, r2, r3
 8003f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	0019      	movs	r1, r3
 8003f7c:	0010      	movs	r0, r2
 8003f7e:	f7fc f8d3 	bl	8000128 <__udivsi3>
 8003f82:	0003      	movs	r3, r0
 8003f84:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f88:	2b0f      	cmp	r3, #15
 8003f8a:	d90a      	bls.n	8003fa2 <UART_SetConfig+0x53a>
 8003f8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f8e:	2380      	movs	r3, #128	; 0x80
 8003f90:	025b      	lsls	r3, r3, #9
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d205      	bcs.n	8003fa2 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f98:	b29a      	uxth	r2, r3
 8003f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	60da      	str	r2, [r3, #12]
 8003fa0:	e005      	b.n	8003fae <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003fa2:	231a      	movs	r3, #26
 8003fa4:	2220      	movs	r2, #32
 8003fa6:	189b      	adds	r3, r3, r2
 8003fa8:	19db      	adds	r3, r3, r7
 8003faa:	2201      	movs	r2, #1
 8003fac:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb0:	226a      	movs	r2, #106	; 0x6a
 8003fb2:	2101      	movs	r1, #1
 8003fb4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb8:	2268      	movs	r2, #104	; 0x68
 8003fba:	2101      	movs	r1, #1
 8003fbc:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8003fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003fca:	231a      	movs	r3, #26
 8003fcc:	2220      	movs	r2, #32
 8003fce:	189b      	adds	r3, r3, r2
 8003fd0:	19db      	adds	r3, r3, r7
 8003fd2:	781b      	ldrb	r3, [r3, #0]
}
 8003fd4:	0018      	movs	r0, r3
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	b010      	add	sp, #64	; 0x40
 8003fda:	bdb0      	pop	{r4, r5, r7, pc}
 8003fdc:	080055b0 	.word	0x080055b0
 8003fe0:	00f42400 	.word	0x00f42400

08003fe4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	d00b      	beq.n	800400e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	4a4a      	ldr	r2, [pc, #296]	; (8004128 <UART_AdvFeatureConfig+0x144>)
 8003ffe:	4013      	ands	r3, r2
 8004000:	0019      	movs	r1, r3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	430a      	orrs	r2, r1
 800400c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004012:	2202      	movs	r2, #2
 8004014:	4013      	ands	r3, r2
 8004016:	d00b      	beq.n	8004030 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	4a43      	ldr	r2, [pc, #268]	; (800412c <UART_AdvFeatureConfig+0x148>)
 8004020:	4013      	ands	r3, r2
 8004022:	0019      	movs	r1, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	430a      	orrs	r2, r1
 800402e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004034:	2204      	movs	r2, #4
 8004036:	4013      	ands	r3, r2
 8004038:	d00b      	beq.n	8004052 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	4a3b      	ldr	r2, [pc, #236]	; (8004130 <UART_AdvFeatureConfig+0x14c>)
 8004042:	4013      	ands	r3, r2
 8004044:	0019      	movs	r1, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	430a      	orrs	r2, r1
 8004050:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004056:	2208      	movs	r2, #8
 8004058:	4013      	ands	r3, r2
 800405a:	d00b      	beq.n	8004074 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	4a34      	ldr	r2, [pc, #208]	; (8004134 <UART_AdvFeatureConfig+0x150>)
 8004064:	4013      	ands	r3, r2
 8004066:	0019      	movs	r1, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	430a      	orrs	r2, r1
 8004072:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004078:	2210      	movs	r2, #16
 800407a:	4013      	ands	r3, r2
 800407c:	d00b      	beq.n	8004096 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	4a2c      	ldr	r2, [pc, #176]	; (8004138 <UART_AdvFeatureConfig+0x154>)
 8004086:	4013      	ands	r3, r2
 8004088:	0019      	movs	r1, r3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	430a      	orrs	r2, r1
 8004094:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800409a:	2220      	movs	r2, #32
 800409c:	4013      	ands	r3, r2
 800409e:	d00b      	beq.n	80040b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	4a25      	ldr	r2, [pc, #148]	; (800413c <UART_AdvFeatureConfig+0x158>)
 80040a8:	4013      	ands	r3, r2
 80040aa:	0019      	movs	r1, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	430a      	orrs	r2, r1
 80040b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040bc:	2240      	movs	r2, #64	; 0x40
 80040be:	4013      	ands	r3, r2
 80040c0:	d01d      	beq.n	80040fe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	4a1d      	ldr	r2, [pc, #116]	; (8004140 <UART_AdvFeatureConfig+0x15c>)
 80040ca:	4013      	ands	r3, r2
 80040cc:	0019      	movs	r1, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	430a      	orrs	r2, r1
 80040d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040de:	2380      	movs	r3, #128	; 0x80
 80040e0:	035b      	lsls	r3, r3, #13
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d10b      	bne.n	80040fe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	4a15      	ldr	r2, [pc, #84]	; (8004144 <UART_AdvFeatureConfig+0x160>)
 80040ee:	4013      	ands	r3, r2
 80040f0:	0019      	movs	r1, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	430a      	orrs	r2, r1
 80040fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004102:	2280      	movs	r2, #128	; 0x80
 8004104:	4013      	ands	r3, r2
 8004106:	d00b      	beq.n	8004120 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	4a0e      	ldr	r2, [pc, #56]	; (8004148 <UART_AdvFeatureConfig+0x164>)
 8004110:	4013      	ands	r3, r2
 8004112:	0019      	movs	r1, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	430a      	orrs	r2, r1
 800411e:	605a      	str	r2, [r3, #4]
  }
}
 8004120:	46c0      	nop			; (mov r8, r8)
 8004122:	46bd      	mov	sp, r7
 8004124:	b002      	add	sp, #8
 8004126:	bd80      	pop	{r7, pc}
 8004128:	fffdffff 	.word	0xfffdffff
 800412c:	fffeffff 	.word	0xfffeffff
 8004130:	fffbffff 	.word	0xfffbffff
 8004134:	ffff7fff 	.word	0xffff7fff
 8004138:	ffffefff 	.word	0xffffefff
 800413c:	ffffdfff 	.word	0xffffdfff
 8004140:	ffefffff 	.word	0xffefffff
 8004144:	ff9fffff 	.word	0xff9fffff
 8004148:	fff7ffff 	.word	0xfff7ffff

0800414c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b086      	sub	sp, #24
 8004150:	af02      	add	r7, sp, #8
 8004152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2290      	movs	r2, #144	; 0x90
 8004158:	2100      	movs	r1, #0
 800415a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800415c:	f7fc ff0c 	bl	8000f78 <HAL_GetTick>
 8004160:	0003      	movs	r3, r0
 8004162:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	2208      	movs	r2, #8
 800416c:	4013      	ands	r3, r2
 800416e:	2b08      	cmp	r3, #8
 8004170:	d10c      	bne.n	800418c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2280      	movs	r2, #128	; 0x80
 8004176:	0391      	lsls	r1, r2, #14
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	4a1a      	ldr	r2, [pc, #104]	; (80041e4 <UART_CheckIdleState+0x98>)
 800417c:	9200      	str	r2, [sp, #0]
 800417e:	2200      	movs	r2, #0
 8004180:	f000 f832 	bl	80041e8 <UART_WaitOnFlagUntilTimeout>
 8004184:	1e03      	subs	r3, r0, #0
 8004186:	d001      	beq.n	800418c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e026      	b.n	80041da <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2204      	movs	r2, #4
 8004194:	4013      	ands	r3, r2
 8004196:	2b04      	cmp	r3, #4
 8004198:	d10c      	bne.n	80041b4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2280      	movs	r2, #128	; 0x80
 800419e:	03d1      	lsls	r1, r2, #15
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	4a10      	ldr	r2, [pc, #64]	; (80041e4 <UART_CheckIdleState+0x98>)
 80041a4:	9200      	str	r2, [sp, #0]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f000 f81e 	bl	80041e8 <UART_WaitOnFlagUntilTimeout>
 80041ac:	1e03      	subs	r3, r0, #0
 80041ae:	d001      	beq.n	80041b4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e012      	b.n	80041da <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2288      	movs	r2, #136	; 0x88
 80041b8:	2120      	movs	r1, #32
 80041ba:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	228c      	movs	r2, #140	; 0x8c
 80041c0:	2120      	movs	r1, #32
 80041c2:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2200      	movs	r2, #0
 80041c8:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2284      	movs	r2, #132	; 0x84
 80041d4:	2100      	movs	r1, #0
 80041d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	0018      	movs	r0, r3
 80041dc:	46bd      	mov	sp, r7
 80041de:	b004      	add	sp, #16
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	46c0      	nop			; (mov r8, r8)
 80041e4:	01ffffff 	.word	0x01ffffff

080041e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b094      	sub	sp, #80	; 0x50
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	60b9      	str	r1, [r7, #8]
 80041f2:	603b      	str	r3, [r7, #0]
 80041f4:	1dfb      	adds	r3, r7, #7
 80041f6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041f8:	e0a7      	b.n	800434a <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80041fc:	3301      	adds	r3, #1
 80041fe:	d100      	bne.n	8004202 <UART_WaitOnFlagUntilTimeout+0x1a>
 8004200:	e0a3      	b.n	800434a <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004202:	f7fc feb9 	bl	8000f78 <HAL_GetTick>
 8004206:	0002      	movs	r2, r0
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800420e:	429a      	cmp	r2, r3
 8004210:	d302      	bcc.n	8004218 <UART_WaitOnFlagUntilTimeout+0x30>
 8004212:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004214:	2b00      	cmp	r3, #0
 8004216:	d13f      	bne.n	8004298 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004218:	f3ef 8310 	mrs	r3, PRIMASK
 800421c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800421e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004220:	647b      	str	r3, [r7, #68]	; 0x44
 8004222:	2301      	movs	r3, #1
 8004224:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004228:	f383 8810 	msr	PRIMASK, r3
}
 800422c:	46c0      	nop			; (mov r8, r8)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	494e      	ldr	r1, [pc, #312]	; (8004374 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800423a:	400a      	ands	r2, r1
 800423c:	601a      	str	r2, [r3, #0]
 800423e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004240:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004244:	f383 8810 	msr	PRIMASK, r3
}
 8004248:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800424a:	f3ef 8310 	mrs	r3, PRIMASK
 800424e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004250:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004252:	643b      	str	r3, [r7, #64]	; 0x40
 8004254:	2301      	movs	r3, #1
 8004256:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800425a:	f383 8810 	msr	PRIMASK, r3
}
 800425e:	46c0      	nop			; (mov r8, r8)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	689a      	ldr	r2, [r3, #8]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	2101      	movs	r1, #1
 800426c:	438a      	bics	r2, r1
 800426e:	609a      	str	r2, [r3, #8]
 8004270:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004272:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004274:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004276:	f383 8810 	msr	PRIMASK, r3
}
 800427a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2288      	movs	r2, #136	; 0x88
 8004280:	2120      	movs	r1, #32
 8004282:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	228c      	movs	r2, #140	; 0x8c
 8004288:	2120      	movs	r1, #32
 800428a:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2284      	movs	r2, #132	; 0x84
 8004290:	2100      	movs	r1, #0
 8004292:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004294:	2303      	movs	r3, #3
 8004296:	e069      	b.n	800436c <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	2204      	movs	r2, #4
 80042a0:	4013      	ands	r3, r2
 80042a2:	d052      	beq.n	800434a <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	69da      	ldr	r2, [r3, #28]
 80042aa:	2380      	movs	r3, #128	; 0x80
 80042ac:	011b      	lsls	r3, r3, #4
 80042ae:	401a      	ands	r2, r3
 80042b0:	2380      	movs	r3, #128	; 0x80
 80042b2:	011b      	lsls	r3, r3, #4
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d148      	bne.n	800434a <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2280      	movs	r2, #128	; 0x80
 80042be:	0112      	lsls	r2, r2, #4
 80042c0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042c2:	f3ef 8310 	mrs	r3, PRIMASK
 80042c6:	613b      	str	r3, [r7, #16]
  return(result);
 80042c8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80042ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80042cc:	2301      	movs	r3, #1
 80042ce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	f383 8810 	msr	PRIMASK, r3
}
 80042d6:	46c0      	nop			; (mov r8, r8)
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4924      	ldr	r1, [pc, #144]	; (8004374 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80042e4:	400a      	ands	r2, r1
 80042e6:	601a      	str	r2, [r3, #0]
 80042e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042ea:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	f383 8810 	msr	PRIMASK, r3
}
 80042f2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042f4:	f3ef 8310 	mrs	r3, PRIMASK
 80042f8:	61fb      	str	r3, [r7, #28]
  return(result);
 80042fa:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80042fe:	2301      	movs	r3, #1
 8004300:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004302:	6a3b      	ldr	r3, [r7, #32]
 8004304:	f383 8810 	msr	PRIMASK, r3
}
 8004308:	46c0      	nop			; (mov r8, r8)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	689a      	ldr	r2, [r3, #8]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2101      	movs	r1, #1
 8004316:	438a      	bics	r2, r1
 8004318:	609a      	str	r2, [r3, #8]
 800431a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800431c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800431e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004320:	f383 8810 	msr	PRIMASK, r3
}
 8004324:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2288      	movs	r2, #136	; 0x88
 800432a:	2120      	movs	r1, #32
 800432c:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	228c      	movs	r2, #140	; 0x8c
 8004332:	2120      	movs	r1, #32
 8004334:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2290      	movs	r2, #144	; 0x90
 800433a:	2120      	movs	r1, #32
 800433c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2284      	movs	r2, #132	; 0x84
 8004342:	2100      	movs	r1, #0
 8004344:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e010      	b.n	800436c <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	69db      	ldr	r3, [r3, #28]
 8004350:	68ba      	ldr	r2, [r7, #8]
 8004352:	4013      	ands	r3, r2
 8004354:	68ba      	ldr	r2, [r7, #8]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	425a      	negs	r2, r3
 800435a:	4153      	adcs	r3, r2
 800435c:	b2db      	uxtb	r3, r3
 800435e:	001a      	movs	r2, r3
 8004360:	1dfb      	adds	r3, r7, #7
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	429a      	cmp	r2, r3
 8004366:	d100      	bne.n	800436a <UART_WaitOnFlagUntilTimeout+0x182>
 8004368:	e747      	b.n	80041fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800436a:	2300      	movs	r3, #0
}
 800436c:	0018      	movs	r0, r3
 800436e:	46bd      	mov	sp, r7
 8004370:	b014      	add	sp, #80	; 0x50
 8004372:	bd80      	pop	{r7, pc}
 8004374:	fffffe5f 	.word	0xfffffe5f

08004378 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b090      	sub	sp, #64	; 0x40
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	1dbb      	adds	r3, r7, #6
 8004384:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	68ba      	ldr	r2, [r7, #8]
 800438a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	1dba      	adds	r2, r7, #6
 8004390:	215c      	movs	r1, #92	; 0x5c
 8004392:	8812      	ldrh	r2, [r2, #0]
 8004394:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2290      	movs	r2, #144	; 0x90
 800439a:	2100      	movs	r1, #0
 800439c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	228c      	movs	r2, #140	; 0x8c
 80043a2:	2122      	movs	r1, #34	; 0x22
 80043a4:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2280      	movs	r2, #128	; 0x80
 80043aa:	589b      	ldr	r3, [r3, r2]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d02d      	beq.n	800440c <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2280      	movs	r2, #128	; 0x80
 80043b4:	589b      	ldr	r3, [r3, r2]
 80043b6:	4a40      	ldr	r2, [pc, #256]	; (80044b8 <UART_Start_Receive_DMA+0x140>)
 80043b8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2280      	movs	r2, #128	; 0x80
 80043be:	589b      	ldr	r3, [r3, r2]
 80043c0:	4a3e      	ldr	r2, [pc, #248]	; (80044bc <UART_Start_Receive_DMA+0x144>)
 80043c2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2280      	movs	r2, #128	; 0x80
 80043c8:	589b      	ldr	r3, [r3, r2]
 80043ca:	4a3d      	ldr	r2, [pc, #244]	; (80044c0 <UART_Start_Receive_DMA+0x148>)
 80043cc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2280      	movs	r2, #128	; 0x80
 80043d2:	589b      	ldr	r3, [r3, r2]
 80043d4:	2200      	movs	r2, #0
 80043d6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2280      	movs	r2, #128	; 0x80
 80043dc:	5898      	ldr	r0, [r3, r2]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	3324      	adds	r3, #36	; 0x24
 80043e4:	0019      	movs	r1, r3
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043ea:	001a      	movs	r2, r3
 80043ec:	1dbb      	adds	r3, r7, #6
 80043ee:	881b      	ldrh	r3, [r3, #0]
 80043f0:	f7fc ff58 	bl	80012a4 <HAL_DMA_Start_IT>
 80043f4:	1e03      	subs	r3, r0, #0
 80043f6:	d009      	beq.n	800440c <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2290      	movs	r2, #144	; 0x90
 80043fc:	2110      	movs	r1, #16
 80043fe:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	228c      	movs	r2, #140	; 0x8c
 8004404:	2120      	movs	r1, #32
 8004406:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e050      	b.n	80044ae <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	691b      	ldr	r3, [r3, #16]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d019      	beq.n	8004448 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004414:	f3ef 8310 	mrs	r3, PRIMASK
 8004418:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800441a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800441c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800441e:	2301      	movs	r3, #1
 8004420:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004424:	f383 8810 	msr	PRIMASK, r3
}
 8004428:	46c0      	nop			; (mov r8, r8)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2180      	movs	r1, #128	; 0x80
 8004436:	0049      	lsls	r1, r1, #1
 8004438:	430a      	orrs	r2, r1
 800443a:	601a      	str	r2, [r3, #0]
 800443c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800443e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004442:	f383 8810 	msr	PRIMASK, r3
}
 8004446:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004448:	f3ef 8310 	mrs	r3, PRIMASK
 800444c:	613b      	str	r3, [r7, #16]
  return(result);
 800444e:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004450:	63bb      	str	r3, [r7, #56]	; 0x38
 8004452:	2301      	movs	r3, #1
 8004454:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	f383 8810 	msr	PRIMASK, r3
}
 800445c:	46c0      	nop			; (mov r8, r8)
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	689a      	ldr	r2, [r3, #8]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2101      	movs	r1, #1
 800446a:	430a      	orrs	r2, r1
 800446c:	609a      	str	r2, [r3, #8]
 800446e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004470:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004472:	69bb      	ldr	r3, [r7, #24]
 8004474:	f383 8810 	msr	PRIMASK, r3
}
 8004478:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800447a:	f3ef 8310 	mrs	r3, PRIMASK
 800447e:	61fb      	str	r3, [r7, #28]
  return(result);
 8004480:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004482:	637b      	str	r3, [r7, #52]	; 0x34
 8004484:	2301      	movs	r3, #1
 8004486:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004488:	6a3b      	ldr	r3, [r7, #32]
 800448a:	f383 8810 	msr	PRIMASK, r3
}
 800448e:	46c0      	nop			; (mov r8, r8)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	689a      	ldr	r2, [r3, #8]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2140      	movs	r1, #64	; 0x40
 800449c:	430a      	orrs	r2, r1
 800449e:	609a      	str	r2, [r3, #8]
 80044a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044a2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a6:	f383 8810 	msr	PRIMASK, r3
}
 80044aa:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	0018      	movs	r0, r3
 80044b0:	46bd      	mov	sp, r7
 80044b2:	b010      	add	sp, #64	; 0x40
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	46c0      	nop			; (mov r8, r8)
 80044b8:	08004611 	.word	0x08004611
 80044bc:	08004741 	.word	0x08004741
 80044c0:	08004783 	.word	0x08004783

080044c4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b08a      	sub	sp, #40	; 0x28
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044cc:	f3ef 8310 	mrs	r3, PRIMASK
 80044d0:	60bb      	str	r3, [r7, #8]
  return(result);
 80044d2:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80044d4:	627b      	str	r3, [r7, #36]	; 0x24
 80044d6:	2301      	movs	r3, #1
 80044d8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f383 8810 	msr	PRIMASK, r3
}
 80044e0:	46c0      	nop			; (mov r8, r8)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	21c0      	movs	r1, #192	; 0xc0
 80044ee:	438a      	bics	r2, r1
 80044f0:	601a      	str	r2, [r3, #0]
 80044f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	f383 8810 	msr	PRIMASK, r3
}
 80044fc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044fe:	f3ef 8310 	mrs	r3, PRIMASK
 8004502:	617b      	str	r3, [r7, #20]
  return(result);
 8004504:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8004506:	623b      	str	r3, [r7, #32]
 8004508:	2301      	movs	r3, #1
 800450a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	f383 8810 	msr	PRIMASK, r3
}
 8004512:	46c0      	nop			; (mov r8, r8)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	689a      	ldr	r2, [r3, #8]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4908      	ldr	r1, [pc, #32]	; (8004540 <UART_EndTxTransfer+0x7c>)
 8004520:	400a      	ands	r2, r1
 8004522:	609a      	str	r2, [r3, #8]
 8004524:	6a3b      	ldr	r3, [r7, #32]
 8004526:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	f383 8810 	msr	PRIMASK, r3
}
 800452e:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2288      	movs	r2, #136	; 0x88
 8004534:	2120      	movs	r1, #32
 8004536:	5099      	str	r1, [r3, r2]
}
 8004538:	46c0      	nop			; (mov r8, r8)
 800453a:	46bd      	mov	sp, r7
 800453c:	b00a      	add	sp, #40	; 0x28
 800453e:	bd80      	pop	{r7, pc}
 8004540:	ff7fffff 	.word	0xff7fffff

08004544 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b08e      	sub	sp, #56	; 0x38
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800454c:	f3ef 8310 	mrs	r3, PRIMASK
 8004550:	617b      	str	r3, [r7, #20]
  return(result);
 8004552:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004554:	637b      	str	r3, [r7, #52]	; 0x34
 8004556:	2301      	movs	r3, #1
 8004558:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800455a:	69bb      	ldr	r3, [r7, #24]
 800455c:	f383 8810 	msr	PRIMASK, r3
}
 8004560:	46c0      	nop			; (mov r8, r8)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4926      	ldr	r1, [pc, #152]	; (8004608 <UART_EndRxTransfer+0xc4>)
 800456e:	400a      	ands	r2, r1
 8004570:	601a      	str	r2, [r3, #0]
 8004572:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004574:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	f383 8810 	msr	PRIMASK, r3
}
 800457c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800457e:	f3ef 8310 	mrs	r3, PRIMASK
 8004582:	623b      	str	r3, [r7, #32]
  return(result);
 8004584:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004586:	633b      	str	r3, [r7, #48]	; 0x30
 8004588:	2301      	movs	r3, #1
 800458a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800458c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458e:	f383 8810 	msr	PRIMASK, r3
}
 8004592:	46c0      	nop			; (mov r8, r8)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	689a      	ldr	r2, [r3, #8]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	491b      	ldr	r1, [pc, #108]	; (800460c <UART_EndRxTransfer+0xc8>)
 80045a0:	400a      	ands	r2, r1
 80045a2:	609a      	str	r2, [r3, #8]
 80045a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045a6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045aa:	f383 8810 	msr	PRIMASK, r3
}
 80045ae:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d118      	bne.n	80045ea <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045b8:	f3ef 8310 	mrs	r3, PRIMASK
 80045bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80045be:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045c2:	2301      	movs	r3, #1
 80045c4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f383 8810 	msr	PRIMASK, r3
}
 80045cc:	46c0      	nop			; (mov r8, r8)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	2110      	movs	r1, #16
 80045da:	438a      	bics	r2, r1
 80045dc:	601a      	str	r2, [r3, #0]
 80045de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045e0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	f383 8810 	msr	PRIMASK, r3
}
 80045e8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	228c      	movs	r2, #140	; 0x8c
 80045ee:	2120      	movs	r1, #32
 80045f0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	675a      	str	r2, [r3, #116]	; 0x74
}
 80045fe:	46c0      	nop			; (mov r8, r8)
 8004600:	46bd      	mov	sp, r7
 8004602:	b00e      	add	sp, #56	; 0x38
 8004604:	bd80      	pop	{r7, pc}
 8004606:	46c0      	nop			; (mov r8, r8)
 8004608:	fffffedf 	.word	0xfffffedf
 800460c:	effffffe 	.word	0xeffffffe

08004610 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b094      	sub	sp, #80	; 0x50
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800461c:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2220      	movs	r2, #32
 8004626:	4013      	ands	r3, r2
 8004628:	d16f      	bne.n	800470a <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800462a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800462c:	225e      	movs	r2, #94	; 0x5e
 800462e:	2100      	movs	r1, #0
 8004630:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004632:	f3ef 8310 	mrs	r3, PRIMASK
 8004636:	61bb      	str	r3, [r7, #24]
  return(result);
 8004638:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800463a:	64bb      	str	r3, [r7, #72]	; 0x48
 800463c:	2301      	movs	r3, #1
 800463e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	f383 8810 	msr	PRIMASK, r3
}
 8004646:	46c0      	nop			; (mov r8, r8)
 8004648:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	493a      	ldr	r1, [pc, #232]	; (800473c <UART_DMAReceiveCplt+0x12c>)
 8004654:	400a      	ands	r2, r1
 8004656:	601a      	str	r2, [r3, #0]
 8004658:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800465a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800465c:	6a3b      	ldr	r3, [r7, #32]
 800465e:	f383 8810 	msr	PRIMASK, r3
}
 8004662:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004664:	f3ef 8310 	mrs	r3, PRIMASK
 8004668:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800466a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800466c:	647b      	str	r3, [r7, #68]	; 0x44
 800466e:	2301      	movs	r3, #1
 8004670:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004672:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004674:	f383 8810 	msr	PRIMASK, r3
}
 8004678:	46c0      	nop			; (mov r8, r8)
 800467a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	689a      	ldr	r2, [r3, #8]
 8004680:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2101      	movs	r1, #1
 8004686:	438a      	bics	r2, r1
 8004688:	609a      	str	r2, [r3, #8]
 800468a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800468c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800468e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004690:	f383 8810 	msr	PRIMASK, r3
}
 8004694:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004696:	f3ef 8310 	mrs	r3, PRIMASK
 800469a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800469c:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800469e:	643b      	str	r3, [r7, #64]	; 0x40
 80046a0:	2301      	movs	r3, #1
 80046a2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046a6:	f383 8810 	msr	PRIMASK, r3
}
 80046aa:	46c0      	nop			; (mov r8, r8)
 80046ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	689a      	ldr	r2, [r3, #8]
 80046b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2140      	movs	r1, #64	; 0x40
 80046b8:	438a      	bics	r2, r1
 80046ba:	609a      	str	r2, [r3, #8]
 80046bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046be:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046c2:	f383 8810 	msr	PRIMASK, r3
}
 80046c6:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80046c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046ca:	228c      	movs	r2, #140	; 0x8c
 80046cc:	2120      	movs	r1, #32
 80046ce:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d118      	bne.n	800470a <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046d8:	f3ef 8310 	mrs	r3, PRIMASK
 80046dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80046de:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046e2:	2301      	movs	r3, #1
 80046e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	f383 8810 	msr	PRIMASK, r3
}
 80046ec:	46c0      	nop			; (mov r8, r8)
 80046ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2110      	movs	r1, #16
 80046fa:	438a      	bics	r2, r1
 80046fc:	601a      	str	r2, [r3, #0]
 80046fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004700:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	f383 8810 	msr	PRIMASK, r3
}
 8004708:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800470a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800470c:	2200      	movs	r2, #0
 800470e:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004710:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004712:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004714:	2b01      	cmp	r3, #1
 8004716:	d108      	bne.n	800472a <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004718:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800471a:	225c      	movs	r2, #92	; 0x5c
 800471c:	5a9a      	ldrh	r2, [r3, r2]
 800471e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004720:	0011      	movs	r1, r2
 8004722:	0018      	movs	r0, r3
 8004724:	f7fc f98e 	bl	8000a44 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004728:	e003      	b.n	8004732 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 800472a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800472c:	0018      	movs	r0, r3
 800472e:	f7ff f983 	bl	8003a38 <HAL_UART_RxCpltCallback>
}
 8004732:	46c0      	nop			; (mov r8, r8)
 8004734:	46bd      	mov	sp, r7
 8004736:	b014      	add	sp, #80	; 0x50
 8004738:	bd80      	pop	{r7, pc}
 800473a:	46c0      	nop			; (mov r8, r8)
 800473c:	fffffeff 	.word	0xfffffeff

08004740 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800474c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2201      	movs	r2, #1
 8004752:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004758:	2b01      	cmp	r3, #1
 800475a:	d10a      	bne.n	8004772 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	225c      	movs	r2, #92	; 0x5c
 8004760:	5a9b      	ldrh	r3, [r3, r2]
 8004762:	085b      	lsrs	r3, r3, #1
 8004764:	b29a      	uxth	r2, r3
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	0011      	movs	r1, r2
 800476a:	0018      	movs	r0, r3
 800476c:	f7fc f96a 	bl	8000a44 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004770:	e003      	b.n	800477a <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	0018      	movs	r0, r3
 8004776:	f7ff f967 	bl	8003a48 <HAL_UART_RxHalfCpltCallback>
}
 800477a:	46c0      	nop			; (mov r8, r8)
 800477c:	46bd      	mov	sp, r7
 800477e:	b004      	add	sp, #16
 8004780:	bd80      	pop	{r7, pc}

08004782 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004782:	b580      	push	{r7, lr}
 8004784:	b086      	sub	sp, #24
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800478e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	2288      	movs	r2, #136	; 0x88
 8004794:	589b      	ldr	r3, [r3, r2]
 8004796:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	228c      	movs	r2, #140	; 0x8c
 800479c:	589b      	ldr	r3, [r3, r2]
 800479e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	2280      	movs	r2, #128	; 0x80
 80047a8:	4013      	ands	r3, r2
 80047aa:	2b80      	cmp	r3, #128	; 0x80
 80047ac:	d10a      	bne.n	80047c4 <UART_DMAError+0x42>
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	2b21      	cmp	r3, #33	; 0x21
 80047b2:	d107      	bne.n	80047c4 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	2256      	movs	r2, #86	; 0x56
 80047b8:	2100      	movs	r1, #0
 80047ba:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	0018      	movs	r0, r3
 80047c0:	f7ff fe80 	bl	80044c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	2240      	movs	r2, #64	; 0x40
 80047cc:	4013      	ands	r3, r2
 80047ce:	2b40      	cmp	r3, #64	; 0x40
 80047d0:	d10a      	bne.n	80047e8 <UART_DMAError+0x66>
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2b22      	cmp	r3, #34	; 0x22
 80047d6:	d107      	bne.n	80047e8 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	225e      	movs	r2, #94	; 0x5e
 80047dc:	2100      	movs	r1, #0
 80047de:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	0018      	movs	r0, r3
 80047e4:	f7ff feae 	bl	8004544 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	2290      	movs	r2, #144	; 0x90
 80047ec:	589b      	ldr	r3, [r3, r2]
 80047ee:	2210      	movs	r2, #16
 80047f0:	431a      	orrs	r2, r3
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	2190      	movs	r1, #144	; 0x90
 80047f6:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	0018      	movs	r0, r3
 80047fc:	f7ff f92c 	bl	8003a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004800:	46c0      	nop			; (mov r8, r8)
 8004802:	46bd      	mov	sp, r7
 8004804:	b006      	add	sp, #24
 8004806:	bd80      	pop	{r7, pc}

08004808 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b084      	sub	sp, #16
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004814:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	225e      	movs	r2, #94	; 0x5e
 800481a:	2100      	movs	r1, #0
 800481c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2256      	movs	r2, #86	; 0x56
 8004822:	2100      	movs	r1, #0
 8004824:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	0018      	movs	r0, r3
 800482a:	f7ff f915 	bl	8003a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800482e:	46c0      	nop			; (mov r8, r8)
 8004830:	46bd      	mov	sp, r7
 8004832:	b004      	add	sp, #16
 8004834:	bd80      	pop	{r7, pc}

08004836 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004836:	b580      	push	{r7, lr}
 8004838:	b086      	sub	sp, #24
 800483a:	af00      	add	r7, sp, #0
 800483c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800483e:	f3ef 8310 	mrs	r3, PRIMASK
 8004842:	60bb      	str	r3, [r7, #8]
  return(result);
 8004844:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004846:	617b      	str	r3, [r7, #20]
 8004848:	2301      	movs	r3, #1
 800484a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f383 8810 	msr	PRIMASK, r3
}
 8004852:	46c0      	nop			; (mov r8, r8)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2140      	movs	r1, #64	; 0x40
 8004860:	438a      	bics	r2, r1
 8004862:	601a      	str	r2, [r3, #0]
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	f383 8810 	msr	PRIMASK, r3
}
 800486e:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2288      	movs	r2, #136	; 0x88
 8004874:	2120      	movs	r1, #32
 8004876:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	0018      	movs	r0, r3
 8004882:	f7ff f8d1 	bl	8003a28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004886:	46c0      	nop			; (mov r8, r8)
 8004888:	46bd      	mov	sp, r7
 800488a:	b006      	add	sp, #24
 800488c:	bd80      	pop	{r7, pc}

0800488e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800488e:	b580      	push	{r7, lr}
 8004890:	b082      	sub	sp, #8
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004896:	46c0      	nop			; (mov r8, r8)
 8004898:	46bd      	mov	sp, r7
 800489a:	b002      	add	sp, #8
 800489c:	bd80      	pop	{r7, pc}

0800489e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800489e:	b580      	push	{r7, lr}
 80048a0:	b082      	sub	sp, #8
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80048a6:	46c0      	nop			; (mov r8, r8)
 80048a8:	46bd      	mov	sp, r7
 80048aa:	b002      	add	sp, #8
 80048ac:	bd80      	pop	{r7, pc}

080048ae <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80048ae:	b580      	push	{r7, lr}
 80048b0:	b082      	sub	sp, #8
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80048b6:	46c0      	nop			; (mov r8, r8)
 80048b8:	46bd      	mov	sp, r7
 80048ba:	b002      	add	sp, #8
 80048bc:	bd80      	pop	{r7, pc}
	...

080048c0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2284      	movs	r2, #132	; 0x84
 80048cc:	5c9b      	ldrb	r3, [r3, r2]
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d101      	bne.n	80048d6 <HAL_UARTEx_DisableFifoMode+0x16>
 80048d2:	2302      	movs	r3, #2
 80048d4:	e027      	b.n	8004926 <HAL_UARTEx_DisableFifoMode+0x66>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2284      	movs	r2, #132	; 0x84
 80048da:	2101      	movs	r1, #1
 80048dc:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2288      	movs	r2, #136	; 0x88
 80048e2:	2124      	movs	r1, #36	; 0x24
 80048e4:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2101      	movs	r1, #1
 80048fa:	438a      	bics	r2, r1
 80048fc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	4a0b      	ldr	r2, [pc, #44]	; (8004930 <HAL_UARTEx_DisableFifoMode+0x70>)
 8004902:	4013      	ands	r3, r2
 8004904:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2200      	movs	r2, #0
 800490a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2288      	movs	r2, #136	; 0x88
 8004918:	2120      	movs	r1, #32
 800491a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2284      	movs	r2, #132	; 0x84
 8004920:	2100      	movs	r1, #0
 8004922:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004924:	2300      	movs	r3, #0
}
 8004926:	0018      	movs	r0, r3
 8004928:	46bd      	mov	sp, r7
 800492a:	b004      	add	sp, #16
 800492c:	bd80      	pop	{r7, pc}
 800492e:	46c0      	nop			; (mov r8, r8)
 8004930:	dfffffff 	.word	0xdfffffff

08004934 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2284      	movs	r2, #132	; 0x84
 8004942:	5c9b      	ldrb	r3, [r3, r2]
 8004944:	2b01      	cmp	r3, #1
 8004946:	d101      	bne.n	800494c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004948:	2302      	movs	r3, #2
 800494a:	e02e      	b.n	80049aa <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2284      	movs	r2, #132	; 0x84
 8004950:	2101      	movs	r1, #1
 8004952:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2288      	movs	r2, #136	; 0x88
 8004958:	2124      	movs	r1, #36	; 0x24
 800495a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2101      	movs	r1, #1
 8004970:	438a      	bics	r2, r1
 8004972:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	00db      	lsls	r3, r3, #3
 800497c:	08d9      	lsrs	r1, r3, #3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	683a      	ldr	r2, [r7, #0]
 8004984:	430a      	orrs	r2, r1
 8004986:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	0018      	movs	r0, r3
 800498c:	f000 f8bc 	bl	8004b08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68fa      	ldr	r2, [r7, #12]
 8004996:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2288      	movs	r2, #136	; 0x88
 800499c:	2120      	movs	r1, #32
 800499e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2284      	movs	r2, #132	; 0x84
 80049a4:	2100      	movs	r1, #0
 80049a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80049a8:	2300      	movs	r3, #0
}
 80049aa:	0018      	movs	r0, r3
 80049ac:	46bd      	mov	sp, r7
 80049ae:	b004      	add	sp, #16
 80049b0:	bd80      	pop	{r7, pc}
	...

080049b4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b084      	sub	sp, #16
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2284      	movs	r2, #132	; 0x84
 80049c2:	5c9b      	ldrb	r3, [r3, r2]
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d101      	bne.n	80049cc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80049c8:	2302      	movs	r3, #2
 80049ca:	e02f      	b.n	8004a2c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2284      	movs	r2, #132	; 0x84
 80049d0:	2101      	movs	r1, #1
 80049d2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2288      	movs	r2, #136	; 0x88
 80049d8:	2124      	movs	r1, #36	; 0x24
 80049da:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2101      	movs	r1, #1
 80049f0:	438a      	bics	r2, r1
 80049f2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	4a0e      	ldr	r2, [pc, #56]	; (8004a34 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80049fc:	4013      	ands	r3, r2
 80049fe:	0019      	movs	r1, r3
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	683a      	ldr	r2, [r7, #0]
 8004a06:	430a      	orrs	r2, r1
 8004a08:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	0018      	movs	r0, r3
 8004a0e:	f000 f87b 	bl	8004b08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2288      	movs	r2, #136	; 0x88
 8004a1e:	2120      	movs	r1, #32
 8004a20:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2284      	movs	r2, #132	; 0x84
 8004a26:	2100      	movs	r1, #0
 8004a28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a2a:	2300      	movs	r3, #0
}
 8004a2c:	0018      	movs	r0, r3
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	b004      	add	sp, #16
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	f1ffffff 	.word	0xf1ffffff

08004a38 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a38:	b5b0      	push	{r4, r5, r7, lr}
 8004a3a:	b08a      	sub	sp, #40	; 0x28
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	60f8      	str	r0, [r7, #12]
 8004a40:	60b9      	str	r1, [r7, #8]
 8004a42:	1dbb      	adds	r3, r7, #6
 8004a44:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	228c      	movs	r2, #140	; 0x8c
 8004a4a:	589b      	ldr	r3, [r3, r2]
 8004a4c:	2b20      	cmp	r3, #32
 8004a4e:	d156      	bne.n	8004afe <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d003      	beq.n	8004a5e <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004a56:	1dbb      	adds	r3, r7, #6
 8004a58:	881b      	ldrh	r3, [r3, #0]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e04e      	b.n	8004b00 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	689a      	ldr	r2, [r3, #8]
 8004a66:	2380      	movs	r3, #128	; 0x80
 8004a68:	015b      	lsls	r3, r3, #5
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d109      	bne.n	8004a82 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	691b      	ldr	r3, [r3, #16]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d105      	bne.n	8004a82 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	d001      	beq.n	8004a82 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e03e      	b.n	8004b00 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2201      	movs	r2, #1
 8004a86:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	671a      	str	r2, [r3, #112]	; 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004a8e:	2527      	movs	r5, #39	; 0x27
 8004a90:	197c      	adds	r4, r7, r5
 8004a92:	1dbb      	adds	r3, r7, #6
 8004a94:	881a      	ldrh	r2, [r3, #0]
 8004a96:	68b9      	ldr	r1, [r7, #8]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	0018      	movs	r0, r3
 8004a9c:	f7ff fc6c 	bl	8004378 <UART_Start_Receive_DMA>
 8004aa0:	0003      	movs	r3, r0
 8004aa2:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004aa4:	197b      	adds	r3, r7, r5
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d124      	bne.n	8004af6 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d11c      	bne.n	8004aee <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2210      	movs	r2, #16
 8004aba:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004abc:	f3ef 8310 	mrs	r3, PRIMASK
 8004ac0:	617b      	str	r3, [r7, #20]
  return(result);
 8004ac2:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ac4:	623b      	str	r3, [r7, #32]
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aca:	69bb      	ldr	r3, [r7, #24]
 8004acc:	f383 8810 	msr	PRIMASK, r3
}
 8004ad0:	46c0      	nop			; (mov r8, r8)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2110      	movs	r1, #16
 8004ade:	430a      	orrs	r2, r1
 8004ae0:	601a      	str	r2, [r3, #0]
 8004ae2:	6a3b      	ldr	r3, [r7, #32]
 8004ae4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ae6:	69fb      	ldr	r3, [r7, #28]
 8004ae8:	f383 8810 	msr	PRIMASK, r3
}
 8004aec:	e003      	b.n	8004af6 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8004aee:	2327      	movs	r3, #39	; 0x27
 8004af0:	18fb      	adds	r3, r7, r3
 8004af2:	2201      	movs	r2, #1
 8004af4:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8004af6:	2327      	movs	r3, #39	; 0x27
 8004af8:	18fb      	adds	r3, r7, r3
 8004afa:	781b      	ldrb	r3, [r3, #0]
 8004afc:	e000      	b.n	8004b00 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8004afe:	2302      	movs	r3, #2
  }
}
 8004b00:	0018      	movs	r0, r3
 8004b02:	46bd      	mov	sp, r7
 8004b04:	b00a      	add	sp, #40	; 0x28
 8004b06:	bdb0      	pop	{r4, r5, r7, pc}

08004b08 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004b08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b0a:	b085      	sub	sp, #20
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d108      	bne.n	8004b2a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	226a      	movs	r2, #106	; 0x6a
 8004b1c:	2101      	movs	r1, #1
 8004b1e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2268      	movs	r2, #104	; 0x68
 8004b24:	2101      	movs	r1, #1
 8004b26:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004b28:	e043      	b.n	8004bb2 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004b2a:	260f      	movs	r6, #15
 8004b2c:	19bb      	adds	r3, r7, r6
 8004b2e:	2208      	movs	r2, #8
 8004b30:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004b32:	200e      	movs	r0, #14
 8004b34:	183b      	adds	r3, r7, r0
 8004b36:	2208      	movs	r2, #8
 8004b38:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	0e5b      	lsrs	r3, r3, #25
 8004b42:	b2da      	uxtb	r2, r3
 8004b44:	240d      	movs	r4, #13
 8004b46:	193b      	adds	r3, r7, r4
 8004b48:	2107      	movs	r1, #7
 8004b4a:	400a      	ands	r2, r1
 8004b4c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	0f5b      	lsrs	r3, r3, #29
 8004b56:	b2da      	uxtb	r2, r3
 8004b58:	250c      	movs	r5, #12
 8004b5a:	197b      	adds	r3, r7, r5
 8004b5c:	2107      	movs	r1, #7
 8004b5e:	400a      	ands	r2, r1
 8004b60:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004b62:	183b      	adds	r3, r7, r0
 8004b64:	781b      	ldrb	r3, [r3, #0]
 8004b66:	197a      	adds	r2, r7, r5
 8004b68:	7812      	ldrb	r2, [r2, #0]
 8004b6a:	4914      	ldr	r1, [pc, #80]	; (8004bbc <UARTEx_SetNbDataToProcess+0xb4>)
 8004b6c:	5c8a      	ldrb	r2, [r1, r2]
 8004b6e:	435a      	muls	r2, r3
 8004b70:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004b72:	197b      	adds	r3, r7, r5
 8004b74:	781b      	ldrb	r3, [r3, #0]
 8004b76:	4a12      	ldr	r2, [pc, #72]	; (8004bc0 <UARTEx_SetNbDataToProcess+0xb8>)
 8004b78:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004b7a:	0019      	movs	r1, r3
 8004b7c:	f7fb fb5e 	bl	800023c <__divsi3>
 8004b80:	0003      	movs	r3, r0
 8004b82:	b299      	uxth	r1, r3
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	226a      	movs	r2, #106	; 0x6a
 8004b88:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004b8a:	19bb      	adds	r3, r7, r6
 8004b8c:	781b      	ldrb	r3, [r3, #0]
 8004b8e:	193a      	adds	r2, r7, r4
 8004b90:	7812      	ldrb	r2, [r2, #0]
 8004b92:	490a      	ldr	r1, [pc, #40]	; (8004bbc <UARTEx_SetNbDataToProcess+0xb4>)
 8004b94:	5c8a      	ldrb	r2, [r1, r2]
 8004b96:	435a      	muls	r2, r3
 8004b98:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004b9a:	193b      	adds	r3, r7, r4
 8004b9c:	781b      	ldrb	r3, [r3, #0]
 8004b9e:	4a08      	ldr	r2, [pc, #32]	; (8004bc0 <UARTEx_SetNbDataToProcess+0xb8>)
 8004ba0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004ba2:	0019      	movs	r1, r3
 8004ba4:	f7fb fb4a 	bl	800023c <__divsi3>
 8004ba8:	0003      	movs	r3, r0
 8004baa:	b299      	uxth	r1, r3
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2268      	movs	r2, #104	; 0x68
 8004bb0:	5299      	strh	r1, [r3, r2]
}
 8004bb2:	46c0      	nop			; (mov r8, r8)
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	b005      	add	sp, #20
 8004bb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bba:	46c0      	nop			; (mov r8, r8)
 8004bbc:	080055c8 	.word	0x080055c8
 8004bc0:	080055d0 	.word	0x080055d0

08004bc4 <__errno>:
 8004bc4:	4b01      	ldr	r3, [pc, #4]	; (8004bcc <__errno+0x8>)
 8004bc6:	6818      	ldr	r0, [r3, #0]
 8004bc8:	4770      	bx	lr
 8004bca:	46c0      	nop			; (mov r8, r8)
 8004bcc:	20000014 	.word	0x20000014

08004bd0 <__libc_init_array>:
 8004bd0:	b570      	push	{r4, r5, r6, lr}
 8004bd2:	2600      	movs	r6, #0
 8004bd4:	4d0c      	ldr	r5, [pc, #48]	; (8004c08 <__libc_init_array+0x38>)
 8004bd6:	4c0d      	ldr	r4, [pc, #52]	; (8004c0c <__libc_init_array+0x3c>)
 8004bd8:	1b64      	subs	r4, r4, r5
 8004bda:	10a4      	asrs	r4, r4, #2
 8004bdc:	42a6      	cmp	r6, r4
 8004bde:	d109      	bne.n	8004bf4 <__libc_init_array+0x24>
 8004be0:	2600      	movs	r6, #0
 8004be2:	f000 fc9d 	bl	8005520 <_init>
 8004be6:	4d0a      	ldr	r5, [pc, #40]	; (8004c10 <__libc_init_array+0x40>)
 8004be8:	4c0a      	ldr	r4, [pc, #40]	; (8004c14 <__libc_init_array+0x44>)
 8004bea:	1b64      	subs	r4, r4, r5
 8004bec:	10a4      	asrs	r4, r4, #2
 8004bee:	42a6      	cmp	r6, r4
 8004bf0:	d105      	bne.n	8004bfe <__libc_init_array+0x2e>
 8004bf2:	bd70      	pop	{r4, r5, r6, pc}
 8004bf4:	00b3      	lsls	r3, r6, #2
 8004bf6:	58eb      	ldr	r3, [r5, r3]
 8004bf8:	4798      	blx	r3
 8004bfa:	3601      	adds	r6, #1
 8004bfc:	e7ee      	b.n	8004bdc <__libc_init_array+0xc>
 8004bfe:	00b3      	lsls	r3, r6, #2
 8004c00:	58eb      	ldr	r3, [r5, r3]
 8004c02:	4798      	blx	r3
 8004c04:	3601      	adds	r6, #1
 8004c06:	e7f2      	b.n	8004bee <__libc_init_array+0x1e>
 8004c08:	08005614 	.word	0x08005614
 8004c0c:	08005614 	.word	0x08005614
 8004c10:	08005614 	.word	0x08005614
 8004c14:	08005618 	.word	0x08005618

08004c18 <memcpy>:
 8004c18:	2300      	movs	r3, #0
 8004c1a:	b510      	push	{r4, lr}
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d100      	bne.n	8004c22 <memcpy+0xa>
 8004c20:	bd10      	pop	{r4, pc}
 8004c22:	5ccc      	ldrb	r4, [r1, r3]
 8004c24:	54c4      	strb	r4, [r0, r3]
 8004c26:	3301      	adds	r3, #1
 8004c28:	e7f8      	b.n	8004c1c <memcpy+0x4>

08004c2a <memset>:
 8004c2a:	0003      	movs	r3, r0
 8004c2c:	1882      	adds	r2, r0, r2
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d100      	bne.n	8004c34 <memset+0xa>
 8004c32:	4770      	bx	lr
 8004c34:	7019      	strb	r1, [r3, #0]
 8004c36:	3301      	adds	r3, #1
 8004c38:	e7f9      	b.n	8004c2e <memset+0x4>
	...

08004c3c <siprintf>:
 8004c3c:	b40e      	push	{r1, r2, r3}
 8004c3e:	b500      	push	{lr}
 8004c40:	490b      	ldr	r1, [pc, #44]	; (8004c70 <siprintf+0x34>)
 8004c42:	b09c      	sub	sp, #112	; 0x70
 8004c44:	ab1d      	add	r3, sp, #116	; 0x74
 8004c46:	9002      	str	r0, [sp, #8]
 8004c48:	9006      	str	r0, [sp, #24]
 8004c4a:	9107      	str	r1, [sp, #28]
 8004c4c:	9104      	str	r1, [sp, #16]
 8004c4e:	4809      	ldr	r0, [pc, #36]	; (8004c74 <siprintf+0x38>)
 8004c50:	4909      	ldr	r1, [pc, #36]	; (8004c78 <siprintf+0x3c>)
 8004c52:	cb04      	ldmia	r3!, {r2}
 8004c54:	9105      	str	r1, [sp, #20]
 8004c56:	6800      	ldr	r0, [r0, #0]
 8004c58:	a902      	add	r1, sp, #8
 8004c5a:	9301      	str	r3, [sp, #4]
 8004c5c:	f000 f882 	bl	8004d64 <_svfiprintf_r>
 8004c60:	2300      	movs	r3, #0
 8004c62:	9a02      	ldr	r2, [sp, #8]
 8004c64:	7013      	strb	r3, [r2, #0]
 8004c66:	b01c      	add	sp, #112	; 0x70
 8004c68:	bc08      	pop	{r3}
 8004c6a:	b003      	add	sp, #12
 8004c6c:	4718      	bx	r3
 8004c6e:	46c0      	nop			; (mov r8, r8)
 8004c70:	7fffffff 	.word	0x7fffffff
 8004c74:	20000014 	.word	0x20000014
 8004c78:	ffff0208 	.word	0xffff0208

08004c7c <strncmp>:
 8004c7c:	b530      	push	{r4, r5, lr}
 8004c7e:	0005      	movs	r5, r0
 8004c80:	1e10      	subs	r0, r2, #0
 8004c82:	d008      	beq.n	8004c96 <strncmp+0x1a>
 8004c84:	2400      	movs	r4, #0
 8004c86:	3a01      	subs	r2, #1
 8004c88:	5d2b      	ldrb	r3, [r5, r4]
 8004c8a:	5d08      	ldrb	r0, [r1, r4]
 8004c8c:	4283      	cmp	r3, r0
 8004c8e:	d101      	bne.n	8004c94 <strncmp+0x18>
 8004c90:	4294      	cmp	r4, r2
 8004c92:	d101      	bne.n	8004c98 <strncmp+0x1c>
 8004c94:	1a18      	subs	r0, r3, r0
 8004c96:	bd30      	pop	{r4, r5, pc}
 8004c98:	3401      	adds	r4, #1
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d1f4      	bne.n	8004c88 <strncmp+0xc>
 8004c9e:	e7f9      	b.n	8004c94 <strncmp+0x18>

08004ca0 <__ssputs_r>:
 8004ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ca2:	688e      	ldr	r6, [r1, #8]
 8004ca4:	b085      	sub	sp, #20
 8004ca6:	0007      	movs	r7, r0
 8004ca8:	000c      	movs	r4, r1
 8004caa:	9203      	str	r2, [sp, #12]
 8004cac:	9301      	str	r3, [sp, #4]
 8004cae:	429e      	cmp	r6, r3
 8004cb0:	d83c      	bhi.n	8004d2c <__ssputs_r+0x8c>
 8004cb2:	2390      	movs	r3, #144	; 0x90
 8004cb4:	898a      	ldrh	r2, [r1, #12]
 8004cb6:	00db      	lsls	r3, r3, #3
 8004cb8:	421a      	tst	r2, r3
 8004cba:	d034      	beq.n	8004d26 <__ssputs_r+0x86>
 8004cbc:	6909      	ldr	r1, [r1, #16]
 8004cbe:	6823      	ldr	r3, [r4, #0]
 8004cc0:	6960      	ldr	r0, [r4, #20]
 8004cc2:	1a5b      	subs	r3, r3, r1
 8004cc4:	9302      	str	r3, [sp, #8]
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	4343      	muls	r3, r0
 8004cca:	0fdd      	lsrs	r5, r3, #31
 8004ccc:	18ed      	adds	r5, r5, r3
 8004cce:	9b01      	ldr	r3, [sp, #4]
 8004cd0:	9802      	ldr	r0, [sp, #8]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	181b      	adds	r3, r3, r0
 8004cd6:	106d      	asrs	r5, r5, #1
 8004cd8:	42ab      	cmp	r3, r5
 8004cda:	d900      	bls.n	8004cde <__ssputs_r+0x3e>
 8004cdc:	001d      	movs	r5, r3
 8004cde:	0553      	lsls	r3, r2, #21
 8004ce0:	d532      	bpl.n	8004d48 <__ssputs_r+0xa8>
 8004ce2:	0029      	movs	r1, r5
 8004ce4:	0038      	movs	r0, r7
 8004ce6:	f000 fb49 	bl	800537c <_malloc_r>
 8004cea:	1e06      	subs	r6, r0, #0
 8004cec:	d109      	bne.n	8004d02 <__ssputs_r+0x62>
 8004cee:	230c      	movs	r3, #12
 8004cf0:	603b      	str	r3, [r7, #0]
 8004cf2:	2340      	movs	r3, #64	; 0x40
 8004cf4:	2001      	movs	r0, #1
 8004cf6:	89a2      	ldrh	r2, [r4, #12]
 8004cf8:	4240      	negs	r0, r0
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	81a3      	strh	r3, [r4, #12]
 8004cfe:	b005      	add	sp, #20
 8004d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d02:	9a02      	ldr	r2, [sp, #8]
 8004d04:	6921      	ldr	r1, [r4, #16]
 8004d06:	f7ff ff87 	bl	8004c18 <memcpy>
 8004d0a:	89a3      	ldrh	r3, [r4, #12]
 8004d0c:	4a14      	ldr	r2, [pc, #80]	; (8004d60 <__ssputs_r+0xc0>)
 8004d0e:	401a      	ands	r2, r3
 8004d10:	2380      	movs	r3, #128	; 0x80
 8004d12:	4313      	orrs	r3, r2
 8004d14:	81a3      	strh	r3, [r4, #12]
 8004d16:	9b02      	ldr	r3, [sp, #8]
 8004d18:	6126      	str	r6, [r4, #16]
 8004d1a:	18f6      	adds	r6, r6, r3
 8004d1c:	6026      	str	r6, [r4, #0]
 8004d1e:	6165      	str	r5, [r4, #20]
 8004d20:	9e01      	ldr	r6, [sp, #4]
 8004d22:	1aed      	subs	r5, r5, r3
 8004d24:	60a5      	str	r5, [r4, #8]
 8004d26:	9b01      	ldr	r3, [sp, #4]
 8004d28:	429e      	cmp	r6, r3
 8004d2a:	d900      	bls.n	8004d2e <__ssputs_r+0x8e>
 8004d2c:	9e01      	ldr	r6, [sp, #4]
 8004d2e:	0032      	movs	r2, r6
 8004d30:	9903      	ldr	r1, [sp, #12]
 8004d32:	6820      	ldr	r0, [r4, #0]
 8004d34:	f000 faa3 	bl	800527e <memmove>
 8004d38:	68a3      	ldr	r3, [r4, #8]
 8004d3a:	2000      	movs	r0, #0
 8004d3c:	1b9b      	subs	r3, r3, r6
 8004d3e:	60a3      	str	r3, [r4, #8]
 8004d40:	6823      	ldr	r3, [r4, #0]
 8004d42:	199e      	adds	r6, r3, r6
 8004d44:	6026      	str	r6, [r4, #0]
 8004d46:	e7da      	b.n	8004cfe <__ssputs_r+0x5e>
 8004d48:	002a      	movs	r2, r5
 8004d4a:	0038      	movs	r0, r7
 8004d4c:	f000 fb8c 	bl	8005468 <_realloc_r>
 8004d50:	1e06      	subs	r6, r0, #0
 8004d52:	d1e0      	bne.n	8004d16 <__ssputs_r+0x76>
 8004d54:	0038      	movs	r0, r7
 8004d56:	6921      	ldr	r1, [r4, #16]
 8004d58:	f000 faa4 	bl	80052a4 <_free_r>
 8004d5c:	e7c7      	b.n	8004cee <__ssputs_r+0x4e>
 8004d5e:	46c0      	nop			; (mov r8, r8)
 8004d60:	fffffb7f 	.word	0xfffffb7f

08004d64 <_svfiprintf_r>:
 8004d64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d66:	b0a1      	sub	sp, #132	; 0x84
 8004d68:	9003      	str	r0, [sp, #12]
 8004d6a:	001d      	movs	r5, r3
 8004d6c:	898b      	ldrh	r3, [r1, #12]
 8004d6e:	000f      	movs	r7, r1
 8004d70:	0016      	movs	r6, r2
 8004d72:	061b      	lsls	r3, r3, #24
 8004d74:	d511      	bpl.n	8004d9a <_svfiprintf_r+0x36>
 8004d76:	690b      	ldr	r3, [r1, #16]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d10e      	bne.n	8004d9a <_svfiprintf_r+0x36>
 8004d7c:	2140      	movs	r1, #64	; 0x40
 8004d7e:	f000 fafd 	bl	800537c <_malloc_r>
 8004d82:	6038      	str	r0, [r7, #0]
 8004d84:	6138      	str	r0, [r7, #16]
 8004d86:	2800      	cmp	r0, #0
 8004d88:	d105      	bne.n	8004d96 <_svfiprintf_r+0x32>
 8004d8a:	230c      	movs	r3, #12
 8004d8c:	9a03      	ldr	r2, [sp, #12]
 8004d8e:	3801      	subs	r0, #1
 8004d90:	6013      	str	r3, [r2, #0]
 8004d92:	b021      	add	sp, #132	; 0x84
 8004d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d96:	2340      	movs	r3, #64	; 0x40
 8004d98:	617b      	str	r3, [r7, #20]
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	ac08      	add	r4, sp, #32
 8004d9e:	6163      	str	r3, [r4, #20]
 8004da0:	3320      	adds	r3, #32
 8004da2:	7663      	strb	r3, [r4, #25]
 8004da4:	3310      	adds	r3, #16
 8004da6:	76a3      	strb	r3, [r4, #26]
 8004da8:	9507      	str	r5, [sp, #28]
 8004daa:	0035      	movs	r5, r6
 8004dac:	782b      	ldrb	r3, [r5, #0]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d001      	beq.n	8004db6 <_svfiprintf_r+0x52>
 8004db2:	2b25      	cmp	r3, #37	; 0x25
 8004db4:	d147      	bne.n	8004e46 <_svfiprintf_r+0xe2>
 8004db6:	1bab      	subs	r3, r5, r6
 8004db8:	9305      	str	r3, [sp, #20]
 8004dba:	42b5      	cmp	r5, r6
 8004dbc:	d00c      	beq.n	8004dd8 <_svfiprintf_r+0x74>
 8004dbe:	0032      	movs	r2, r6
 8004dc0:	0039      	movs	r1, r7
 8004dc2:	9803      	ldr	r0, [sp, #12]
 8004dc4:	f7ff ff6c 	bl	8004ca0 <__ssputs_r>
 8004dc8:	1c43      	adds	r3, r0, #1
 8004dca:	d100      	bne.n	8004dce <_svfiprintf_r+0x6a>
 8004dcc:	e0ae      	b.n	8004f2c <_svfiprintf_r+0x1c8>
 8004dce:	6962      	ldr	r2, [r4, #20]
 8004dd0:	9b05      	ldr	r3, [sp, #20]
 8004dd2:	4694      	mov	ip, r2
 8004dd4:	4463      	add	r3, ip
 8004dd6:	6163      	str	r3, [r4, #20]
 8004dd8:	782b      	ldrb	r3, [r5, #0]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d100      	bne.n	8004de0 <_svfiprintf_r+0x7c>
 8004dde:	e0a5      	b.n	8004f2c <_svfiprintf_r+0x1c8>
 8004de0:	2201      	movs	r2, #1
 8004de2:	2300      	movs	r3, #0
 8004de4:	4252      	negs	r2, r2
 8004de6:	6062      	str	r2, [r4, #4]
 8004de8:	a904      	add	r1, sp, #16
 8004dea:	3254      	adds	r2, #84	; 0x54
 8004dec:	1852      	adds	r2, r2, r1
 8004dee:	1c6e      	adds	r6, r5, #1
 8004df0:	6023      	str	r3, [r4, #0]
 8004df2:	60e3      	str	r3, [r4, #12]
 8004df4:	60a3      	str	r3, [r4, #8]
 8004df6:	7013      	strb	r3, [r2, #0]
 8004df8:	65a3      	str	r3, [r4, #88]	; 0x58
 8004dfa:	2205      	movs	r2, #5
 8004dfc:	7831      	ldrb	r1, [r6, #0]
 8004dfe:	4854      	ldr	r0, [pc, #336]	; (8004f50 <_svfiprintf_r+0x1ec>)
 8004e00:	f000 fa32 	bl	8005268 <memchr>
 8004e04:	1c75      	adds	r5, r6, #1
 8004e06:	2800      	cmp	r0, #0
 8004e08:	d11f      	bne.n	8004e4a <_svfiprintf_r+0xe6>
 8004e0a:	6822      	ldr	r2, [r4, #0]
 8004e0c:	06d3      	lsls	r3, r2, #27
 8004e0e:	d504      	bpl.n	8004e1a <_svfiprintf_r+0xb6>
 8004e10:	2353      	movs	r3, #83	; 0x53
 8004e12:	a904      	add	r1, sp, #16
 8004e14:	185b      	adds	r3, r3, r1
 8004e16:	2120      	movs	r1, #32
 8004e18:	7019      	strb	r1, [r3, #0]
 8004e1a:	0713      	lsls	r3, r2, #28
 8004e1c:	d504      	bpl.n	8004e28 <_svfiprintf_r+0xc4>
 8004e1e:	2353      	movs	r3, #83	; 0x53
 8004e20:	a904      	add	r1, sp, #16
 8004e22:	185b      	adds	r3, r3, r1
 8004e24:	212b      	movs	r1, #43	; 0x2b
 8004e26:	7019      	strb	r1, [r3, #0]
 8004e28:	7833      	ldrb	r3, [r6, #0]
 8004e2a:	2b2a      	cmp	r3, #42	; 0x2a
 8004e2c:	d016      	beq.n	8004e5c <_svfiprintf_r+0xf8>
 8004e2e:	0035      	movs	r5, r6
 8004e30:	2100      	movs	r1, #0
 8004e32:	200a      	movs	r0, #10
 8004e34:	68e3      	ldr	r3, [r4, #12]
 8004e36:	782a      	ldrb	r2, [r5, #0]
 8004e38:	1c6e      	adds	r6, r5, #1
 8004e3a:	3a30      	subs	r2, #48	; 0x30
 8004e3c:	2a09      	cmp	r2, #9
 8004e3e:	d94e      	bls.n	8004ede <_svfiprintf_r+0x17a>
 8004e40:	2900      	cmp	r1, #0
 8004e42:	d111      	bne.n	8004e68 <_svfiprintf_r+0x104>
 8004e44:	e017      	b.n	8004e76 <_svfiprintf_r+0x112>
 8004e46:	3501      	adds	r5, #1
 8004e48:	e7b0      	b.n	8004dac <_svfiprintf_r+0x48>
 8004e4a:	4b41      	ldr	r3, [pc, #260]	; (8004f50 <_svfiprintf_r+0x1ec>)
 8004e4c:	6822      	ldr	r2, [r4, #0]
 8004e4e:	1ac0      	subs	r0, r0, r3
 8004e50:	2301      	movs	r3, #1
 8004e52:	4083      	lsls	r3, r0
 8004e54:	4313      	orrs	r3, r2
 8004e56:	002e      	movs	r6, r5
 8004e58:	6023      	str	r3, [r4, #0]
 8004e5a:	e7ce      	b.n	8004dfa <_svfiprintf_r+0x96>
 8004e5c:	9b07      	ldr	r3, [sp, #28]
 8004e5e:	1d19      	adds	r1, r3, #4
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	9107      	str	r1, [sp, #28]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	db01      	blt.n	8004e6c <_svfiprintf_r+0x108>
 8004e68:	930b      	str	r3, [sp, #44]	; 0x2c
 8004e6a:	e004      	b.n	8004e76 <_svfiprintf_r+0x112>
 8004e6c:	425b      	negs	r3, r3
 8004e6e:	60e3      	str	r3, [r4, #12]
 8004e70:	2302      	movs	r3, #2
 8004e72:	4313      	orrs	r3, r2
 8004e74:	6023      	str	r3, [r4, #0]
 8004e76:	782b      	ldrb	r3, [r5, #0]
 8004e78:	2b2e      	cmp	r3, #46	; 0x2e
 8004e7a:	d10a      	bne.n	8004e92 <_svfiprintf_r+0x12e>
 8004e7c:	786b      	ldrb	r3, [r5, #1]
 8004e7e:	2b2a      	cmp	r3, #42	; 0x2a
 8004e80:	d135      	bne.n	8004eee <_svfiprintf_r+0x18a>
 8004e82:	9b07      	ldr	r3, [sp, #28]
 8004e84:	3502      	adds	r5, #2
 8004e86:	1d1a      	adds	r2, r3, #4
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	9207      	str	r2, [sp, #28]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	db2b      	blt.n	8004ee8 <_svfiprintf_r+0x184>
 8004e90:	9309      	str	r3, [sp, #36]	; 0x24
 8004e92:	4e30      	ldr	r6, [pc, #192]	; (8004f54 <_svfiprintf_r+0x1f0>)
 8004e94:	2203      	movs	r2, #3
 8004e96:	0030      	movs	r0, r6
 8004e98:	7829      	ldrb	r1, [r5, #0]
 8004e9a:	f000 f9e5 	bl	8005268 <memchr>
 8004e9e:	2800      	cmp	r0, #0
 8004ea0:	d006      	beq.n	8004eb0 <_svfiprintf_r+0x14c>
 8004ea2:	2340      	movs	r3, #64	; 0x40
 8004ea4:	1b80      	subs	r0, r0, r6
 8004ea6:	4083      	lsls	r3, r0
 8004ea8:	6822      	ldr	r2, [r4, #0]
 8004eaa:	3501      	adds	r5, #1
 8004eac:	4313      	orrs	r3, r2
 8004eae:	6023      	str	r3, [r4, #0]
 8004eb0:	7829      	ldrb	r1, [r5, #0]
 8004eb2:	2206      	movs	r2, #6
 8004eb4:	4828      	ldr	r0, [pc, #160]	; (8004f58 <_svfiprintf_r+0x1f4>)
 8004eb6:	1c6e      	adds	r6, r5, #1
 8004eb8:	7621      	strb	r1, [r4, #24]
 8004eba:	f000 f9d5 	bl	8005268 <memchr>
 8004ebe:	2800      	cmp	r0, #0
 8004ec0:	d03c      	beq.n	8004f3c <_svfiprintf_r+0x1d8>
 8004ec2:	4b26      	ldr	r3, [pc, #152]	; (8004f5c <_svfiprintf_r+0x1f8>)
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d125      	bne.n	8004f14 <_svfiprintf_r+0x1b0>
 8004ec8:	2207      	movs	r2, #7
 8004eca:	9b07      	ldr	r3, [sp, #28]
 8004ecc:	3307      	adds	r3, #7
 8004ece:	4393      	bics	r3, r2
 8004ed0:	3308      	adds	r3, #8
 8004ed2:	9307      	str	r3, [sp, #28]
 8004ed4:	6963      	ldr	r3, [r4, #20]
 8004ed6:	9a04      	ldr	r2, [sp, #16]
 8004ed8:	189b      	adds	r3, r3, r2
 8004eda:	6163      	str	r3, [r4, #20]
 8004edc:	e765      	b.n	8004daa <_svfiprintf_r+0x46>
 8004ede:	4343      	muls	r3, r0
 8004ee0:	0035      	movs	r5, r6
 8004ee2:	2101      	movs	r1, #1
 8004ee4:	189b      	adds	r3, r3, r2
 8004ee6:	e7a6      	b.n	8004e36 <_svfiprintf_r+0xd2>
 8004ee8:	2301      	movs	r3, #1
 8004eea:	425b      	negs	r3, r3
 8004eec:	e7d0      	b.n	8004e90 <_svfiprintf_r+0x12c>
 8004eee:	2300      	movs	r3, #0
 8004ef0:	200a      	movs	r0, #10
 8004ef2:	001a      	movs	r2, r3
 8004ef4:	3501      	adds	r5, #1
 8004ef6:	6063      	str	r3, [r4, #4]
 8004ef8:	7829      	ldrb	r1, [r5, #0]
 8004efa:	1c6e      	adds	r6, r5, #1
 8004efc:	3930      	subs	r1, #48	; 0x30
 8004efe:	2909      	cmp	r1, #9
 8004f00:	d903      	bls.n	8004f0a <_svfiprintf_r+0x1a6>
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d0c5      	beq.n	8004e92 <_svfiprintf_r+0x12e>
 8004f06:	9209      	str	r2, [sp, #36]	; 0x24
 8004f08:	e7c3      	b.n	8004e92 <_svfiprintf_r+0x12e>
 8004f0a:	4342      	muls	r2, r0
 8004f0c:	0035      	movs	r5, r6
 8004f0e:	2301      	movs	r3, #1
 8004f10:	1852      	adds	r2, r2, r1
 8004f12:	e7f1      	b.n	8004ef8 <_svfiprintf_r+0x194>
 8004f14:	ab07      	add	r3, sp, #28
 8004f16:	9300      	str	r3, [sp, #0]
 8004f18:	003a      	movs	r2, r7
 8004f1a:	0021      	movs	r1, r4
 8004f1c:	4b10      	ldr	r3, [pc, #64]	; (8004f60 <_svfiprintf_r+0x1fc>)
 8004f1e:	9803      	ldr	r0, [sp, #12]
 8004f20:	e000      	b.n	8004f24 <_svfiprintf_r+0x1c0>
 8004f22:	bf00      	nop
 8004f24:	9004      	str	r0, [sp, #16]
 8004f26:	9b04      	ldr	r3, [sp, #16]
 8004f28:	3301      	adds	r3, #1
 8004f2a:	d1d3      	bne.n	8004ed4 <_svfiprintf_r+0x170>
 8004f2c:	89bb      	ldrh	r3, [r7, #12]
 8004f2e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004f30:	065b      	lsls	r3, r3, #25
 8004f32:	d400      	bmi.n	8004f36 <_svfiprintf_r+0x1d2>
 8004f34:	e72d      	b.n	8004d92 <_svfiprintf_r+0x2e>
 8004f36:	2001      	movs	r0, #1
 8004f38:	4240      	negs	r0, r0
 8004f3a:	e72a      	b.n	8004d92 <_svfiprintf_r+0x2e>
 8004f3c:	ab07      	add	r3, sp, #28
 8004f3e:	9300      	str	r3, [sp, #0]
 8004f40:	003a      	movs	r2, r7
 8004f42:	0021      	movs	r1, r4
 8004f44:	4b06      	ldr	r3, [pc, #24]	; (8004f60 <_svfiprintf_r+0x1fc>)
 8004f46:	9803      	ldr	r0, [sp, #12]
 8004f48:	f000 f87c 	bl	8005044 <_printf_i>
 8004f4c:	e7ea      	b.n	8004f24 <_svfiprintf_r+0x1c0>
 8004f4e:	46c0      	nop			; (mov r8, r8)
 8004f50:	080055d8 	.word	0x080055d8
 8004f54:	080055de 	.word	0x080055de
 8004f58:	080055e2 	.word	0x080055e2
 8004f5c:	00000000 	.word	0x00000000
 8004f60:	08004ca1 	.word	0x08004ca1

08004f64 <_printf_common>:
 8004f64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f66:	0015      	movs	r5, r2
 8004f68:	9301      	str	r3, [sp, #4]
 8004f6a:	688a      	ldr	r2, [r1, #8]
 8004f6c:	690b      	ldr	r3, [r1, #16]
 8004f6e:	000c      	movs	r4, r1
 8004f70:	9000      	str	r0, [sp, #0]
 8004f72:	4293      	cmp	r3, r2
 8004f74:	da00      	bge.n	8004f78 <_printf_common+0x14>
 8004f76:	0013      	movs	r3, r2
 8004f78:	0022      	movs	r2, r4
 8004f7a:	602b      	str	r3, [r5, #0]
 8004f7c:	3243      	adds	r2, #67	; 0x43
 8004f7e:	7812      	ldrb	r2, [r2, #0]
 8004f80:	2a00      	cmp	r2, #0
 8004f82:	d001      	beq.n	8004f88 <_printf_common+0x24>
 8004f84:	3301      	adds	r3, #1
 8004f86:	602b      	str	r3, [r5, #0]
 8004f88:	6823      	ldr	r3, [r4, #0]
 8004f8a:	069b      	lsls	r3, r3, #26
 8004f8c:	d502      	bpl.n	8004f94 <_printf_common+0x30>
 8004f8e:	682b      	ldr	r3, [r5, #0]
 8004f90:	3302      	adds	r3, #2
 8004f92:	602b      	str	r3, [r5, #0]
 8004f94:	6822      	ldr	r2, [r4, #0]
 8004f96:	2306      	movs	r3, #6
 8004f98:	0017      	movs	r7, r2
 8004f9a:	401f      	ands	r7, r3
 8004f9c:	421a      	tst	r2, r3
 8004f9e:	d027      	beq.n	8004ff0 <_printf_common+0x8c>
 8004fa0:	0023      	movs	r3, r4
 8004fa2:	3343      	adds	r3, #67	; 0x43
 8004fa4:	781b      	ldrb	r3, [r3, #0]
 8004fa6:	1e5a      	subs	r2, r3, #1
 8004fa8:	4193      	sbcs	r3, r2
 8004faa:	6822      	ldr	r2, [r4, #0]
 8004fac:	0692      	lsls	r2, r2, #26
 8004fae:	d430      	bmi.n	8005012 <_printf_common+0xae>
 8004fb0:	0022      	movs	r2, r4
 8004fb2:	9901      	ldr	r1, [sp, #4]
 8004fb4:	9800      	ldr	r0, [sp, #0]
 8004fb6:	9e08      	ldr	r6, [sp, #32]
 8004fb8:	3243      	adds	r2, #67	; 0x43
 8004fba:	47b0      	blx	r6
 8004fbc:	1c43      	adds	r3, r0, #1
 8004fbe:	d025      	beq.n	800500c <_printf_common+0xa8>
 8004fc0:	2306      	movs	r3, #6
 8004fc2:	6820      	ldr	r0, [r4, #0]
 8004fc4:	682a      	ldr	r2, [r5, #0]
 8004fc6:	68e1      	ldr	r1, [r4, #12]
 8004fc8:	2500      	movs	r5, #0
 8004fca:	4003      	ands	r3, r0
 8004fcc:	2b04      	cmp	r3, #4
 8004fce:	d103      	bne.n	8004fd8 <_printf_common+0x74>
 8004fd0:	1a8d      	subs	r5, r1, r2
 8004fd2:	43eb      	mvns	r3, r5
 8004fd4:	17db      	asrs	r3, r3, #31
 8004fd6:	401d      	ands	r5, r3
 8004fd8:	68a3      	ldr	r3, [r4, #8]
 8004fda:	6922      	ldr	r2, [r4, #16]
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	dd01      	ble.n	8004fe4 <_printf_common+0x80>
 8004fe0:	1a9b      	subs	r3, r3, r2
 8004fe2:	18ed      	adds	r5, r5, r3
 8004fe4:	2700      	movs	r7, #0
 8004fe6:	42bd      	cmp	r5, r7
 8004fe8:	d120      	bne.n	800502c <_printf_common+0xc8>
 8004fea:	2000      	movs	r0, #0
 8004fec:	e010      	b.n	8005010 <_printf_common+0xac>
 8004fee:	3701      	adds	r7, #1
 8004ff0:	68e3      	ldr	r3, [r4, #12]
 8004ff2:	682a      	ldr	r2, [r5, #0]
 8004ff4:	1a9b      	subs	r3, r3, r2
 8004ff6:	42bb      	cmp	r3, r7
 8004ff8:	ddd2      	ble.n	8004fa0 <_printf_common+0x3c>
 8004ffa:	0022      	movs	r2, r4
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	9901      	ldr	r1, [sp, #4]
 8005000:	9800      	ldr	r0, [sp, #0]
 8005002:	9e08      	ldr	r6, [sp, #32]
 8005004:	3219      	adds	r2, #25
 8005006:	47b0      	blx	r6
 8005008:	1c43      	adds	r3, r0, #1
 800500a:	d1f0      	bne.n	8004fee <_printf_common+0x8a>
 800500c:	2001      	movs	r0, #1
 800500e:	4240      	negs	r0, r0
 8005010:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005012:	2030      	movs	r0, #48	; 0x30
 8005014:	18e1      	adds	r1, r4, r3
 8005016:	3143      	adds	r1, #67	; 0x43
 8005018:	7008      	strb	r0, [r1, #0]
 800501a:	0021      	movs	r1, r4
 800501c:	1c5a      	adds	r2, r3, #1
 800501e:	3145      	adds	r1, #69	; 0x45
 8005020:	7809      	ldrb	r1, [r1, #0]
 8005022:	18a2      	adds	r2, r4, r2
 8005024:	3243      	adds	r2, #67	; 0x43
 8005026:	3302      	adds	r3, #2
 8005028:	7011      	strb	r1, [r2, #0]
 800502a:	e7c1      	b.n	8004fb0 <_printf_common+0x4c>
 800502c:	0022      	movs	r2, r4
 800502e:	2301      	movs	r3, #1
 8005030:	9901      	ldr	r1, [sp, #4]
 8005032:	9800      	ldr	r0, [sp, #0]
 8005034:	9e08      	ldr	r6, [sp, #32]
 8005036:	321a      	adds	r2, #26
 8005038:	47b0      	blx	r6
 800503a:	1c43      	adds	r3, r0, #1
 800503c:	d0e6      	beq.n	800500c <_printf_common+0xa8>
 800503e:	3701      	adds	r7, #1
 8005040:	e7d1      	b.n	8004fe6 <_printf_common+0x82>
	...

08005044 <_printf_i>:
 8005044:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005046:	b08b      	sub	sp, #44	; 0x2c
 8005048:	9206      	str	r2, [sp, #24]
 800504a:	000a      	movs	r2, r1
 800504c:	3243      	adds	r2, #67	; 0x43
 800504e:	9307      	str	r3, [sp, #28]
 8005050:	9005      	str	r0, [sp, #20]
 8005052:	9204      	str	r2, [sp, #16]
 8005054:	7e0a      	ldrb	r2, [r1, #24]
 8005056:	000c      	movs	r4, r1
 8005058:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800505a:	2a78      	cmp	r2, #120	; 0x78
 800505c:	d807      	bhi.n	800506e <_printf_i+0x2a>
 800505e:	2a62      	cmp	r2, #98	; 0x62
 8005060:	d809      	bhi.n	8005076 <_printf_i+0x32>
 8005062:	2a00      	cmp	r2, #0
 8005064:	d100      	bne.n	8005068 <_printf_i+0x24>
 8005066:	e0c1      	b.n	80051ec <_printf_i+0x1a8>
 8005068:	2a58      	cmp	r2, #88	; 0x58
 800506a:	d100      	bne.n	800506e <_printf_i+0x2a>
 800506c:	e08c      	b.n	8005188 <_printf_i+0x144>
 800506e:	0026      	movs	r6, r4
 8005070:	3642      	adds	r6, #66	; 0x42
 8005072:	7032      	strb	r2, [r6, #0]
 8005074:	e022      	b.n	80050bc <_printf_i+0x78>
 8005076:	0010      	movs	r0, r2
 8005078:	3863      	subs	r0, #99	; 0x63
 800507a:	2815      	cmp	r0, #21
 800507c:	d8f7      	bhi.n	800506e <_printf_i+0x2a>
 800507e:	f7fb f849 	bl	8000114 <__gnu_thumb1_case_shi>
 8005082:	0016      	.short	0x0016
 8005084:	fff6001f 	.word	0xfff6001f
 8005088:	fff6fff6 	.word	0xfff6fff6
 800508c:	001ffff6 	.word	0x001ffff6
 8005090:	fff6fff6 	.word	0xfff6fff6
 8005094:	fff6fff6 	.word	0xfff6fff6
 8005098:	003600a8 	.word	0x003600a8
 800509c:	fff6009a 	.word	0xfff6009a
 80050a0:	00b9fff6 	.word	0x00b9fff6
 80050a4:	0036fff6 	.word	0x0036fff6
 80050a8:	fff6fff6 	.word	0xfff6fff6
 80050ac:	009e      	.short	0x009e
 80050ae:	0026      	movs	r6, r4
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	3642      	adds	r6, #66	; 0x42
 80050b4:	1d11      	adds	r1, r2, #4
 80050b6:	6019      	str	r1, [r3, #0]
 80050b8:	6813      	ldr	r3, [r2, #0]
 80050ba:	7033      	strb	r3, [r6, #0]
 80050bc:	2301      	movs	r3, #1
 80050be:	e0a7      	b.n	8005210 <_printf_i+0x1cc>
 80050c0:	6808      	ldr	r0, [r1, #0]
 80050c2:	6819      	ldr	r1, [r3, #0]
 80050c4:	1d0a      	adds	r2, r1, #4
 80050c6:	0605      	lsls	r5, r0, #24
 80050c8:	d50b      	bpl.n	80050e2 <_printf_i+0x9e>
 80050ca:	680d      	ldr	r5, [r1, #0]
 80050cc:	601a      	str	r2, [r3, #0]
 80050ce:	2d00      	cmp	r5, #0
 80050d0:	da03      	bge.n	80050da <_printf_i+0x96>
 80050d2:	232d      	movs	r3, #45	; 0x2d
 80050d4:	9a04      	ldr	r2, [sp, #16]
 80050d6:	426d      	negs	r5, r5
 80050d8:	7013      	strb	r3, [r2, #0]
 80050da:	4b61      	ldr	r3, [pc, #388]	; (8005260 <_printf_i+0x21c>)
 80050dc:	270a      	movs	r7, #10
 80050de:	9303      	str	r3, [sp, #12]
 80050e0:	e01b      	b.n	800511a <_printf_i+0xd6>
 80050e2:	680d      	ldr	r5, [r1, #0]
 80050e4:	601a      	str	r2, [r3, #0]
 80050e6:	0641      	lsls	r1, r0, #25
 80050e8:	d5f1      	bpl.n	80050ce <_printf_i+0x8a>
 80050ea:	b22d      	sxth	r5, r5
 80050ec:	e7ef      	b.n	80050ce <_printf_i+0x8a>
 80050ee:	680d      	ldr	r5, [r1, #0]
 80050f0:	6819      	ldr	r1, [r3, #0]
 80050f2:	1d08      	adds	r0, r1, #4
 80050f4:	6018      	str	r0, [r3, #0]
 80050f6:	062e      	lsls	r6, r5, #24
 80050f8:	d501      	bpl.n	80050fe <_printf_i+0xba>
 80050fa:	680d      	ldr	r5, [r1, #0]
 80050fc:	e003      	b.n	8005106 <_printf_i+0xc2>
 80050fe:	066d      	lsls	r5, r5, #25
 8005100:	d5fb      	bpl.n	80050fa <_printf_i+0xb6>
 8005102:	680d      	ldr	r5, [r1, #0]
 8005104:	b2ad      	uxth	r5, r5
 8005106:	4b56      	ldr	r3, [pc, #344]	; (8005260 <_printf_i+0x21c>)
 8005108:	2708      	movs	r7, #8
 800510a:	9303      	str	r3, [sp, #12]
 800510c:	2a6f      	cmp	r2, #111	; 0x6f
 800510e:	d000      	beq.n	8005112 <_printf_i+0xce>
 8005110:	3702      	adds	r7, #2
 8005112:	0023      	movs	r3, r4
 8005114:	2200      	movs	r2, #0
 8005116:	3343      	adds	r3, #67	; 0x43
 8005118:	701a      	strb	r2, [r3, #0]
 800511a:	6863      	ldr	r3, [r4, #4]
 800511c:	60a3      	str	r3, [r4, #8]
 800511e:	2b00      	cmp	r3, #0
 8005120:	db03      	blt.n	800512a <_printf_i+0xe6>
 8005122:	2204      	movs	r2, #4
 8005124:	6821      	ldr	r1, [r4, #0]
 8005126:	4391      	bics	r1, r2
 8005128:	6021      	str	r1, [r4, #0]
 800512a:	2d00      	cmp	r5, #0
 800512c:	d102      	bne.n	8005134 <_printf_i+0xf0>
 800512e:	9e04      	ldr	r6, [sp, #16]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d00c      	beq.n	800514e <_printf_i+0x10a>
 8005134:	9e04      	ldr	r6, [sp, #16]
 8005136:	0028      	movs	r0, r5
 8005138:	0039      	movs	r1, r7
 800513a:	f7fb f87b 	bl	8000234 <__aeabi_uidivmod>
 800513e:	9b03      	ldr	r3, [sp, #12]
 8005140:	3e01      	subs	r6, #1
 8005142:	5c5b      	ldrb	r3, [r3, r1]
 8005144:	7033      	strb	r3, [r6, #0]
 8005146:	002b      	movs	r3, r5
 8005148:	0005      	movs	r5, r0
 800514a:	429f      	cmp	r7, r3
 800514c:	d9f3      	bls.n	8005136 <_printf_i+0xf2>
 800514e:	2f08      	cmp	r7, #8
 8005150:	d109      	bne.n	8005166 <_printf_i+0x122>
 8005152:	6823      	ldr	r3, [r4, #0]
 8005154:	07db      	lsls	r3, r3, #31
 8005156:	d506      	bpl.n	8005166 <_printf_i+0x122>
 8005158:	6863      	ldr	r3, [r4, #4]
 800515a:	6922      	ldr	r2, [r4, #16]
 800515c:	4293      	cmp	r3, r2
 800515e:	dc02      	bgt.n	8005166 <_printf_i+0x122>
 8005160:	2330      	movs	r3, #48	; 0x30
 8005162:	3e01      	subs	r6, #1
 8005164:	7033      	strb	r3, [r6, #0]
 8005166:	9b04      	ldr	r3, [sp, #16]
 8005168:	1b9b      	subs	r3, r3, r6
 800516a:	6123      	str	r3, [r4, #16]
 800516c:	9b07      	ldr	r3, [sp, #28]
 800516e:	0021      	movs	r1, r4
 8005170:	9300      	str	r3, [sp, #0]
 8005172:	9805      	ldr	r0, [sp, #20]
 8005174:	9b06      	ldr	r3, [sp, #24]
 8005176:	aa09      	add	r2, sp, #36	; 0x24
 8005178:	f7ff fef4 	bl	8004f64 <_printf_common>
 800517c:	1c43      	adds	r3, r0, #1
 800517e:	d14c      	bne.n	800521a <_printf_i+0x1d6>
 8005180:	2001      	movs	r0, #1
 8005182:	4240      	negs	r0, r0
 8005184:	b00b      	add	sp, #44	; 0x2c
 8005186:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005188:	3145      	adds	r1, #69	; 0x45
 800518a:	700a      	strb	r2, [r1, #0]
 800518c:	4a34      	ldr	r2, [pc, #208]	; (8005260 <_printf_i+0x21c>)
 800518e:	9203      	str	r2, [sp, #12]
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	6821      	ldr	r1, [r4, #0]
 8005194:	ca20      	ldmia	r2!, {r5}
 8005196:	601a      	str	r2, [r3, #0]
 8005198:	0608      	lsls	r0, r1, #24
 800519a:	d516      	bpl.n	80051ca <_printf_i+0x186>
 800519c:	07cb      	lsls	r3, r1, #31
 800519e:	d502      	bpl.n	80051a6 <_printf_i+0x162>
 80051a0:	2320      	movs	r3, #32
 80051a2:	4319      	orrs	r1, r3
 80051a4:	6021      	str	r1, [r4, #0]
 80051a6:	2710      	movs	r7, #16
 80051a8:	2d00      	cmp	r5, #0
 80051aa:	d1b2      	bne.n	8005112 <_printf_i+0xce>
 80051ac:	2320      	movs	r3, #32
 80051ae:	6822      	ldr	r2, [r4, #0]
 80051b0:	439a      	bics	r2, r3
 80051b2:	6022      	str	r2, [r4, #0]
 80051b4:	e7ad      	b.n	8005112 <_printf_i+0xce>
 80051b6:	2220      	movs	r2, #32
 80051b8:	6809      	ldr	r1, [r1, #0]
 80051ba:	430a      	orrs	r2, r1
 80051bc:	6022      	str	r2, [r4, #0]
 80051be:	0022      	movs	r2, r4
 80051c0:	2178      	movs	r1, #120	; 0x78
 80051c2:	3245      	adds	r2, #69	; 0x45
 80051c4:	7011      	strb	r1, [r2, #0]
 80051c6:	4a27      	ldr	r2, [pc, #156]	; (8005264 <_printf_i+0x220>)
 80051c8:	e7e1      	b.n	800518e <_printf_i+0x14a>
 80051ca:	0648      	lsls	r0, r1, #25
 80051cc:	d5e6      	bpl.n	800519c <_printf_i+0x158>
 80051ce:	b2ad      	uxth	r5, r5
 80051d0:	e7e4      	b.n	800519c <_printf_i+0x158>
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	680d      	ldr	r5, [r1, #0]
 80051d6:	1d10      	adds	r0, r2, #4
 80051d8:	6949      	ldr	r1, [r1, #20]
 80051da:	6018      	str	r0, [r3, #0]
 80051dc:	6813      	ldr	r3, [r2, #0]
 80051de:	062e      	lsls	r6, r5, #24
 80051e0:	d501      	bpl.n	80051e6 <_printf_i+0x1a2>
 80051e2:	6019      	str	r1, [r3, #0]
 80051e4:	e002      	b.n	80051ec <_printf_i+0x1a8>
 80051e6:	066d      	lsls	r5, r5, #25
 80051e8:	d5fb      	bpl.n	80051e2 <_printf_i+0x19e>
 80051ea:	8019      	strh	r1, [r3, #0]
 80051ec:	2300      	movs	r3, #0
 80051ee:	9e04      	ldr	r6, [sp, #16]
 80051f0:	6123      	str	r3, [r4, #16]
 80051f2:	e7bb      	b.n	800516c <_printf_i+0x128>
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	1d11      	adds	r1, r2, #4
 80051f8:	6019      	str	r1, [r3, #0]
 80051fa:	6816      	ldr	r6, [r2, #0]
 80051fc:	2100      	movs	r1, #0
 80051fe:	0030      	movs	r0, r6
 8005200:	6862      	ldr	r2, [r4, #4]
 8005202:	f000 f831 	bl	8005268 <memchr>
 8005206:	2800      	cmp	r0, #0
 8005208:	d001      	beq.n	800520e <_printf_i+0x1ca>
 800520a:	1b80      	subs	r0, r0, r6
 800520c:	6060      	str	r0, [r4, #4]
 800520e:	6863      	ldr	r3, [r4, #4]
 8005210:	6123      	str	r3, [r4, #16]
 8005212:	2300      	movs	r3, #0
 8005214:	9a04      	ldr	r2, [sp, #16]
 8005216:	7013      	strb	r3, [r2, #0]
 8005218:	e7a8      	b.n	800516c <_printf_i+0x128>
 800521a:	6923      	ldr	r3, [r4, #16]
 800521c:	0032      	movs	r2, r6
 800521e:	9906      	ldr	r1, [sp, #24]
 8005220:	9805      	ldr	r0, [sp, #20]
 8005222:	9d07      	ldr	r5, [sp, #28]
 8005224:	47a8      	blx	r5
 8005226:	1c43      	adds	r3, r0, #1
 8005228:	d0aa      	beq.n	8005180 <_printf_i+0x13c>
 800522a:	6823      	ldr	r3, [r4, #0]
 800522c:	079b      	lsls	r3, r3, #30
 800522e:	d415      	bmi.n	800525c <_printf_i+0x218>
 8005230:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005232:	68e0      	ldr	r0, [r4, #12]
 8005234:	4298      	cmp	r0, r3
 8005236:	daa5      	bge.n	8005184 <_printf_i+0x140>
 8005238:	0018      	movs	r0, r3
 800523a:	e7a3      	b.n	8005184 <_printf_i+0x140>
 800523c:	0022      	movs	r2, r4
 800523e:	2301      	movs	r3, #1
 8005240:	9906      	ldr	r1, [sp, #24]
 8005242:	9805      	ldr	r0, [sp, #20]
 8005244:	9e07      	ldr	r6, [sp, #28]
 8005246:	3219      	adds	r2, #25
 8005248:	47b0      	blx	r6
 800524a:	1c43      	adds	r3, r0, #1
 800524c:	d098      	beq.n	8005180 <_printf_i+0x13c>
 800524e:	3501      	adds	r5, #1
 8005250:	68e3      	ldr	r3, [r4, #12]
 8005252:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005254:	1a9b      	subs	r3, r3, r2
 8005256:	42ab      	cmp	r3, r5
 8005258:	dcf0      	bgt.n	800523c <_printf_i+0x1f8>
 800525a:	e7e9      	b.n	8005230 <_printf_i+0x1ec>
 800525c:	2500      	movs	r5, #0
 800525e:	e7f7      	b.n	8005250 <_printf_i+0x20c>
 8005260:	080055e9 	.word	0x080055e9
 8005264:	080055fa 	.word	0x080055fa

08005268 <memchr>:
 8005268:	b2c9      	uxtb	r1, r1
 800526a:	1882      	adds	r2, r0, r2
 800526c:	4290      	cmp	r0, r2
 800526e:	d101      	bne.n	8005274 <memchr+0xc>
 8005270:	2000      	movs	r0, #0
 8005272:	4770      	bx	lr
 8005274:	7803      	ldrb	r3, [r0, #0]
 8005276:	428b      	cmp	r3, r1
 8005278:	d0fb      	beq.n	8005272 <memchr+0xa>
 800527a:	3001      	adds	r0, #1
 800527c:	e7f6      	b.n	800526c <memchr+0x4>

0800527e <memmove>:
 800527e:	b510      	push	{r4, lr}
 8005280:	4288      	cmp	r0, r1
 8005282:	d902      	bls.n	800528a <memmove+0xc>
 8005284:	188b      	adds	r3, r1, r2
 8005286:	4298      	cmp	r0, r3
 8005288:	d303      	bcc.n	8005292 <memmove+0x14>
 800528a:	2300      	movs	r3, #0
 800528c:	e007      	b.n	800529e <memmove+0x20>
 800528e:	5c8b      	ldrb	r3, [r1, r2]
 8005290:	5483      	strb	r3, [r0, r2]
 8005292:	3a01      	subs	r2, #1
 8005294:	d2fb      	bcs.n	800528e <memmove+0x10>
 8005296:	bd10      	pop	{r4, pc}
 8005298:	5ccc      	ldrb	r4, [r1, r3]
 800529a:	54c4      	strb	r4, [r0, r3]
 800529c:	3301      	adds	r3, #1
 800529e:	429a      	cmp	r2, r3
 80052a0:	d1fa      	bne.n	8005298 <memmove+0x1a>
 80052a2:	e7f8      	b.n	8005296 <memmove+0x18>

080052a4 <_free_r>:
 80052a4:	b570      	push	{r4, r5, r6, lr}
 80052a6:	0005      	movs	r5, r0
 80052a8:	2900      	cmp	r1, #0
 80052aa:	d010      	beq.n	80052ce <_free_r+0x2a>
 80052ac:	1f0c      	subs	r4, r1, #4
 80052ae:	6823      	ldr	r3, [r4, #0]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	da00      	bge.n	80052b6 <_free_r+0x12>
 80052b4:	18e4      	adds	r4, r4, r3
 80052b6:	0028      	movs	r0, r5
 80052b8:	f000 f918 	bl	80054ec <__malloc_lock>
 80052bc:	4a1d      	ldr	r2, [pc, #116]	; (8005334 <_free_r+0x90>)
 80052be:	6813      	ldr	r3, [r2, #0]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d105      	bne.n	80052d0 <_free_r+0x2c>
 80052c4:	6063      	str	r3, [r4, #4]
 80052c6:	6014      	str	r4, [r2, #0]
 80052c8:	0028      	movs	r0, r5
 80052ca:	f000 f917 	bl	80054fc <__malloc_unlock>
 80052ce:	bd70      	pop	{r4, r5, r6, pc}
 80052d0:	42a3      	cmp	r3, r4
 80052d2:	d908      	bls.n	80052e6 <_free_r+0x42>
 80052d4:	6821      	ldr	r1, [r4, #0]
 80052d6:	1860      	adds	r0, r4, r1
 80052d8:	4283      	cmp	r3, r0
 80052da:	d1f3      	bne.n	80052c4 <_free_r+0x20>
 80052dc:	6818      	ldr	r0, [r3, #0]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	1841      	adds	r1, r0, r1
 80052e2:	6021      	str	r1, [r4, #0]
 80052e4:	e7ee      	b.n	80052c4 <_free_r+0x20>
 80052e6:	001a      	movs	r2, r3
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d001      	beq.n	80052f2 <_free_r+0x4e>
 80052ee:	42a3      	cmp	r3, r4
 80052f0:	d9f9      	bls.n	80052e6 <_free_r+0x42>
 80052f2:	6811      	ldr	r1, [r2, #0]
 80052f4:	1850      	adds	r0, r2, r1
 80052f6:	42a0      	cmp	r0, r4
 80052f8:	d10b      	bne.n	8005312 <_free_r+0x6e>
 80052fa:	6820      	ldr	r0, [r4, #0]
 80052fc:	1809      	adds	r1, r1, r0
 80052fe:	1850      	adds	r0, r2, r1
 8005300:	6011      	str	r1, [r2, #0]
 8005302:	4283      	cmp	r3, r0
 8005304:	d1e0      	bne.n	80052c8 <_free_r+0x24>
 8005306:	6818      	ldr	r0, [r3, #0]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	1841      	adds	r1, r0, r1
 800530c:	6011      	str	r1, [r2, #0]
 800530e:	6053      	str	r3, [r2, #4]
 8005310:	e7da      	b.n	80052c8 <_free_r+0x24>
 8005312:	42a0      	cmp	r0, r4
 8005314:	d902      	bls.n	800531c <_free_r+0x78>
 8005316:	230c      	movs	r3, #12
 8005318:	602b      	str	r3, [r5, #0]
 800531a:	e7d5      	b.n	80052c8 <_free_r+0x24>
 800531c:	6821      	ldr	r1, [r4, #0]
 800531e:	1860      	adds	r0, r4, r1
 8005320:	4283      	cmp	r3, r0
 8005322:	d103      	bne.n	800532c <_free_r+0x88>
 8005324:	6818      	ldr	r0, [r3, #0]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	1841      	adds	r1, r0, r1
 800532a:	6021      	str	r1, [r4, #0]
 800532c:	6063      	str	r3, [r4, #4]
 800532e:	6054      	str	r4, [r2, #4]
 8005330:	e7ca      	b.n	80052c8 <_free_r+0x24>
 8005332:	46c0      	nop			; (mov r8, r8)
 8005334:	200003cc 	.word	0x200003cc

08005338 <sbrk_aligned>:
 8005338:	b570      	push	{r4, r5, r6, lr}
 800533a:	4e0f      	ldr	r6, [pc, #60]	; (8005378 <sbrk_aligned+0x40>)
 800533c:	000d      	movs	r5, r1
 800533e:	6831      	ldr	r1, [r6, #0]
 8005340:	0004      	movs	r4, r0
 8005342:	2900      	cmp	r1, #0
 8005344:	d102      	bne.n	800534c <sbrk_aligned+0x14>
 8005346:	f000 f8bf 	bl	80054c8 <_sbrk_r>
 800534a:	6030      	str	r0, [r6, #0]
 800534c:	0029      	movs	r1, r5
 800534e:	0020      	movs	r0, r4
 8005350:	f000 f8ba 	bl	80054c8 <_sbrk_r>
 8005354:	1c43      	adds	r3, r0, #1
 8005356:	d00a      	beq.n	800536e <sbrk_aligned+0x36>
 8005358:	2303      	movs	r3, #3
 800535a:	1cc5      	adds	r5, r0, #3
 800535c:	439d      	bics	r5, r3
 800535e:	42a8      	cmp	r0, r5
 8005360:	d007      	beq.n	8005372 <sbrk_aligned+0x3a>
 8005362:	1a29      	subs	r1, r5, r0
 8005364:	0020      	movs	r0, r4
 8005366:	f000 f8af 	bl	80054c8 <_sbrk_r>
 800536a:	1c43      	adds	r3, r0, #1
 800536c:	d101      	bne.n	8005372 <sbrk_aligned+0x3a>
 800536e:	2501      	movs	r5, #1
 8005370:	426d      	negs	r5, r5
 8005372:	0028      	movs	r0, r5
 8005374:	bd70      	pop	{r4, r5, r6, pc}
 8005376:	46c0      	nop			; (mov r8, r8)
 8005378:	200003d0 	.word	0x200003d0

0800537c <_malloc_r>:
 800537c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800537e:	2203      	movs	r2, #3
 8005380:	1ccb      	adds	r3, r1, #3
 8005382:	4393      	bics	r3, r2
 8005384:	3308      	adds	r3, #8
 8005386:	0006      	movs	r6, r0
 8005388:	001f      	movs	r7, r3
 800538a:	2b0c      	cmp	r3, #12
 800538c:	d232      	bcs.n	80053f4 <_malloc_r+0x78>
 800538e:	270c      	movs	r7, #12
 8005390:	42b9      	cmp	r1, r7
 8005392:	d831      	bhi.n	80053f8 <_malloc_r+0x7c>
 8005394:	0030      	movs	r0, r6
 8005396:	f000 f8a9 	bl	80054ec <__malloc_lock>
 800539a:	4d32      	ldr	r5, [pc, #200]	; (8005464 <_malloc_r+0xe8>)
 800539c:	682b      	ldr	r3, [r5, #0]
 800539e:	001c      	movs	r4, r3
 80053a0:	2c00      	cmp	r4, #0
 80053a2:	d12e      	bne.n	8005402 <_malloc_r+0x86>
 80053a4:	0039      	movs	r1, r7
 80053a6:	0030      	movs	r0, r6
 80053a8:	f7ff ffc6 	bl	8005338 <sbrk_aligned>
 80053ac:	0004      	movs	r4, r0
 80053ae:	1c43      	adds	r3, r0, #1
 80053b0:	d11e      	bne.n	80053f0 <_malloc_r+0x74>
 80053b2:	682c      	ldr	r4, [r5, #0]
 80053b4:	0025      	movs	r5, r4
 80053b6:	2d00      	cmp	r5, #0
 80053b8:	d14a      	bne.n	8005450 <_malloc_r+0xd4>
 80053ba:	6823      	ldr	r3, [r4, #0]
 80053bc:	0029      	movs	r1, r5
 80053be:	18e3      	adds	r3, r4, r3
 80053c0:	0030      	movs	r0, r6
 80053c2:	9301      	str	r3, [sp, #4]
 80053c4:	f000 f880 	bl	80054c8 <_sbrk_r>
 80053c8:	9b01      	ldr	r3, [sp, #4]
 80053ca:	4283      	cmp	r3, r0
 80053cc:	d143      	bne.n	8005456 <_malloc_r+0xda>
 80053ce:	6823      	ldr	r3, [r4, #0]
 80053d0:	3703      	adds	r7, #3
 80053d2:	1aff      	subs	r7, r7, r3
 80053d4:	2303      	movs	r3, #3
 80053d6:	439f      	bics	r7, r3
 80053d8:	3708      	adds	r7, #8
 80053da:	2f0c      	cmp	r7, #12
 80053dc:	d200      	bcs.n	80053e0 <_malloc_r+0x64>
 80053de:	270c      	movs	r7, #12
 80053e0:	0039      	movs	r1, r7
 80053e2:	0030      	movs	r0, r6
 80053e4:	f7ff ffa8 	bl	8005338 <sbrk_aligned>
 80053e8:	1c43      	adds	r3, r0, #1
 80053ea:	d034      	beq.n	8005456 <_malloc_r+0xda>
 80053ec:	6823      	ldr	r3, [r4, #0]
 80053ee:	19df      	adds	r7, r3, r7
 80053f0:	6027      	str	r7, [r4, #0]
 80053f2:	e013      	b.n	800541c <_malloc_r+0xa0>
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	dacb      	bge.n	8005390 <_malloc_r+0x14>
 80053f8:	230c      	movs	r3, #12
 80053fa:	2500      	movs	r5, #0
 80053fc:	6033      	str	r3, [r6, #0]
 80053fe:	0028      	movs	r0, r5
 8005400:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005402:	6822      	ldr	r2, [r4, #0]
 8005404:	1bd1      	subs	r1, r2, r7
 8005406:	d420      	bmi.n	800544a <_malloc_r+0xce>
 8005408:	290b      	cmp	r1, #11
 800540a:	d917      	bls.n	800543c <_malloc_r+0xc0>
 800540c:	19e2      	adds	r2, r4, r7
 800540e:	6027      	str	r7, [r4, #0]
 8005410:	42a3      	cmp	r3, r4
 8005412:	d111      	bne.n	8005438 <_malloc_r+0xbc>
 8005414:	602a      	str	r2, [r5, #0]
 8005416:	6863      	ldr	r3, [r4, #4]
 8005418:	6011      	str	r1, [r2, #0]
 800541a:	6053      	str	r3, [r2, #4]
 800541c:	0030      	movs	r0, r6
 800541e:	0025      	movs	r5, r4
 8005420:	f000 f86c 	bl	80054fc <__malloc_unlock>
 8005424:	2207      	movs	r2, #7
 8005426:	350b      	adds	r5, #11
 8005428:	1d23      	adds	r3, r4, #4
 800542a:	4395      	bics	r5, r2
 800542c:	1aea      	subs	r2, r5, r3
 800542e:	429d      	cmp	r5, r3
 8005430:	d0e5      	beq.n	80053fe <_malloc_r+0x82>
 8005432:	1b5b      	subs	r3, r3, r5
 8005434:	50a3      	str	r3, [r4, r2]
 8005436:	e7e2      	b.n	80053fe <_malloc_r+0x82>
 8005438:	605a      	str	r2, [r3, #4]
 800543a:	e7ec      	b.n	8005416 <_malloc_r+0x9a>
 800543c:	6862      	ldr	r2, [r4, #4]
 800543e:	42a3      	cmp	r3, r4
 8005440:	d101      	bne.n	8005446 <_malloc_r+0xca>
 8005442:	602a      	str	r2, [r5, #0]
 8005444:	e7ea      	b.n	800541c <_malloc_r+0xa0>
 8005446:	605a      	str	r2, [r3, #4]
 8005448:	e7e8      	b.n	800541c <_malloc_r+0xa0>
 800544a:	0023      	movs	r3, r4
 800544c:	6864      	ldr	r4, [r4, #4]
 800544e:	e7a7      	b.n	80053a0 <_malloc_r+0x24>
 8005450:	002c      	movs	r4, r5
 8005452:	686d      	ldr	r5, [r5, #4]
 8005454:	e7af      	b.n	80053b6 <_malloc_r+0x3a>
 8005456:	230c      	movs	r3, #12
 8005458:	0030      	movs	r0, r6
 800545a:	6033      	str	r3, [r6, #0]
 800545c:	f000 f84e 	bl	80054fc <__malloc_unlock>
 8005460:	e7cd      	b.n	80053fe <_malloc_r+0x82>
 8005462:	46c0      	nop			; (mov r8, r8)
 8005464:	200003cc 	.word	0x200003cc

08005468 <_realloc_r>:
 8005468:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800546a:	0007      	movs	r7, r0
 800546c:	000e      	movs	r6, r1
 800546e:	0014      	movs	r4, r2
 8005470:	2900      	cmp	r1, #0
 8005472:	d105      	bne.n	8005480 <_realloc_r+0x18>
 8005474:	0011      	movs	r1, r2
 8005476:	f7ff ff81 	bl	800537c <_malloc_r>
 800547a:	0005      	movs	r5, r0
 800547c:	0028      	movs	r0, r5
 800547e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005480:	2a00      	cmp	r2, #0
 8005482:	d103      	bne.n	800548c <_realloc_r+0x24>
 8005484:	f7ff ff0e 	bl	80052a4 <_free_r>
 8005488:	0025      	movs	r5, r4
 800548a:	e7f7      	b.n	800547c <_realloc_r+0x14>
 800548c:	f000 f83e 	bl	800550c <_malloc_usable_size_r>
 8005490:	9001      	str	r0, [sp, #4]
 8005492:	4284      	cmp	r4, r0
 8005494:	d803      	bhi.n	800549e <_realloc_r+0x36>
 8005496:	0035      	movs	r5, r6
 8005498:	0843      	lsrs	r3, r0, #1
 800549a:	42a3      	cmp	r3, r4
 800549c:	d3ee      	bcc.n	800547c <_realloc_r+0x14>
 800549e:	0021      	movs	r1, r4
 80054a0:	0038      	movs	r0, r7
 80054a2:	f7ff ff6b 	bl	800537c <_malloc_r>
 80054a6:	1e05      	subs	r5, r0, #0
 80054a8:	d0e8      	beq.n	800547c <_realloc_r+0x14>
 80054aa:	9b01      	ldr	r3, [sp, #4]
 80054ac:	0022      	movs	r2, r4
 80054ae:	429c      	cmp	r4, r3
 80054b0:	d900      	bls.n	80054b4 <_realloc_r+0x4c>
 80054b2:	001a      	movs	r2, r3
 80054b4:	0031      	movs	r1, r6
 80054b6:	0028      	movs	r0, r5
 80054b8:	f7ff fbae 	bl	8004c18 <memcpy>
 80054bc:	0031      	movs	r1, r6
 80054be:	0038      	movs	r0, r7
 80054c0:	f7ff fef0 	bl	80052a4 <_free_r>
 80054c4:	e7da      	b.n	800547c <_realloc_r+0x14>
	...

080054c8 <_sbrk_r>:
 80054c8:	2300      	movs	r3, #0
 80054ca:	b570      	push	{r4, r5, r6, lr}
 80054cc:	4d06      	ldr	r5, [pc, #24]	; (80054e8 <_sbrk_r+0x20>)
 80054ce:	0004      	movs	r4, r0
 80054d0:	0008      	movs	r0, r1
 80054d2:	602b      	str	r3, [r5, #0]
 80054d4:	f7fb fc6e 	bl	8000db4 <_sbrk>
 80054d8:	1c43      	adds	r3, r0, #1
 80054da:	d103      	bne.n	80054e4 <_sbrk_r+0x1c>
 80054dc:	682b      	ldr	r3, [r5, #0]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d000      	beq.n	80054e4 <_sbrk_r+0x1c>
 80054e2:	6023      	str	r3, [r4, #0]
 80054e4:	bd70      	pop	{r4, r5, r6, pc}
 80054e6:	46c0      	nop			; (mov r8, r8)
 80054e8:	200003d4 	.word	0x200003d4

080054ec <__malloc_lock>:
 80054ec:	b510      	push	{r4, lr}
 80054ee:	4802      	ldr	r0, [pc, #8]	; (80054f8 <__malloc_lock+0xc>)
 80054f0:	f000 f814 	bl	800551c <__retarget_lock_acquire_recursive>
 80054f4:	bd10      	pop	{r4, pc}
 80054f6:	46c0      	nop			; (mov r8, r8)
 80054f8:	200003d8 	.word	0x200003d8

080054fc <__malloc_unlock>:
 80054fc:	b510      	push	{r4, lr}
 80054fe:	4802      	ldr	r0, [pc, #8]	; (8005508 <__malloc_unlock+0xc>)
 8005500:	f000 f80d 	bl	800551e <__retarget_lock_release_recursive>
 8005504:	bd10      	pop	{r4, pc}
 8005506:	46c0      	nop			; (mov r8, r8)
 8005508:	200003d8 	.word	0x200003d8

0800550c <_malloc_usable_size_r>:
 800550c:	1f0b      	subs	r3, r1, #4
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	1f18      	subs	r0, r3, #4
 8005512:	2b00      	cmp	r3, #0
 8005514:	da01      	bge.n	800551a <_malloc_usable_size_r+0xe>
 8005516:	580b      	ldr	r3, [r1, r0]
 8005518:	18c0      	adds	r0, r0, r3
 800551a:	4770      	bx	lr

0800551c <__retarget_lock_acquire_recursive>:
 800551c:	4770      	bx	lr

0800551e <__retarget_lock_release_recursive>:
 800551e:	4770      	bx	lr

08005520 <_init>:
 8005520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005522:	46c0      	nop			; (mov r8, r8)
 8005524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005526:	bc08      	pop	{r3}
 8005528:	469e      	mov	lr, r3
 800552a:	4770      	bx	lr

0800552c <_fini>:
 800552c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800552e:	46c0      	nop			; (mov r8, r8)
 8005530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005532:	bc08      	pop	{r3}
 8005534:	469e      	mov	lr, r3
 8005536:	4770      	bx	lr
