{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711376051298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711376051298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 17:14:11 2024 " "Processing started: Mon Mar 25 17:14:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711376051298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711376051298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ComplexCPU -c ComplexCPU --convert_bdf_to_verilog=\"C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off ComplexCPU -c ComplexCPU --convert_bdf_to_verilog=\"C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711376051298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711376051528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711376051528 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711376051548 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst3 " "Primitive \"GND\" of instance \"inst3\" not used" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/toplevel.bdf" { { 304 976 1008 336 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Design Software" 0 -1 1711376051570 ""}
{ "Warning" "WGDFX_COMPONENT_IS_NOT_INSTANTIATED" "CPU_latchN Verilog " "Component \"CPU_latchN\" is not instantiated in the \"Verilog\" design because none of its input ports or output ports are connected." {  } { { "toplevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/toplevel.bdf" { { 216 1064 1232 328 "inst12" "" } } } }  } 0 275017 "Component \"%1!s!\" is not instantiated in the \"%2!s!\" design because none of its input ports or output ports are connected." 0 0 "Design Software" 0 -1 1711376051570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 2 s Quartus Prime " "Quartus Prime Create Verilog File was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711376051589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 17:14:11 2024 " "Processing ended: Mon Mar 25 17:14:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711376051589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711376051589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711376051589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711376051589 ""}
