<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
FTCPE_oLED0: FTCPE port map (oLED(0),oLED_T(0),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;oLED_T(0) <= ((NOT sr_counter(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP12_.EXP));
</td></tr><tr><td>
FTCPE_oLED1: FTCPE port map (oLED(1),oLED_T(1),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;oLED_T(1) <= ((NOT sr_counter(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_led(0).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (oLED(0) AND oLED(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT oLED(0) AND NOT oLED(1)));
</td></tr><tr><td>
FTCPE_oLED2: FTCPE port map (oLED(2),oLED_T(2),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;oLED_T(2) <= ((NOT sr_counter(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_led(1).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_led(3).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (oLED(1) AND oLED(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT oLED(1) AND NOT oLED(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(10) AND NOT sr_counter(11) AND NOT sr_counter(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sr_counter(13) AND NOT sr_counter(14)));
</td></tr><tr><td>
FTCPE_oLED3: FTCPE port map (oLED(3),oLED_T(3),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;oLED_T(3) <= ((NOT sr_counter(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP13_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (oLED(2) AND oLED(3)));
</td></tr><tr><td>
FDCPE_sr_counter0: FDCPE port map (sr_counter(0),sr_counter_D(0),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr_counter_D(0) <= ((sr_counter(16).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(0) AND NOT sr_counter(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(0) AND NOT sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(0) AND NOT sr_counter(10) AND NOT sr_counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sr_counter(12) AND NOT sr_counter(13) AND NOT sr_counter(14)));
</td></tr><tr><td>
FDCPE_sr_counter1: FDCPE port map (sr_counter(1),sr_counter_D(1),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr_counter_D(1) <= ((EXP14_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(0) AND sr_counter(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(0) AND NOT sr_counter(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(12) AND sr_counter(15) AND sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(13) AND sr_counter(15) AND sr_counter(16)));
</td></tr><tr><td>
FDCPE_sr_counter2: FDCPE port map (sr_counter(2),sr_counter_D(2),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr_counter_D(2) <= ((EXP8_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(0) AND NOT sr_counter(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(1) AND NOT sr_counter(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(12) AND sr_counter(15) AND sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(13) AND sr_counter(15) AND sr_counter(16)));
</td></tr><tr><td>
FDCPE_sr_counter3: FDCPE port map (sr_counter(3),sr_counter_D(3),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr_counter_D(3) <= ((EXP4_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP5_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(0) AND NOT sr_counter(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(1) AND NOT sr_counter(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(2) AND NOT sr_counter(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(12) AND sr_counter(15) AND sr_counter(16)));
</td></tr><tr><td>
FDCPE_sr_counter4: FDCPE port map (sr_counter(4),sr_counter_D(4),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr_counter_D(4) <= ((EXP11_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(0) AND NOT sr_counter(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(1) AND NOT sr_counter(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(2) AND NOT sr_counter(4)));
</td></tr><tr><td>
FTCPE_sr_counter5: FTCPE port map (sr_counter(5),sr_counter_T(5),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr_counter_T(5) <= ((sr_counter(7).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP18_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(12) AND sr_counter(15) AND sr_counter(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(13) AND sr_counter(15) AND sr_counter(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(14) AND sr_counter(15) AND sr_counter(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(10) AND sr_counter(15) AND sr_counter(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(7) AND sr_counter(9) AND sr_counter(16)));
</td></tr><tr><td>
FTCPE_sr_counter6: FTCPE port map (sr_counter(6),sr_counter_T(6),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr_counter_T(6) <= ((EXP16_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16)));
</td></tr><tr><td>
FTCPE_sr_counter7: FTCPE port map (sr_counter(7),sr_counter_T(7),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr_counter_T(7) <= ((EXP17_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(12) AND sr_counter(15) AND sr_counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(13) AND sr_counter(15) AND sr_counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16)));
</td></tr><tr><td>
FTCPE_sr_counter8: FTCPE port map (sr_counter(8),sr_counter_T(8),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr_counter_T(8) <= ((sr_counter(15).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(12) AND sr_counter(15) AND sr_counter(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(13) AND sr_counter(15) AND sr_counter(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(14) AND sr_counter(15) AND sr_counter(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(10) AND sr_counter(15) AND sr_counter(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(9) AND sr_counter(16)));
</td></tr><tr><td>
FTCPE_sr_counter9: FTCPE port map (sr_counter(9),sr_counter_T(9),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr_counter_T(9) <= ((EXP7_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(12) AND sr_counter(15) AND sr_counter(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(13) AND sr_counter(15) AND sr_counter(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(14) AND sr_counter(15) AND sr_counter(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(10) AND sr_counter(15) AND sr_counter(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(9) AND sr_counter(16)));
</td></tr><tr><td>
FTCPE_sr_counter10: FTCPE port map (sr_counter(10),sr_counter_T(10),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr_counter_T(10) <= ((EXP9_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(10) AND sr_counter(11) AND sr_counter(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(10) AND sr_counter(12) AND sr_counter(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(10) AND sr_counter(13) AND sr_counter(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(10) AND sr_counter(14) AND sr_counter(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(10) AND sr_counter(15) AND sr_counter(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(9) AND sr_counter(16)));
</td></tr><tr><td>
FTCPE_sr_counter11: FTCPE port map (sr_counter(11),sr_counter_T(11),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr_counter_T(11) <= ((sr_counter(12).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(11) AND sr_counter(15) AND sr_counter(16)));
</td></tr><tr><td>
FTCPE_sr_counter12: FTCPE port map (sr_counter(12),sr_counter_T(12),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr_counter_T(12) <= ((sr_counter(12) AND sr_counter(15) AND sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(0) AND sr_counter(10) AND sr_counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sr_counter(15) AND sr_counter(5) AND sr_counter(6) AND sr_counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(8) AND sr_counter(9) AND sr_counter(1) AND sr_counter(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(3) AND sr_counter(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(0) AND sr_counter(10) AND sr_counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(5) AND sr_counter(6) AND sr_counter(7) AND sr_counter(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(9) AND NOT sr_counter(16) AND sr_counter(1) AND sr_counter(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(3) AND sr_counter(4)));
</td></tr><tr><td>
FTCPE_sr_counter13: FTCPE port map (sr_counter(13),sr_counter_T(13),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr_counter_T(13) <= ((sr_counter(13) AND sr_counter(15) AND sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(0) AND sr_counter(10) AND sr_counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(12) AND NOT sr_counter(15) AND sr_counter(5) AND sr_counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(7) AND sr_counter(8) AND sr_counter(9) AND sr_counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(2) AND sr_counter(3) AND sr_counter(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(0) AND sr_counter(10) AND sr_counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(12) AND sr_counter(5) AND sr_counter(6) AND sr_counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(8) AND sr_counter(9) AND NOT sr_counter(16) AND sr_counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(2) AND sr_counter(3) AND sr_counter(4)));
</td></tr><tr><td>
FTCPE_sr_counter14: FTCPE port map (sr_counter(14),sr_counter_T(14),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr_counter_T(14) <= ((sr_counter(14) AND sr_counter(15) AND sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(0) AND sr_counter(10) AND sr_counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(12) AND sr_counter(13) AND NOT sr_counter(15) AND sr_counter(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(6) AND sr_counter(7) AND sr_counter(8) AND sr_counter(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(1) AND sr_counter(2) AND sr_counter(3) AND sr_counter(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(0) AND sr_counter(10) AND sr_counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(12) AND sr_counter(13) AND sr_counter(5) AND sr_counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(7) AND sr_counter(8) AND sr_counter(9) AND NOT sr_counter(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(1) AND sr_counter(2) AND sr_counter(3) AND sr_counter(4)));
</td></tr><tr><td>
FTCPE_sr_counter15: FTCPE port map (sr_counter(15),sr_counter_T(15),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr_counter_T(15) <= ((EXP6_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sr_counter(0) AND sr_counter(10) AND sr_counter(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(12) AND sr_counter(13) AND sr_counter(14) AND sr_counter(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(6) AND sr_counter(7) AND sr_counter(8) AND sr_counter(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sr_counter(1) AND sr_counter(2) AND sr_counter(3) AND sr_counter(4)));
</td></tr><tr><td>
FDCPE_sr_counter16: FDCPE port map (sr_counter(16),sr_counter_D(16),iCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sr_counter_D(16) <= ((sr_counter(11).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(15) AND sr_counter(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sr_counter(11) AND NOT sr_counter(12) AND NOT sr_counter(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sr_counter(14) AND NOT sr_counter(9) AND sr_counter(16)));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
