ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"BRAKE_ADC_theACLK.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.BRAKE_ADC_theACLK_Start,"ax",%progbits
  19              		.align	2
  20              		.global	BRAKE_ADC_theACLK_Start
  21              		.thumb
  22              		.thumb_func
  23              		.type	BRAKE_ADC_theACLK_Start, %function
  24              	BRAKE_ADC_theACLK_Start:
  25              	.LFB0:
  26              		.file 1 ".\\Generated_Source\\PSoC5\\BRAKE_ADC_theACLK.c"
   1:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * File Name: BRAKE_ADC_theACLK.c
   3:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Version 2.20
   4:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
   5:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Description:
   6:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
   8:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Note:
   9:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  10:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
  16:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  17:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #include "BRAKE_ADC_theACLK.h"
  19:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  20:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  27:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  29:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  30:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_Start
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 2


  32:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  34:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
  35:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  "Start on Reset" option is enabled in the DWR.
  37:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  38:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
  39:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
  40:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  41:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
  42:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
  43:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  44:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
  45:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_Start(void) 
  46:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
  27              		.loc 1 46 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  47:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     /* Set the bit to enable the clock. */
  48:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     BRAKE_ADC_theACLK_CLKEN |= BRAKE_ADC_theACLK_CLKEN_MASK;
  32              		.loc 1 48 0
  33 0000 054A     		ldr	r2, .L2
  34 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  35 0004 43F00103 		orr	r3, r3, #1
  36 0008 1370     		strb	r3, [r2]
  49:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 	BRAKE_ADC_theACLK_CLKSTBY |= BRAKE_ADC_theACLK_CLKSTBY_MASK;
  37              		.loc 1 49 0
  38 000a 1032     		adds	r2, r2, #16
  39 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  40 000e 43F00103 		orr	r3, r3, #1
  41 0012 1370     		strb	r3, [r2]
  42 0014 7047     		bx	lr
  43              	.L3:
  44 0016 00BF     		.align	2
  45              	.L2:
  46 0018 A1430040 		.word	1073759137
  47              		.cfi_endproc
  48              	.LFE0:
  49              		.size	BRAKE_ADC_theACLK_Start, .-BRAKE_ADC_theACLK_Start
  50              		.section	.text.BRAKE_ADC_theACLK_Stop,"ax",%progbits
  51              		.align	2
  52              		.global	BRAKE_ADC_theACLK_Stop
  53              		.thumb
  54              		.thumb_func
  55              		.type	BRAKE_ADC_theACLK_Stop, %function
  56              	BRAKE_ADC_theACLK_Stop:
  57              	.LFB1:
  50:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
  51:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  52:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  53:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
  54:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_Stop
  55:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
  56:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  57:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 3


  58:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Stops the clock and returns immediately. This API does not require the
  59:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  source clock to be running but may return before the hardware is actually
  60:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  disabled. If the settings of the clock are changed after calling this
  61:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  glitch, use the StopBlock function.
  63:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  64:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
  65:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
  66:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  67:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
  68:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
  69:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  70:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
  71:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_Stop(void) 
  72:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
  58              		.loc 1 72 0
  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
  73:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     /* Clear the bit to disable the clock. */
  74:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     BRAKE_ADC_theACLK_CLKEN &= (uint8)(~BRAKE_ADC_theACLK_CLKEN_MASK);
  63              		.loc 1 74 0
  64 0000 054A     		ldr	r2, .L5
  65 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  66 0004 03F0FE03 		and	r3, r3, #254
  67 0008 1370     		strb	r3, [r2]
  75:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 	BRAKE_ADC_theACLK_CLKSTBY &= (uint8)(~BRAKE_ADC_theACLK_CLKSTBY_MASK);
  68              		.loc 1 75 0
  69 000a 1032     		adds	r2, r2, #16
  70 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  71 000e 03F0FE03 		and	r3, r3, #254
  72 0012 1370     		strb	r3, [r2]
  73 0014 7047     		bx	lr
  74              	.L6:
  75 0016 00BF     		.align	2
  76              	.L5:
  77 0018 A1430040 		.word	1073759137
  78              		.cfi_endproc
  79              	.LFE1:
  80              		.size	BRAKE_ADC_theACLK_Stop, .-BRAKE_ADC_theACLK_Stop
  81              		.section	.text.BRAKE_ADC_theACLK_StopBlock,"ax",%progbits
  82              		.align	2
  83              		.global	BRAKE_ADC_theACLK_StopBlock
  84              		.thumb
  85              		.thumb_func
  86              		.type	BRAKE_ADC_theACLK_StopBlock, %function
  87              	BRAKE_ADC_theACLK_StopBlock:
  88              	.LFB2:
  76:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
  77:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  78:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  79:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  81:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  82:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
  83:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_StopBlock
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 4


  84:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
  85:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  86:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
  87:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Note that the source clock must be running or this API will never return as
  91:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  a stopped clock cannot be disabled.
  92:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  93:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
  94:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
  95:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  96:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
  97:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
  98:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  99:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 100:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_StopBlock(void) 
 101:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
  89              		.loc 1 101 0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
 102:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     if ((BRAKE_ADC_theACLK_CLKEN & BRAKE_ADC_theACLK_CLKEN_MASK) != 0u)
  94              		.loc 1 102 0
  95 0000 164B     		ldr	r3, .L10
  96 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  97 0004 13F0010F 		tst	r3, #1
  98 0008 27D0     		beq	.L7
  99              	.LBB2:
 103:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     {
 104:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 105:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         uint16 oldDivider;
 106:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 107:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CLK_DIST_LD = 0u;
 100              		.loc 1 107 0
 101 000a 1549     		ldr	r1, .L10+4
 102 000c 0023     		movs	r3, #0
 103 000e 0B70     		strb	r3, [r1]
 108:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 109:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* Clear all the mask bits except ours. */
 110:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #if defined(BRAKE_ADC_theACLK__CFG3)
 111:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CLK_DIST_AMASK = BRAKE_ADC_theACLK_CLKEN_MASK;
 104              		.loc 1 111 0
 105 0010 0120     		movs	r0, #1
 106 0012 144A     		ldr	r2, .L10+8
 107 0014 1070     		strb	r0, [r2]
 112:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CLK_DIST_DMASK = 0x00u;
 108              		.loc 1 112 0
 109 0016 043A     		subs	r2, r2, #4
 110 0018 1370     		strb	r3, [r2]
 113:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #else
 114:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CLK_DIST_DMASK = BRAKE_ADC_theACLK_CLKEN_MASK;
 115:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CLK_DIST_AMASK = 0x00u;
 116:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #endif /* BRAKE_ADC_theACLK__CFG3 */
 117:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 118:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* Clear mask of bus clock. */
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 5


 119:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 111              		.loc 1 119 0
 112 001a 083A     		subs	r2, r2, #8
 113 001c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 114 001e 03F07F03 		and	r3, r3, #127
 115 0022 1370     		strb	r3, [r2]
 120:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 121:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         oldDivider = CY_GET_REG16(BRAKE_ADC_theACLK_DIV_PTR);
 116              		.loc 1 121 0
 117 0024 104B     		ldr	r3, .L10+12
 118 0026 1A88     		ldrh	r2, [r3]
 119 0028 92B2     		uxth	r2, r2
 120              	.LVL0:
 122:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 121              		.loc 1 122 0
 122 002a FE3B     		subs	r3, r3, #254
 123 002c 1A80     		strh	r2, [r3]	@ movhi
 123:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 124              		.loc 1 123 0
 125 002e 0723     		movs	r3, #7
 126 0030 0B70     		strb	r3, [r1]
 127              	.L9:
 124:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 125:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* Wait for clock to be disabled */
 126:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 128              		.loc 1 126 0 discriminator 1
 129 0032 0B4B     		ldr	r3, .L10+4
 130 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 131 0036 13F0010F 		tst	r3, #1
 132 003a FAD1     		bne	.L9
 127:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 129:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* Clear the bit to disable the clock. */
 130:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_CLKEN &= (uint8)(~BRAKE_ADC_theACLK_CLKEN_MASK);
 133              		.loc 1 130 0
 134 003c 0749     		ldr	r1, .L10
 135 003e 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 136 0040 03F0FE03 		and	r3, r3, #254
 137 0044 0B70     		strb	r3, [r1]
 131:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_CLKSTBY &= (uint8)(~BRAKE_ADC_theACLK_CLKSTBY_MASK);
 138              		.loc 1 131 0
 139 0046 1031     		adds	r1, r1, #16
 140 0048 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 141 004a 03F0FE03 		and	r3, r3, #254
 142 004e 0B70     		strb	r3, [r1]
 132:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 133:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 134:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* Clear the disable bit */
 135:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CLK_DIST_LD = 0x00u;
 143              		.loc 1 135 0
 144 0050 0021     		movs	r1, #0
 145 0052 034B     		ldr	r3, .L10+4
 146 0054 1970     		strb	r1, [r3]
 136:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CY_SET_REG16(BRAKE_ADC_theACLK_DIV_PTR, oldDivider);
 147              		.loc 1 136 0
 148 0056 FF33     		adds	r3, r3, #255
 149 0058 1A80     		strh	r2, [r3]	@ movhi
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 6


 150              	.LVL1:
 151              	.L7:
 152 005a 7047     		bx	lr
 153              	.L11:
 154              		.align	2
 155              	.L10:
 156 005c A1430040 		.word	1073759137
 157 0060 01400040 		.word	1073758209
 158 0064 14400040 		.word	1073758228
 159 0068 00410040 		.word	1073758464
 160              	.LBE2:
 161              		.cfi_endproc
 162              	.LFE2:
 163              		.size	BRAKE_ADC_theACLK_StopBlock, .-BRAKE_ADC_theACLK_StopBlock
 164              		.section	.text.BRAKE_ADC_theACLK_StandbyPower,"ax",%progbits
 165              		.align	2
 166              		.global	BRAKE_ADC_theACLK_StandbyPower
 167              		.thumb
 168              		.thumb_func
 169              		.type	BRAKE_ADC_theACLK_StandbyPower, %function
 170              	BRAKE_ADC_theACLK_StandbyPower:
 171              	.LFB3:
 137:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     }
 139:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 140:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 142:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 143:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 144:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_StandbyPower
 145:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 146:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 147:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 148:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Sets whether the clock is active in standby mode.
 149:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 150:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 151:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 153:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 154:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 155:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 156:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 157:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_StandbyPower(uint8 state) 
 158:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 172              		.loc 1 158 0
 173              		.cfi_startproc
 174              		@ args = 0, pretend = 0, frame = 0
 175              		@ frame_needed = 0, uses_anonymous_args = 0
 176              		@ link register save eliminated.
 177              	.LVL2:
 159:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     if(state == 0u)
 178              		.loc 1 159 0
 179 0000 28B9     		cbnz	r0, .L13
 160:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     {
 161:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_CLKSTBY &= (uint8)(~BRAKE_ADC_theACLK_CLKSTBY_MASK);
 180              		.loc 1 161 0
 181 0002 064A     		ldr	r2, .L15
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 7


 182 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 183 0006 03F0FE03 		and	r3, r3, #254
 184 000a 1370     		strb	r3, [r2]
 185 000c 7047     		bx	lr
 186              	.L13:
 162:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     }
 163:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     else
 164:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     {
 165:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_CLKSTBY |= BRAKE_ADC_theACLK_CLKSTBY_MASK;
 187              		.loc 1 165 0
 188 000e 034A     		ldr	r2, .L15
 189 0010 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 190 0012 43F00103 		orr	r3, r3, #1
 191 0016 1370     		strb	r3, [r2]
 192 0018 7047     		bx	lr
 193              	.L16:
 194 001a 00BF     		.align	2
 195              	.L15:
 196 001c B1430040 		.word	1073759153
 197              		.cfi_endproc
 198              	.LFE3:
 199              		.size	BRAKE_ADC_theACLK_StandbyPower, .-BRAKE_ADC_theACLK_StandbyPower
 200              		.section	.text.BRAKE_ADC_theACLK_GetDividerRegister,"ax",%progbits
 201              		.align	2
 202              		.global	BRAKE_ADC_theACLK_GetDividerRegister
 203              		.thumb
 204              		.thumb_func
 205              		.type	BRAKE_ADC_theACLK_GetDividerRegister, %function
 206              	BRAKE_ADC_theACLK_GetDividerRegister:
 207              	.LFB5:
 166:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     }
 167:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 168:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 169:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 170:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 171:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_SetDividerRegister
 172:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 173:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 174:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 175:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 180:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 181:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   cycle.
 188:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 189:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 190:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 191:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 192:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 8


 193:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                                 
 195:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 196:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint8 enabled;
 197:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 198:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint8 currSrc = BRAKE_ADC_theACLK_GetSourceRegister();
 199:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint16 oldDivider = BRAKE_ADC_theACLK_GetDividerRegister();
 200:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 201:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     if (clkDivider != oldDivider)
 202:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     {
 203:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         enabled = BRAKE_ADC_theACLK_CLKEN & BRAKE_ADC_theACLK_CLKEN_MASK;
 204:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 205:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 206:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         {
 207:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             if (oldDivider == 0u)
 209:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             {
 210:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* divider is ignored while SSS is set.                                     */
 213:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CY_SET_REG16(BRAKE_ADC_theACLK_DIV_PTR, clkDivider);
 214:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 BRAKE_ADC_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 215:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             }
 216:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             else
 217:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             {
 218:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* it without bothering with the shadow load.                               */
 220:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 BRAKE_ADC_theACLK_MOD_SRC |= CYCLK_SSS;
 221:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CY_SET_REG16(BRAKE_ADC_theACLK_DIV_PTR, clkDivider);
 222:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             }
 223:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         }
 224:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         else
 225:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         {
 226:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 			
 227:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             if (enabled != 0u)
 228:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             {
 229:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_LD = 0x00u;
 230:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 231:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* Clear all the mask bits except ours. */
 232:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #if defined(BRAKE_ADC_theACLK__CFG3)
 233:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_AMASK = BRAKE_ADC_theACLK_CLKEN_MASK;
 234:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_DMASK = 0x00u;
 235:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #else
 236:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_DMASK = BRAKE_ADC_theACLK_CLKEN_MASK;
 237:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_AMASK = 0x00u;
 238:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #endif /* BRAKE_ADC_theACLK__CFG3 */
 239:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* Clear mask of bus clock. */
 240:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 241:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 242:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 if (((BRAKE_ADC_theACLK_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 244:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 {
 245:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 246:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 247:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 248:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 249:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     /* Wait for clock to be disabled */
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 9


 250:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 251:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 253:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     BRAKE_ADC_theACLK_CLKEN &= (uint8)(~BRAKE_ADC_theACLK_CLKEN_MASK);
 254:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 255:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 256:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     /* Clear the disable bit */
 257:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     CLK_DIST_LD = 0x00u;
 258:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 }
 260:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             }
 261:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 262:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             /* Load divide value. */
 263:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             if ((BRAKE_ADC_theACLK_CLKEN & BRAKE_ADC_theACLK_CLKEN_MASK) != 0u)
 264:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             {
 265:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 267:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 268:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 269:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 270:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             }
 271:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             else
 272:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             {
 273:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* If the clock is disabled, set the divider directly */
 274:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CY_SET_REG16(BRAKE_ADC_theACLK_DIV_PTR, clkDivider);
 275:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 				BRAKE_ADC_theACLK_CLKEN |= enabled;
 276:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             }
 277:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         }
 278:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     }
 279:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 280:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 281:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 282:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 283:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_GetDividerRegister
 284:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 285:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 286:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 287:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Gets the clock divider register value.
 288:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 289:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 290:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 291:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 292:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 293:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  divide by 2, the return value will be 1.
 295:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 296:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 297:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** uint16 BRAKE_ADC_theACLK_GetDividerRegister(void) 
 298:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 208              		.loc 1 298 0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		@ link register save eliminated.
 299:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     return CY_GET_REG16(BRAKE_ADC_theACLK_DIV_PTR);
 213              		.loc 1 299 0
 214 0000 014B     		ldr	r3, .L18
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 10


 215 0002 1888     		ldrh	r0, [r3]
 300:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 216              		.loc 1 300 0
 217 0004 80B2     		uxth	r0, r0
 218 0006 7047     		bx	lr
 219              	.L19:
 220              		.align	2
 221              	.L18:
 222 0008 00410040 		.word	1073758464
 223              		.cfi_endproc
 224              	.LFE5:
 225              		.size	BRAKE_ADC_theACLK_GetDividerRegister, .-BRAKE_ADC_theACLK_GetDividerRegister
 226              		.section	.text.BRAKE_ADC_theACLK_SetModeRegister,"ax",%progbits
 227              		.align	2
 228              		.global	BRAKE_ADC_theACLK_SetModeRegister
 229              		.thumb
 230              		.thumb_func
 231              		.type	BRAKE_ADC_theACLK_SetModeRegister, %function
 232              	BRAKE_ADC_theACLK_SetModeRegister:
 233              	.LFB6:
 301:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 302:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 303:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 304:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_SetModeRegister
 305:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 306:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 307:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 308:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  disabled before changing the mode.
 312:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 313:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 314:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 occur when the divider count reaches half of the divide
 318:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 value.
 319:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 is asserted for approximately half of its period. When
 321:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 322:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 source clock.
 323:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 be enabled for all synchronous clocks.
 325:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 328:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 329:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 330:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 331:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 332:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_SetModeRegister(uint8 modeBitMask) 
 333:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 234              		.loc 1 333 0
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 0
 237              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 11


 238              		@ link register save eliminated.
 239              	.LVL3:
 334:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     BRAKE_ADC_theACLK_MOD_SRC |= modeBitMask & (uint8)BRAKE_ADC_theACLK_MODE_MASK;
 240              		.loc 1 334 0
 241 0000 034B     		ldr	r3, .L21
 242 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 243 0004 00F0F800 		and	r0, r0, #248
 244              	.LVL4:
 245 0008 1043     		orrs	r0, r0, r2
 246 000a 1870     		strb	r0, [r3]
 247 000c 7047     		bx	lr
 248              	.L22:
 249 000e 00BF     		.align	2
 250              	.L21:
 251 0010 02410040 		.word	1073758466
 252              		.cfi_endproc
 253              	.LFE6:
 254              		.size	BRAKE_ADC_theACLK_SetModeRegister, .-BRAKE_ADC_theACLK_SetModeRegister
 255              		.section	.text.BRAKE_ADC_theACLK_ClearModeRegister,"ax",%progbits
 256              		.align	2
 257              		.global	BRAKE_ADC_theACLK_ClearModeRegister
 258              		.thumb
 259              		.thumb_func
 260              		.type	BRAKE_ADC_theACLK_ClearModeRegister, %function
 261              	BRAKE_ADC_theACLK_ClearModeRegister:
 262              	.LFB7:
 335:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 336:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 337:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 338:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 339:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_ClearModeRegister
 340:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 341:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 342:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 343:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Clears flags that control the operating mode of the clock. This function
 344:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  disabled before changing the mode.
 347:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 348:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 349:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 occur when the divider count reaches half of the divide
 353:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 value.
 354:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 is asserted for approximately half of its period. When
 356:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 357:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 source clock.
 358:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 be enabled for all synchronous clocks.
 360:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 363:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 364:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 365:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 12


 366:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 367:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_ClearModeRegister(uint8 modeBitMask) 
 368:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 263              		.loc 1 368 0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		@ link register save eliminated.
 268              	.LVL5:
 369:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     BRAKE_ADC_theACLK_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(BRAKE_ADC_theACLK_MODE_MA
 269              		.loc 1 369 0
 270 0000 044B     		ldr	r3, .L24
 271 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 272 0004 C043     		mvns	r0, r0
 273              	.LVL6:
 274 0006 C0B2     		uxtb	r0, r0
 275 0008 40F00700 		orr	r0, r0, #7
 276 000c 1040     		ands	r0, r0, r2
 277 000e 1870     		strb	r0, [r3]
 278 0010 7047     		bx	lr
 279              	.L25:
 280 0012 00BF     		.align	2
 281              	.L24:
 282 0014 02410040 		.word	1073758466
 283              		.cfi_endproc
 284              	.LFE7:
 285              		.size	BRAKE_ADC_theACLK_ClearModeRegister, .-BRAKE_ADC_theACLK_ClearModeRegister
 286              		.section	.text.BRAKE_ADC_theACLK_GetModeRegister,"ax",%progbits
 287              		.align	2
 288              		.global	BRAKE_ADC_theACLK_GetModeRegister
 289              		.thumb
 290              		.thumb_func
 291              		.type	BRAKE_ADC_theACLK_GetModeRegister, %function
 292              	BRAKE_ADC_theACLK_GetModeRegister:
 293              	.LFB8:
 370:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 371:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 372:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 373:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 374:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_GetModeRegister
 375:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 376:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 377:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 378:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Gets the clock mode register value.
 379:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 380:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 381:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 382:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 383:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 384:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 387:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 388:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** uint8 BRAKE_ADC_theACLK_GetModeRegister(void) 
 389:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 294              		.loc 1 389 0
 295              		.cfi_startproc
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 13


 296              		@ args = 0, pretend = 0, frame = 0
 297              		@ frame_needed = 0, uses_anonymous_args = 0
 298              		@ link register save eliminated.
 390:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     return BRAKE_ADC_theACLK_MOD_SRC & (uint8)(BRAKE_ADC_theACLK_MODE_MASK);
 299              		.loc 1 390 0
 300 0000 024B     		ldr	r3, .L27
 301 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 391:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 302              		.loc 1 391 0
 303 0004 00F0F800 		and	r0, r0, #248
 304 0008 7047     		bx	lr
 305              	.L28:
 306 000a 00BF     		.align	2
 307              	.L27:
 308 000c 02410040 		.word	1073758466
 309              		.cfi_endproc
 310              	.LFE8:
 311              		.size	BRAKE_ADC_theACLK_GetModeRegister, .-BRAKE_ADC_theACLK_GetModeRegister
 312              		.section	.text.BRAKE_ADC_theACLK_GetSourceRegister,"ax",%progbits
 313              		.align	2
 314              		.global	BRAKE_ADC_theACLK_GetSourceRegister
 315              		.thumb
 316              		.thumb_func
 317              		.type	BRAKE_ADC_theACLK_GetSourceRegister, %function
 318              	BRAKE_ADC_theACLK_GetSourceRegister:
 319              	.LFB10:
 392:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 393:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 394:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 395:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_SetSourceRegister
 396:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 397:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 398:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 399:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  changing the source. The old and new clock sources must be running.
 401:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 402:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 403:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   following input sources:
 405:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SRC_SEL_IMO
 407:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SRC_SEL_XTALM
 408:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SRC_SEL_ILO
 409:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SRC_SEL_PLL
 410:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SRC_SEL_XTALK
 411:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   See the Technical Reference Manual for details on clock sources.
 414:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 415:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 416:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 417:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 418:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 419:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_SetSourceRegister(uint8 clkSource) 
 420:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 421:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint16 currDiv = BRAKE_ADC_theACLK_GetDividerRegister();
 422:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint8 oldSrc = BRAKE_ADC_theACLK_GetSourceRegister();
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 14


 423:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 424:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 425:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 426:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     {
 427:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* then set the source so we are consistent.                                */
 429:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_MOD_SRC |= CYCLK_SSS;
 430:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_MOD_SRC =
 431:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             (BRAKE_ADC_theACLK_MOD_SRC & (uint8)(~BRAKE_ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 432:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     }
 433:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 434:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 435:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     {
 436:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* lock when we clear SSS.                                                  */
 438:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_MOD_SRC =
 439:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             (BRAKE_ADC_theACLK_MOD_SRC & (uint8)(~BRAKE_ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 440:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 441:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     }
 442:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     else
 443:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     {
 444:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_MOD_SRC =
 445:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             (BRAKE_ADC_theACLK_MOD_SRC & (uint8)(~BRAKE_ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 446:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     }
 447:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 448:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 449:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 450:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 451:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_GetSourceRegister
 452:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 453:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 454:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 455:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Gets the input source of the clock.
 456:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 457:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 458:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 459:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 460:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 461:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 463:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 464:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** uint8 BRAKE_ADC_theACLK_GetSourceRegister(void) 
 465:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 320              		.loc 1 465 0
 321              		.cfi_startproc
 322              		@ args = 0, pretend = 0, frame = 0
 323              		@ frame_needed = 0, uses_anonymous_args = 0
 324              		@ link register save eliminated.
 466:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     return BRAKE_ADC_theACLK_MOD_SRC & BRAKE_ADC_theACLK_SRC_SEL_MSK;
 325              		.loc 1 466 0
 326 0000 024B     		ldr	r3, .L30
 327 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 467:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 328              		.loc 1 467 0
 329 0004 00F00700 		and	r0, r0, #7
 330 0008 7047     		bx	lr
 331              	.L31:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 15


 332 000a 00BF     		.align	2
 333              	.L30:
 334 000c 02410040 		.word	1073758466
 335              		.cfi_endproc
 336              	.LFE10:
 337              		.size	BRAKE_ADC_theACLK_GetSourceRegister, .-BRAKE_ADC_theACLK_GetSourceRegister
 338              		.section	.text.BRAKE_ADC_theACLK_SetDividerRegister,"ax",%progbits
 339              		.align	2
 340              		.global	BRAKE_ADC_theACLK_SetDividerRegister
 341              		.thumb
 342              		.thumb_func
 343              		.type	BRAKE_ADC_theACLK_SetDividerRegister, %function
 344              	BRAKE_ADC_theACLK_SetDividerRegister:
 345              	.LFB4:
 195:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint8 enabled;
 346              		.loc 1 195 0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 0
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              	.LVL7:
 351 0000 70B5     		push	{r4, r5, r6, lr}
 352              		.cfi_def_cfa_offset 16
 353              		.cfi_offset 4, -16
 354              		.cfi_offset 5, -12
 355              		.cfi_offset 6, -8
 356              		.cfi_offset 14, -4
 357 0002 0546     		mov	r5, r0
 358 0004 0E46     		mov	r6, r1
 198:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint16 oldDivider = BRAKE_ADC_theACLK_GetDividerRegister();
 359              		.loc 1 198 0
 360 0006 FFF7FEFF 		bl	BRAKE_ADC_theACLK_GetSourceRegister
 361              	.LVL8:
 362 000a 0446     		mov	r4, r0
 363              	.LVL9:
 199:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 364              		.loc 1 199 0
 365 000c FFF7FEFF 		bl	BRAKE_ADC_theACLK_GetDividerRegister
 366              	.LVL10:
 201:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     {
 367              		.loc 1 201 0
 368 0010 8542     		cmp	r5, r0
 369 0012 56D0     		beq	.L32
 203:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 370              		.loc 1 203 0
 371 0014 2B4B     		ldr	r3, .L45
 372 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 373 0018 03F00102 		and	r2, r3, #1
 374              	.LVL11:
 205:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         {
 375              		.loc 1 205 0
 376 001c 94B9     		cbnz	r4, .L34
 205:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         {
 377              		.loc 1 205 0 is_stmt 0 discriminator 1
 378 001e 00B1     		cbz	r0, .L35
 205:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         {
 379              		.loc 1 205 0 discriminator 2
 380 0020 85B9     		cbnz	r5, .L34
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 16


 381              	.L35:
 208:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             {
 382              		.loc 1 208 0 is_stmt 1
 383 0022 38B9     		cbnz	r0, .L36
 213:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 BRAKE_ADC_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 384              		.loc 1 213 0
 385 0024 284B     		ldr	r3, .L45+4
 386 0026 1D80     		strh	r5, [r3]	@ movhi
 214:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             }
 387              		.loc 1 214 0
 388 0028 284A     		ldr	r2, .L45+8
 389              	.LVL12:
 390 002a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 391 002c 03F0BF03 		and	r3, r3, #191
 392 0030 1370     		strb	r3, [r2]
 393 0032 70BD     		pop	{r4, r5, r6, pc}
 394              	.LVL13:
 395              	.L36:
 220:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CY_SET_REG16(BRAKE_ADC_theACLK_DIV_PTR, clkDivider);
 396              		.loc 1 220 0
 397 0034 254A     		ldr	r2, .L45+8
 398              	.LVL14:
 399 0036 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 400              	.LVL15:
 401 0038 43F04003 		orr	r3, r3, #64
 402 003c 1370     		strb	r3, [r2]
 221:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             }
 403              		.loc 1 221 0
 404 003e 224B     		ldr	r3, .L45+4
 405 0040 1D80     		strh	r5, [r3]	@ movhi
 406 0042 70BD     		pop	{r4, r5, r6, pc}
 407              	.LVL16:
 408              	.L34:
 227:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             {
 409              		.loc 1 227 0
 410 0044 22B3     		cbz	r2, .L37
 229:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 411              		.loc 1 229 0
 412 0046 0023     		movs	r3, #0
 413 0048 2149     		ldr	r1, .L45+12
 414 004a 0B70     		strb	r3, [r1]
 233:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_DMASK = 0x00u;
 415              		.loc 1 233 0
 416 004c 0124     		movs	r4, #1
 417              	.LVL17:
 418 004e 1331     		adds	r1, r1, #19
 419 0050 0C70     		strb	r4, [r1]
 234:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #else
 420              		.loc 1 234 0
 421 0052 0439     		subs	r1, r1, #4
 422 0054 0B70     		strb	r3, [r1]
 240:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 423              		.loc 1 240 0
 424 0056 0839     		subs	r1, r1, #8
 425 0058 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 426 005a 03F07F03 		and	r3, r3, #127
 427 005e 0B70     		strb	r3, [r1]
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 17


 243:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 {
 428              		.loc 1 243 0
 429 0060 1A4B     		ldr	r3, .L45+8
 430 0062 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 431 0064 13F0080F 		tst	r3, #8
 432 0068 00D0     		beq	.L38
 243:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 {
 433              		.loc 1 243 0 is_stmt 0 discriminator 1
 434 006a 8DB9     		cbnz	r5, .L37
 435              	.L38:
 246:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 436              		.loc 1 246 0 is_stmt 1
 437 006c 194B     		ldr	r3, .L45+16
 438 006e 1880     		strh	r0, [r3]	@ movhi
 247:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 439              		.loc 1 247 0
 440 0070 0721     		movs	r1, #7
 441 0072 013B     		subs	r3, r3, #1
 442 0074 1970     		strb	r1, [r3]
 443              	.L39:
 250:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 444              		.loc 1 250 0 discriminator 1
 445 0076 164B     		ldr	r3, .L45+12
 446 0078 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 447 007a 13F0010F 		tst	r3, #1
 448 007e FAD1     		bne	.L39
 253:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 449              		.loc 1 253 0
 450 0080 1049     		ldr	r1, .L45
 451 0082 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 452 0084 03F0FE03 		and	r3, r3, #254
 453 0088 0B70     		strb	r3, [r1]
 257:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 454              		.loc 1 257 0
 455 008a 0021     		movs	r1, #0
 456 008c 104B     		ldr	r3, .L45+12
 457 008e 1970     		strb	r1, [r3]
 458              	.L37:
 263:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             {
 459              		.loc 1 263 0
 460 0090 0C4B     		ldr	r3, .L45
 461 0092 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 462 0094 13F0010F 		tst	r3, #1
 463 0098 0DD0     		beq	.L40
 266:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 464              		.loc 1 266 0
 465 009a 0E4B     		ldr	r3, .L45+16
 466 009c 1D80     		strh	r5, [r3]	@ movhi
 268:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 467              		.loc 1 268 0
 468 009e 0EB1     		cbz	r6, .L43
 469 00a0 0322     		movs	r2, #3
 470              	.LVL18:
 471 00a2 00E0     		b	.L41
 472              	.LVL19:
 473              	.L43:
 474 00a4 0122     		movs	r2, #1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 18


 475              	.LVL20:
 476              	.L41:
 268:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 477              		.loc 1 268 0 is_stmt 0 discriminator 4
 478 00a6 0A4B     		ldr	r3, .L45+12
 479 00a8 1A70     		strb	r2, [r3]
 480              	.L42:
 269:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             }
 481              		.loc 1 269 0 is_stmt 1 discriminator 1
 482 00aa 094B     		ldr	r3, .L45+12
 483 00ac 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 484 00ae 13F0010F 		tst	r3, #1
 485 00b2 FAD1     		bne	.L42
 486 00b4 70BD     		pop	{r4, r5, r6, pc}
 487              	.LVL21:
 488              	.L40:
 274:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 				BRAKE_ADC_theACLK_CLKEN |= enabled;
 489              		.loc 1 274 0
 490 00b6 044B     		ldr	r3, .L45+4
 491 00b8 1D80     		strh	r5, [r3]	@ movhi
 275:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             }
 492              		.loc 1 275 0
 493 00ba 0249     		ldr	r1, .L45
 494 00bc 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 495 00be 1343     		orrs	r3, r3, r2
 496 00c0 0B70     		strb	r3, [r1]
 497              	.LVL22:
 498              	.L32:
 499 00c2 70BD     		pop	{r4, r5, r6, pc}
 500              	.L46:
 501              		.align	2
 502              	.L45:
 503 00c4 A1430040 		.word	1073759137
 504 00c8 00410040 		.word	1073758464
 505 00cc 02410040 		.word	1073758466
 506 00d0 01400040 		.word	1073758209
 507 00d4 02400040 		.word	1073758210
 508              		.cfi_endproc
 509              	.LFE4:
 510              		.size	BRAKE_ADC_theACLK_SetDividerRegister, .-BRAKE_ADC_theACLK_SetDividerRegister
 511              		.section	.text.BRAKE_ADC_theACLK_SetSourceRegister,"ax",%progbits
 512              		.align	2
 513              		.global	BRAKE_ADC_theACLK_SetSourceRegister
 514              		.thumb
 515              		.thumb_func
 516              		.type	BRAKE_ADC_theACLK_SetSourceRegister, %function
 517              	BRAKE_ADC_theACLK_SetSourceRegister:
 518              	.LFB9:
 420:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint16 currDiv = BRAKE_ADC_theACLK_GetDividerRegister();
 519              		.loc 1 420 0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 0
 522              		@ frame_needed = 0, uses_anonymous_args = 0
 523              	.LVL23:
 524 0000 38B5     		push	{r3, r4, r5, lr}
 525              		.cfi_def_cfa_offset 16
 526              		.cfi_offset 3, -16
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 19


 527              		.cfi_offset 4, -12
 528              		.cfi_offset 5, -8
 529              		.cfi_offset 14, -4
 530 0002 0446     		mov	r4, r0
 421:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint8 oldSrc = BRAKE_ADC_theACLK_GetSourceRegister();
 531              		.loc 1 421 0
 532 0004 FFF7FEFF 		bl	BRAKE_ADC_theACLK_GetDividerRegister
 533              	.LVL24:
 534 0008 0546     		mov	r5, r0
 535              	.LVL25:
 422:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 536              		.loc 1 422 0
 537 000a FFF7FEFF 		bl	BRAKE_ADC_theACLK_GetSourceRegister
 538              	.LVL26:
 424:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 539              		.loc 1 424 0
 540 000e 0346     		mov	r3, r0
 541 0010 60B1     		cbz	r0, .L48
 424:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 542              		.loc 1 424 0 is_stmt 0 discriminator 1
 543 0012 5CB9     		cbnz	r4, .L48
 425:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     {
 544              		.loc 1 425 0 is_stmt 1
 545 0014 55B9     		cbnz	r5, .L48
 429:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_MOD_SRC =
 546              		.loc 1 429 0
 547 0016 104A     		ldr	r2, .L52
 548 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 549 001a 43F04003 		orr	r3, r3, #64
 550 001e 1370     		strb	r3, [r2]
 431:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     }
 551              		.loc 1 431 0
 552 0020 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 430:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             (BRAKE_ADC_theACLK_MOD_SRC & (uint8)(~BRAKE_ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 553              		.loc 1 430 0
 554 0022 03F0F803 		and	r3, r3, #248
 555 0026 1C43     		orrs	r4, r4, r3
 556 0028 1470     		strb	r4, [r2]
 557 002a 38BD     		pop	{r3, r4, r5, pc}
 558              	.LVL27:
 559              	.L48:
 433:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 560              		.loc 1 433 0
 561 002c 63B9     		cbnz	r3, .L50
 433:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 562              		.loc 1 433 0 is_stmt 0 discriminator 1
 563 002e 5CB1     		cbz	r4, .L50
 434:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     {
 564              		.loc 1 434 0 is_stmt 1
 565 0030 55B9     		cbnz	r5, .L50
 439:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 566              		.loc 1 439 0
 567 0032 094A     		ldr	r2, .L52
 568 0034 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 438:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             (BRAKE_ADC_theACLK_MOD_SRC & (uint8)(~BRAKE_ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 569              		.loc 1 438 0
 570 0036 03F0F803 		and	r3, r3, #248
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 20


 571 003a 1C43     		orrs	r4, r4, r3
 572 003c 1470     		strb	r4, [r2]
 440:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     }
 573              		.loc 1 440 0
 574 003e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 575 0040 03F0BF03 		and	r3, r3, #191
 576 0044 1370     		strb	r3, [r2]
 577 0046 38BD     		pop	{r3, r4, r5, pc}
 578              	.LVL28:
 579              	.L50:
 445:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     }
 580              		.loc 1 445 0
 581 0048 034A     		ldr	r2, .L52
 582 004a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 444:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             (BRAKE_ADC_theACLK_MOD_SRC & (uint8)(~BRAKE_ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 583              		.loc 1 444 0
 584 004c 03F0F803 		and	r3, r3, #248
 585 0050 1C43     		orrs	r4, r4, r3
 586 0052 1470     		strb	r4, [r2]
 587 0054 38BD     		pop	{r3, r4, r5, pc}
 588              	.LVL29:
 589              	.L53:
 590 0056 00BF     		.align	2
 591              	.L52:
 592 0058 02410040 		.word	1073758466
 593              		.cfi_endproc
 594              	.LFE9:
 595              		.size	BRAKE_ADC_theACLK_SetSourceRegister, .-BRAKE_ADC_theACLK_SetSourceRegister
 596              		.section	.text.BRAKE_ADC_theACLK_SetPhaseRegister,"ax",%progbits
 597              		.align	2
 598              		.global	BRAKE_ADC_theACLK_SetPhaseRegister
 599              		.thumb
 600              		.thumb_func
 601              		.type	BRAKE_ADC_theACLK_SetPhaseRegister, %function
 602              	BRAKE_ADC_theACLK_SetPhaseRegister:
 603              	.LFB11:
 468:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 469:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 470:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #if defined(BRAKE_ADC_theACLK__CFG3)
 471:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 472:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 473:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 474:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_SetPhaseRegister
 475:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 476:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 477:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 478:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Sets the phase delay of the analog clock. This function is only available
 479:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  for analog clocks. The clock must be disabled before changing the phase
 480:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  delay to avoid glitches.
 481:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 482:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 483:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  clkPhase: Amount to delay the phase of the clock, in 1.0ns increments.
 484:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   clkPhase must be from 1 to 11 inclusive. Other values, including 0,
 485:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   disable the clock. clkPhase = 1 produces a 0ns delay and clkPhase = 11 
 486:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   produces a 10ns delay.
 487:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 488:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 21


 489:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 490:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 491:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 492:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_SetPhaseRegister(uint8 clkPhase) 
 493:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 604              		.loc 1 493 0
 605              		.cfi_startproc
 606              		@ args = 0, pretend = 0, frame = 0
 607              		@ frame_needed = 0, uses_anonymous_args = 0
 608              		@ link register save eliminated.
 609              	.LVL30:
 494:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     BRAKE_ADC_theACLK_PHASE = clkPhase & BRAKE_ADC_theACLK_PHASE_MASK;
 610              		.loc 1 494 0
 611 0000 00F00F00 		and	r0, r0, #15
 612              	.LVL31:
 613 0004 014B     		ldr	r3, .L55
 614 0006 1870     		strb	r0, [r3]
 615 0008 7047     		bx	lr
 616              	.L56:
 617 000a 00BF     		.align	2
 618              	.L55:
 619 000c 03410040 		.word	1073758467
 620              		.cfi_endproc
 621              	.LFE11:
 622              		.size	BRAKE_ADC_theACLK_SetPhaseRegister, .-BRAKE_ADC_theACLK_SetPhaseRegister
 623              		.section	.text.BRAKE_ADC_theACLK_GetPhaseRegister,"ax",%progbits
 624              		.align	2
 625              		.global	BRAKE_ADC_theACLK_GetPhaseRegister
 626              		.thumb
 627              		.thumb_func
 628              		.type	BRAKE_ADC_theACLK_GetPhaseRegister, %function
 629              	BRAKE_ADC_theACLK_GetPhaseRegister:
 630              	.LFB12:
 495:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 496:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 497:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 498:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 499:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_GetPhase
 500:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 501:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 502:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 503:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Gets the phase delay of the analog clock. This function is only available
 504:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  for analog clocks.
 505:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 506:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 507:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 508:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 509:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 510:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Phase of the analog clock. See SetPhaseRegister for details.
 511:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 512:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 513:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** uint8 BRAKE_ADC_theACLK_GetPhaseRegister(void) 
 514:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 631              		.loc 1 514 0
 632              		.cfi_startproc
 633              		@ args = 0, pretend = 0, frame = 0
 634              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 22


 635              		@ link register save eliminated.
 515:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     return BRAKE_ADC_theACLK_PHASE & BRAKE_ADC_theACLK_PHASE_MASK;
 636              		.loc 1 515 0
 637 0000 024B     		ldr	r3, .L58
 638 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 516:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 639              		.loc 1 516 0
 640 0004 00F00F00 		and	r0, r0, #15
 641 0008 7047     		bx	lr
 642              	.L59:
 643 000a 00BF     		.align	2
 644              	.L58:
 645 000c 03410040 		.word	1073758467
 646              		.cfi_endproc
 647              	.LFE12:
 648              		.size	BRAKE_ADC_theACLK_GetPhaseRegister, .-BRAKE_ADC_theACLK_GetPhaseRegister
 649              		.text
 650              	.Letext0:
 651              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 652              		.section	.debug_info,"",%progbits
 653              	.Ldebug_info0:
 654 0000 BE020000 		.4byte	0x2be
 655 0004 0400     		.2byte	0x4
 656 0006 00000000 		.4byte	.Ldebug_abbrev0
 657 000a 04       		.byte	0x4
 658 000b 01       		.uleb128 0x1
 659 000c 56020000 		.4byte	.LASF40
 660 0010 01       		.byte	0x1
 661 0011 67010000 		.4byte	.LASF41
 662 0015 14020000 		.4byte	.LASF42
 663 0019 00000000 		.4byte	.Ldebug_ranges0+0
 664 001d 00000000 		.4byte	0
 665 0021 00000000 		.4byte	.Ldebug_line0
 666 0025 02       		.uleb128 0x2
 667 0026 01       		.byte	0x1
 668 0027 06       		.byte	0x6
 669 0028 CC010000 		.4byte	.LASF0
 670 002c 02       		.uleb128 0x2
 671 002d 01       		.byte	0x1
 672 002e 08       		.byte	0x8
 673 002f B2010000 		.4byte	.LASF1
 674 0033 02       		.uleb128 0x2
 675 0034 02       		.byte	0x2
 676 0035 05       		.byte	0x5
 677 0036 32000000 		.4byte	.LASF2
 678 003a 02       		.uleb128 0x2
 679 003b 02       		.byte	0x2
 680 003c 07       		.byte	0x7
 681 003d FC010000 		.4byte	.LASF3
 682 0041 02       		.uleb128 0x2
 683 0042 04       		.byte	0x4
 684 0043 05       		.byte	0x5
 685 0044 F5000000 		.4byte	.LASF4
 686 0048 02       		.uleb128 0x2
 687 0049 04       		.byte	0x4
 688 004a 07       		.byte	0x7
 689 004b 1A030000 		.4byte	.LASF5
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 23


 690 004f 02       		.uleb128 0x2
 691 0050 08       		.byte	0x8
 692 0051 05       		.byte	0x5
 693 0052 DF000000 		.4byte	.LASF6
 694 0056 02       		.uleb128 0x2
 695 0057 08       		.byte	0x8
 696 0058 07       		.byte	0x7
 697 0059 D8010000 		.4byte	.LASF7
 698 005d 03       		.uleb128 0x3
 699 005e 04       		.byte	0x4
 700 005f 05       		.byte	0x5
 701 0060 696E7400 		.ascii	"int\000"
 702 0064 02       		.uleb128 0x2
 703 0065 04       		.byte	0x4
 704 0066 07       		.byte	0x7
 705 0067 EF010000 		.4byte	.LASF8
 706 006b 04       		.uleb128 0x4
 707 006c A5000000 		.4byte	.LASF9
 708 0070 02       		.byte	0x2
 709 0071 B4       		.byte	0xb4
 710 0072 2C000000 		.4byte	0x2c
 711 0076 04       		.uleb128 0x4
 712 0077 61000000 		.4byte	.LASF10
 713 007b 02       		.byte	0x2
 714 007c B5       		.byte	0xb5
 715 007d 3A000000 		.4byte	0x3a
 716 0081 02       		.uleb128 0x2
 717 0082 04       		.byte	0x4
 718 0083 04       		.byte	0x4
 719 0084 D9000000 		.4byte	.LASF11
 720 0088 02       		.uleb128 0x2
 721 0089 08       		.byte	0x8
 722 008a 04       		.byte	0x4
 723 008b 2C030000 		.4byte	.LASF12
 724 008f 02       		.uleb128 0x2
 725 0090 01       		.byte	0x1
 726 0091 08       		.byte	0x8
 727 0092 0F020000 		.4byte	.LASF13
 728 0096 05       		.uleb128 0x5
 729 0097 15030000 		.4byte	.LASF14
 730 009b 02       		.byte	0x2
 731 009c 5E01     		.2byte	0x15e
 732 009e A2000000 		.4byte	0xa2
 733 00a2 06       		.uleb128 0x6
 734 00a3 6B000000 		.4byte	0x6b
 735 00a7 05       		.uleb128 0x5
 736 00a8 08000000 		.4byte	.LASF15
 737 00ac 02       		.byte	0x2
 738 00ad 5F01     		.2byte	0x15f
 739 00af B3000000 		.4byte	0xb3
 740 00b3 06       		.uleb128 0x6
 741 00b4 76000000 		.4byte	0x76
 742 00b8 07       		.uleb128 0x7
 743 00b9 8D000000 		.4byte	.LASF16
 744 00bd 01       		.byte	0x1
 745 00be 2D       		.byte	0x2d
 746 00bf 00000000 		.4byte	.LFB0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 24


 747 00c3 1C000000 		.4byte	.LFE0-.LFB0
 748 00c7 01       		.uleb128 0x1
 749 00c8 9C       		.byte	0x9c
 750 00c9 07       		.uleb128 0x7
 751 00ca A0030000 		.4byte	.LASF17
 752 00ce 01       		.byte	0x1
 753 00cf 47       		.byte	0x47
 754 00d0 00000000 		.4byte	.LFB1
 755 00d4 1C000000 		.4byte	.LFE1-.LFB1
 756 00d8 01       		.uleb128 0x1
 757 00d9 9C       		.byte	0x9c
 758 00da 08       		.uleb128 0x8
 759 00db EE020000 		.4byte	.LASF18
 760 00df 01       		.byte	0x1
 761 00e0 64       		.byte	0x64
 762 00e1 00000000 		.4byte	.LFB2
 763 00e5 6C000000 		.4byte	.LFE2-.LFB2
 764 00e9 01       		.uleb128 0x1
 765 00ea 9C       		.byte	0x9c
 766 00eb 09010000 		.4byte	0x109
 767 00ef 09       		.uleb128 0x9
 768 00f0 0A000000 		.4byte	.LBB2
 769 00f4 62000000 		.4byte	.LBE2-.LBB2
 770 00f8 0A       		.uleb128 0xa
 771 00f9 0A030000 		.4byte	.LASF30
 772 00fd 01       		.byte	0x1
 773 00fe 69       		.byte	0x69
 774 00ff 76000000 		.4byte	0x76
 775 0103 00000000 		.4byte	.LLST0
 776 0107 00       		.byte	0
 777 0108 00       		.byte	0
 778 0109 08       		.uleb128 0x8
 779 010a 5F030000 		.4byte	.LASF19
 780 010e 01       		.byte	0x1
 781 010f 9D       		.byte	0x9d
 782 0110 00000000 		.4byte	.LFB3
 783 0114 20000000 		.4byte	.LFE3-.LFB3
 784 0118 01       		.uleb128 0x1
 785 0119 9C       		.byte	0x9c
 786 011a 2C010000 		.4byte	0x12c
 787 011e 0B       		.uleb128 0xb
 788 011f 9B010000 		.4byte	.LASF21
 789 0123 01       		.byte	0x1
 790 0124 9D       		.byte	0x9d
 791 0125 6B000000 		.4byte	0x6b
 792 0129 01       		.uleb128 0x1
 793 012a 50       		.byte	0x50
 794 012b 00       		.byte	0
 795 012c 0C       		.uleb128 0xc
 796 012d 68000000 		.4byte	.LASF24
 797 0131 01       		.byte	0x1
 798 0132 2901     		.2byte	0x129
 799 0134 76000000 		.4byte	0x76
 800 0138 00000000 		.4byte	.LFB5
 801 013c 0C000000 		.4byte	.LFE5-.LFB5
 802 0140 01       		.uleb128 0x1
 803 0141 9C       		.byte	0x9c
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 25


 804 0142 0D       		.uleb128 0xd
 805 0143 7E030000 		.4byte	.LASF20
 806 0147 01       		.byte	0x1
 807 0148 4C01     		.2byte	0x14c
 808 014a 00000000 		.4byte	.LFB6
 809 014e 14000000 		.4byte	.LFE6-.LFB6
 810 0152 01       		.uleb128 0x1
 811 0153 9C       		.byte	0x9c
 812 0154 69010000 		.4byte	0x169
 813 0158 0E       		.uleb128 0xe
 814 0159 C0010000 		.4byte	.LASF22
 815 015d 01       		.byte	0x1
 816 015e 4C01     		.2byte	0x14c
 817 0160 6B000000 		.4byte	0x6b
 818 0164 13000000 		.4byte	.LLST1
 819 0168 00       		.byte	0
 820 0169 0D       		.uleb128 0xd
 821 016a 0E000000 		.4byte	.LASF23
 822 016e 01       		.byte	0x1
 823 016f 6F01     		.2byte	0x16f
 824 0171 00000000 		.4byte	.LFB7
 825 0175 18000000 		.4byte	.LFE7-.LFB7
 826 0179 01       		.uleb128 0x1
 827 017a 9C       		.byte	0x9c
 828 017b 90010000 		.4byte	0x190
 829 017f 0E       		.uleb128 0xe
 830 0180 C0010000 		.4byte	.LASF22
 831 0184 01       		.byte	0x1
 832 0185 6F01     		.2byte	0x16f
 833 0187 6B000000 		.4byte	0x6b
 834 018b 34000000 		.4byte	.LLST2
 835 018f 00       		.byte	0
 836 0190 0C       		.uleb128 0xc
 837 0191 FE000000 		.4byte	.LASF25
 838 0195 01       		.byte	0x1
 839 0196 8401     		.2byte	0x184
 840 0198 6B000000 		.4byte	0x6b
 841 019c 00000000 		.4byte	.LFB8
 842 01a0 10000000 		.4byte	.LFE8-.LFB8
 843 01a4 01       		.uleb128 0x1
 844 01a5 9C       		.byte	0x9c
 845 01a6 0C       		.uleb128 0xc
 846 01a7 3B030000 		.4byte	.LASF26
 847 01ab 01       		.byte	0x1
 848 01ac D001     		.2byte	0x1d0
 849 01ae 6B000000 		.4byte	0x6b
 850 01b2 00000000 		.4byte	.LFB10
 851 01b6 10000000 		.4byte	.LFE10-.LFB10
 852 01ba 01       		.uleb128 0x1
 853 01bb 9C       		.byte	0x9c
 854 01bc 08       		.uleb128 0x8
 855 01bd 3C000000 		.4byte	.LASF27
 856 01c1 01       		.byte	0x1
 857 01c2 C1       		.byte	0xc1
 858 01c3 00000000 		.4byte	.LFB4
 859 01c7 D8000000 		.4byte	.LFE4-.LFB4
 860 01cb 01       		.uleb128 0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 26


 861 01cc 9C       		.byte	0x9c
 862 01cd 2D020000 		.4byte	0x22d
 863 01d1 0F       		.uleb128 0xf
 864 01d2 AB000000 		.4byte	.LASF28
 865 01d6 01       		.byte	0x1
 866 01d7 C1       		.byte	0xc1
 867 01d8 76000000 		.4byte	0x76
 868 01dc 55000000 		.4byte	.LLST3
 869 01e0 0F       		.uleb128 0xf
 870 01e1 ED000000 		.4byte	.LASF29
 871 01e5 01       		.byte	0x1
 872 01e6 C1       		.byte	0xc1
 873 01e7 6B000000 		.4byte	0x6b
 874 01eb 76000000 		.4byte	.LLST4
 875 01ef 0A       		.uleb128 0xa
 876 01f0 33030000 		.4byte	.LASF31
 877 01f4 01       		.byte	0x1
 878 01f5 C4       		.byte	0xc4
 879 01f6 6B000000 		.4byte	0x6b
 880 01fa 97000000 		.4byte	.LLST5
 881 01fe 0A       		.uleb128 0xa
 882 01ff AA010000 		.4byte	.LASF32
 883 0203 01       		.byte	0x1
 884 0204 C6       		.byte	0xc6
 885 0205 6B000000 		.4byte	0x6b
 886 0209 E5000000 		.4byte	.LLST6
 887 020d 10       		.uleb128 0x10
 888 020e 0A030000 		.4byte	.LASF30
 889 0212 01       		.byte	0x1
 890 0213 C7       		.byte	0xc7
 891 0214 76000000 		.4byte	0x76
 892 0218 01       		.uleb128 0x1
 893 0219 50       		.byte	0x50
 894 021a 11       		.uleb128 0x11
 895 021b 0A000000 		.4byte	.LVL8
 896 021f A6010000 		.4byte	0x1a6
 897 0223 11       		.uleb128 0x11
 898 0224 10000000 		.4byte	.LVL10
 899 0228 2C010000 		.4byte	0x12c
 900 022c 00       		.byte	0
 901 022d 0D       		.uleb128 0xd
 902 022e 43010000 		.4byte	.LASF33
 903 0232 01       		.byte	0x1
 904 0233 A301     		.2byte	0x1a3
 905 0235 00000000 		.4byte	.LFB9
 906 0239 5C000000 		.4byte	.LFE9-.LFB9
 907 023d 01       		.uleb128 0x1
 908 023e 9C       		.byte	0x9c
 909 023f 84020000 		.4byte	0x284
 910 0243 0E       		.uleb128 0xe
 911 0244 E4020000 		.4byte	.LASF34
 912 0248 01       		.byte	0x1
 913 0249 A301     		.2byte	0x1a3
 914 024b 6B000000 		.4byte	0x6b
 915 024f F8000000 		.4byte	.LLST7
 916 0253 12       		.uleb128 0x12
 917 0254 00000000 		.4byte	.LASF35
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 27


 918 0258 01       		.byte	0x1
 919 0259 A501     		.2byte	0x1a5
 920 025b 76000000 		.4byte	0x76
 921 025f 19010000 		.4byte	.LLST8
 922 0263 13       		.uleb128 0x13
 923 0264 94010000 		.4byte	.LASF36
 924 0268 01       		.byte	0x1
 925 0269 A601     		.2byte	0x1a6
 926 026b 6B000000 		.4byte	0x6b
 927 026f 01       		.uleb128 0x1
 928 0270 50       		.byte	0x50
 929 0271 11       		.uleb128 0x11
 930 0272 08000000 		.4byte	.LVL24
 931 0276 2C010000 		.4byte	0x12c
 932 027a 11       		.uleb128 0x11
 933 027b 0E000000 		.4byte	.LVL26
 934 027f A6010000 		.4byte	0x1a6
 935 0283 00       		.byte	0
 936 0284 0D       		.uleb128 0xd
 937 0285 20010000 		.4byte	.LASF37
 938 0289 01       		.byte	0x1
 939 028a EC01     		.2byte	0x1ec
 940 028c 00000000 		.4byte	.LFB11
 941 0290 10000000 		.4byte	.LFE11-.LFB11
 942 0294 01       		.uleb128 0x1
 943 0295 9C       		.byte	0x9c
 944 0296 AB020000 		.4byte	0x2ab
 945 029a 0E       		.uleb128 0xe
 946 029b A1010000 		.4byte	.LASF38
 947 029f 01       		.byte	0x1
 948 02a0 EC01     		.2byte	0x1ec
 949 02a2 6B000000 		.4byte	0x6b
 950 02a6 2C010000 		.4byte	.LLST9
 951 02aa 00       		.byte	0
 952 02ab 0C       		.uleb128 0xc
 953 02ac B6000000 		.4byte	.LASF39
 954 02b0 01       		.byte	0x1
 955 02b1 0102     		.2byte	0x201
 956 02b3 6B000000 		.4byte	0x6b
 957 02b7 00000000 		.4byte	.LFB12
 958 02bb 10000000 		.4byte	.LFE12-.LFB12
 959 02bf 01       		.uleb128 0x1
 960 02c0 9C       		.byte	0x9c
 961 02c1 00       		.byte	0
 962              		.section	.debug_abbrev,"",%progbits
 963              	.Ldebug_abbrev0:
 964 0000 01       		.uleb128 0x1
 965 0001 11       		.uleb128 0x11
 966 0002 01       		.byte	0x1
 967 0003 25       		.uleb128 0x25
 968 0004 0E       		.uleb128 0xe
 969 0005 13       		.uleb128 0x13
 970 0006 0B       		.uleb128 0xb
 971 0007 03       		.uleb128 0x3
 972 0008 0E       		.uleb128 0xe
 973 0009 1B       		.uleb128 0x1b
 974 000a 0E       		.uleb128 0xe
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 28


 975 000b 55       		.uleb128 0x55
 976 000c 17       		.uleb128 0x17
 977 000d 11       		.uleb128 0x11
 978 000e 01       		.uleb128 0x1
 979 000f 10       		.uleb128 0x10
 980 0010 17       		.uleb128 0x17
 981 0011 00       		.byte	0
 982 0012 00       		.byte	0
 983 0013 02       		.uleb128 0x2
 984 0014 24       		.uleb128 0x24
 985 0015 00       		.byte	0
 986 0016 0B       		.uleb128 0xb
 987 0017 0B       		.uleb128 0xb
 988 0018 3E       		.uleb128 0x3e
 989 0019 0B       		.uleb128 0xb
 990 001a 03       		.uleb128 0x3
 991 001b 0E       		.uleb128 0xe
 992 001c 00       		.byte	0
 993 001d 00       		.byte	0
 994 001e 03       		.uleb128 0x3
 995 001f 24       		.uleb128 0x24
 996 0020 00       		.byte	0
 997 0021 0B       		.uleb128 0xb
 998 0022 0B       		.uleb128 0xb
 999 0023 3E       		.uleb128 0x3e
 1000 0024 0B       		.uleb128 0xb
 1001 0025 03       		.uleb128 0x3
 1002 0026 08       		.uleb128 0x8
 1003 0027 00       		.byte	0
 1004 0028 00       		.byte	0
 1005 0029 04       		.uleb128 0x4
 1006 002a 16       		.uleb128 0x16
 1007 002b 00       		.byte	0
 1008 002c 03       		.uleb128 0x3
 1009 002d 0E       		.uleb128 0xe
 1010 002e 3A       		.uleb128 0x3a
 1011 002f 0B       		.uleb128 0xb
 1012 0030 3B       		.uleb128 0x3b
 1013 0031 0B       		.uleb128 0xb
 1014 0032 49       		.uleb128 0x49
 1015 0033 13       		.uleb128 0x13
 1016 0034 00       		.byte	0
 1017 0035 00       		.byte	0
 1018 0036 05       		.uleb128 0x5
 1019 0037 16       		.uleb128 0x16
 1020 0038 00       		.byte	0
 1021 0039 03       		.uleb128 0x3
 1022 003a 0E       		.uleb128 0xe
 1023 003b 3A       		.uleb128 0x3a
 1024 003c 0B       		.uleb128 0xb
 1025 003d 3B       		.uleb128 0x3b
 1026 003e 05       		.uleb128 0x5
 1027 003f 49       		.uleb128 0x49
 1028 0040 13       		.uleb128 0x13
 1029 0041 00       		.byte	0
 1030 0042 00       		.byte	0
 1031 0043 06       		.uleb128 0x6
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 29


 1032 0044 35       		.uleb128 0x35
 1033 0045 00       		.byte	0
 1034 0046 49       		.uleb128 0x49
 1035 0047 13       		.uleb128 0x13
 1036 0048 00       		.byte	0
 1037 0049 00       		.byte	0
 1038 004a 07       		.uleb128 0x7
 1039 004b 2E       		.uleb128 0x2e
 1040 004c 00       		.byte	0
 1041 004d 3F       		.uleb128 0x3f
 1042 004e 19       		.uleb128 0x19
 1043 004f 03       		.uleb128 0x3
 1044 0050 0E       		.uleb128 0xe
 1045 0051 3A       		.uleb128 0x3a
 1046 0052 0B       		.uleb128 0xb
 1047 0053 3B       		.uleb128 0x3b
 1048 0054 0B       		.uleb128 0xb
 1049 0055 27       		.uleb128 0x27
 1050 0056 19       		.uleb128 0x19
 1051 0057 11       		.uleb128 0x11
 1052 0058 01       		.uleb128 0x1
 1053 0059 12       		.uleb128 0x12
 1054 005a 06       		.uleb128 0x6
 1055 005b 40       		.uleb128 0x40
 1056 005c 18       		.uleb128 0x18
 1057 005d 9742     		.uleb128 0x2117
 1058 005f 19       		.uleb128 0x19
 1059 0060 00       		.byte	0
 1060 0061 00       		.byte	0
 1061 0062 08       		.uleb128 0x8
 1062 0063 2E       		.uleb128 0x2e
 1063 0064 01       		.byte	0x1
 1064 0065 3F       		.uleb128 0x3f
 1065 0066 19       		.uleb128 0x19
 1066 0067 03       		.uleb128 0x3
 1067 0068 0E       		.uleb128 0xe
 1068 0069 3A       		.uleb128 0x3a
 1069 006a 0B       		.uleb128 0xb
 1070 006b 3B       		.uleb128 0x3b
 1071 006c 0B       		.uleb128 0xb
 1072 006d 27       		.uleb128 0x27
 1073 006e 19       		.uleb128 0x19
 1074 006f 11       		.uleb128 0x11
 1075 0070 01       		.uleb128 0x1
 1076 0071 12       		.uleb128 0x12
 1077 0072 06       		.uleb128 0x6
 1078 0073 40       		.uleb128 0x40
 1079 0074 18       		.uleb128 0x18
 1080 0075 9742     		.uleb128 0x2117
 1081 0077 19       		.uleb128 0x19
 1082 0078 01       		.uleb128 0x1
 1083 0079 13       		.uleb128 0x13
 1084 007a 00       		.byte	0
 1085 007b 00       		.byte	0
 1086 007c 09       		.uleb128 0x9
 1087 007d 0B       		.uleb128 0xb
 1088 007e 01       		.byte	0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 30


 1089 007f 11       		.uleb128 0x11
 1090 0080 01       		.uleb128 0x1
 1091 0081 12       		.uleb128 0x12
 1092 0082 06       		.uleb128 0x6
 1093 0083 00       		.byte	0
 1094 0084 00       		.byte	0
 1095 0085 0A       		.uleb128 0xa
 1096 0086 34       		.uleb128 0x34
 1097 0087 00       		.byte	0
 1098 0088 03       		.uleb128 0x3
 1099 0089 0E       		.uleb128 0xe
 1100 008a 3A       		.uleb128 0x3a
 1101 008b 0B       		.uleb128 0xb
 1102 008c 3B       		.uleb128 0x3b
 1103 008d 0B       		.uleb128 0xb
 1104 008e 49       		.uleb128 0x49
 1105 008f 13       		.uleb128 0x13
 1106 0090 02       		.uleb128 0x2
 1107 0091 17       		.uleb128 0x17
 1108 0092 00       		.byte	0
 1109 0093 00       		.byte	0
 1110 0094 0B       		.uleb128 0xb
 1111 0095 05       		.uleb128 0x5
 1112 0096 00       		.byte	0
 1113 0097 03       		.uleb128 0x3
 1114 0098 0E       		.uleb128 0xe
 1115 0099 3A       		.uleb128 0x3a
 1116 009a 0B       		.uleb128 0xb
 1117 009b 3B       		.uleb128 0x3b
 1118 009c 0B       		.uleb128 0xb
 1119 009d 49       		.uleb128 0x49
 1120 009e 13       		.uleb128 0x13
 1121 009f 02       		.uleb128 0x2
 1122 00a0 18       		.uleb128 0x18
 1123 00a1 00       		.byte	0
 1124 00a2 00       		.byte	0
 1125 00a3 0C       		.uleb128 0xc
 1126 00a4 2E       		.uleb128 0x2e
 1127 00a5 00       		.byte	0
 1128 00a6 3F       		.uleb128 0x3f
 1129 00a7 19       		.uleb128 0x19
 1130 00a8 03       		.uleb128 0x3
 1131 00a9 0E       		.uleb128 0xe
 1132 00aa 3A       		.uleb128 0x3a
 1133 00ab 0B       		.uleb128 0xb
 1134 00ac 3B       		.uleb128 0x3b
 1135 00ad 05       		.uleb128 0x5
 1136 00ae 27       		.uleb128 0x27
 1137 00af 19       		.uleb128 0x19
 1138 00b0 49       		.uleb128 0x49
 1139 00b1 13       		.uleb128 0x13
 1140 00b2 11       		.uleb128 0x11
 1141 00b3 01       		.uleb128 0x1
 1142 00b4 12       		.uleb128 0x12
 1143 00b5 06       		.uleb128 0x6
 1144 00b6 40       		.uleb128 0x40
 1145 00b7 18       		.uleb128 0x18
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 31


 1146 00b8 9742     		.uleb128 0x2117
 1147 00ba 19       		.uleb128 0x19
 1148 00bb 00       		.byte	0
 1149 00bc 00       		.byte	0
 1150 00bd 0D       		.uleb128 0xd
 1151 00be 2E       		.uleb128 0x2e
 1152 00bf 01       		.byte	0x1
 1153 00c0 3F       		.uleb128 0x3f
 1154 00c1 19       		.uleb128 0x19
 1155 00c2 03       		.uleb128 0x3
 1156 00c3 0E       		.uleb128 0xe
 1157 00c4 3A       		.uleb128 0x3a
 1158 00c5 0B       		.uleb128 0xb
 1159 00c6 3B       		.uleb128 0x3b
 1160 00c7 05       		.uleb128 0x5
 1161 00c8 27       		.uleb128 0x27
 1162 00c9 19       		.uleb128 0x19
 1163 00ca 11       		.uleb128 0x11
 1164 00cb 01       		.uleb128 0x1
 1165 00cc 12       		.uleb128 0x12
 1166 00cd 06       		.uleb128 0x6
 1167 00ce 40       		.uleb128 0x40
 1168 00cf 18       		.uleb128 0x18
 1169 00d0 9742     		.uleb128 0x2117
 1170 00d2 19       		.uleb128 0x19
 1171 00d3 01       		.uleb128 0x1
 1172 00d4 13       		.uleb128 0x13
 1173 00d5 00       		.byte	0
 1174 00d6 00       		.byte	0
 1175 00d7 0E       		.uleb128 0xe
 1176 00d8 05       		.uleb128 0x5
 1177 00d9 00       		.byte	0
 1178 00da 03       		.uleb128 0x3
 1179 00db 0E       		.uleb128 0xe
 1180 00dc 3A       		.uleb128 0x3a
 1181 00dd 0B       		.uleb128 0xb
 1182 00de 3B       		.uleb128 0x3b
 1183 00df 05       		.uleb128 0x5
 1184 00e0 49       		.uleb128 0x49
 1185 00e1 13       		.uleb128 0x13
 1186 00e2 02       		.uleb128 0x2
 1187 00e3 17       		.uleb128 0x17
 1188 00e4 00       		.byte	0
 1189 00e5 00       		.byte	0
 1190 00e6 0F       		.uleb128 0xf
 1191 00e7 05       		.uleb128 0x5
 1192 00e8 00       		.byte	0
 1193 00e9 03       		.uleb128 0x3
 1194 00ea 0E       		.uleb128 0xe
 1195 00eb 3A       		.uleb128 0x3a
 1196 00ec 0B       		.uleb128 0xb
 1197 00ed 3B       		.uleb128 0x3b
 1198 00ee 0B       		.uleb128 0xb
 1199 00ef 49       		.uleb128 0x49
 1200 00f0 13       		.uleb128 0x13
 1201 00f1 02       		.uleb128 0x2
 1202 00f2 17       		.uleb128 0x17
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 32


 1203 00f3 00       		.byte	0
 1204 00f4 00       		.byte	0
 1205 00f5 10       		.uleb128 0x10
 1206 00f6 34       		.uleb128 0x34
 1207 00f7 00       		.byte	0
 1208 00f8 03       		.uleb128 0x3
 1209 00f9 0E       		.uleb128 0xe
 1210 00fa 3A       		.uleb128 0x3a
 1211 00fb 0B       		.uleb128 0xb
 1212 00fc 3B       		.uleb128 0x3b
 1213 00fd 0B       		.uleb128 0xb
 1214 00fe 49       		.uleb128 0x49
 1215 00ff 13       		.uleb128 0x13
 1216 0100 02       		.uleb128 0x2
 1217 0101 18       		.uleb128 0x18
 1218 0102 00       		.byte	0
 1219 0103 00       		.byte	0
 1220 0104 11       		.uleb128 0x11
 1221 0105 898201   		.uleb128 0x4109
 1222 0108 00       		.byte	0
 1223 0109 11       		.uleb128 0x11
 1224 010a 01       		.uleb128 0x1
 1225 010b 31       		.uleb128 0x31
 1226 010c 13       		.uleb128 0x13
 1227 010d 00       		.byte	0
 1228 010e 00       		.byte	0
 1229 010f 12       		.uleb128 0x12
 1230 0110 34       		.uleb128 0x34
 1231 0111 00       		.byte	0
 1232 0112 03       		.uleb128 0x3
 1233 0113 0E       		.uleb128 0xe
 1234 0114 3A       		.uleb128 0x3a
 1235 0115 0B       		.uleb128 0xb
 1236 0116 3B       		.uleb128 0x3b
 1237 0117 05       		.uleb128 0x5
 1238 0118 49       		.uleb128 0x49
 1239 0119 13       		.uleb128 0x13
 1240 011a 02       		.uleb128 0x2
 1241 011b 17       		.uleb128 0x17
 1242 011c 00       		.byte	0
 1243 011d 00       		.byte	0
 1244 011e 13       		.uleb128 0x13
 1245 011f 34       		.uleb128 0x34
 1246 0120 00       		.byte	0
 1247 0121 03       		.uleb128 0x3
 1248 0122 0E       		.uleb128 0xe
 1249 0123 3A       		.uleb128 0x3a
 1250 0124 0B       		.uleb128 0xb
 1251 0125 3B       		.uleb128 0x3b
 1252 0126 05       		.uleb128 0x5
 1253 0127 49       		.uleb128 0x49
 1254 0128 13       		.uleb128 0x13
 1255 0129 02       		.uleb128 0x2
 1256 012a 18       		.uleb128 0x18
 1257 012b 00       		.byte	0
 1258 012c 00       		.byte	0
 1259 012d 00       		.byte	0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 33


 1260              		.section	.debug_loc,"",%progbits
 1261              	.Ldebug_loc0:
 1262              	.LLST0:
 1263 0000 2A000000 		.4byte	.LVL0
 1264 0004 5A000000 		.4byte	.LVL1
 1265 0008 0100     		.2byte	0x1
 1266 000a 52       		.byte	0x52
 1267 000b 00000000 		.4byte	0
 1268 000f 00000000 		.4byte	0
 1269              	.LLST1:
 1270 0013 00000000 		.4byte	.LVL3
 1271 0017 08000000 		.4byte	.LVL4
 1272 001b 0100     		.2byte	0x1
 1273 001d 50       		.byte	0x50
 1274 001e 08000000 		.4byte	.LVL4
 1275 0022 14000000 		.4byte	.LFE6
 1276 0026 0400     		.2byte	0x4
 1277 0028 F3       		.byte	0xf3
 1278 0029 01       		.uleb128 0x1
 1279 002a 50       		.byte	0x50
 1280 002b 9F       		.byte	0x9f
 1281 002c 00000000 		.4byte	0
 1282 0030 00000000 		.4byte	0
 1283              	.LLST2:
 1284 0034 00000000 		.4byte	.LVL5
 1285 0038 06000000 		.4byte	.LVL6
 1286 003c 0100     		.2byte	0x1
 1287 003e 50       		.byte	0x50
 1288 003f 06000000 		.4byte	.LVL6
 1289 0043 18000000 		.4byte	.LFE7
 1290 0047 0400     		.2byte	0x4
 1291 0049 F3       		.byte	0xf3
 1292 004a 01       		.uleb128 0x1
 1293 004b 50       		.byte	0x50
 1294 004c 9F       		.byte	0x9f
 1295 004d 00000000 		.4byte	0
 1296 0051 00000000 		.4byte	0
 1297              	.LLST3:
 1298 0055 00000000 		.4byte	.LVL7
 1299 0059 09000000 		.4byte	.LVL8-1
 1300 005d 0100     		.2byte	0x1
 1301 005f 50       		.byte	0x50
 1302 0060 09000000 		.4byte	.LVL8-1
 1303 0064 D8000000 		.4byte	.LFE4
 1304 0068 0400     		.2byte	0x4
 1305 006a F3       		.byte	0xf3
 1306 006b 01       		.uleb128 0x1
 1307 006c 50       		.byte	0x50
 1308 006d 9F       		.byte	0x9f
 1309 006e 00000000 		.4byte	0
 1310 0072 00000000 		.4byte	0
 1311              	.LLST4:
 1312 0076 00000000 		.4byte	.LVL7
 1313 007a 09000000 		.4byte	.LVL8-1
 1314 007e 0100     		.2byte	0x1
 1315 0080 51       		.byte	0x51
 1316 0081 09000000 		.4byte	.LVL8-1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 34


 1317 0085 D8000000 		.4byte	.LFE4
 1318 0089 0400     		.2byte	0x4
 1319 008b F3       		.byte	0xf3
 1320 008c 01       		.uleb128 0x1
 1321 008d 51       		.byte	0x51
 1322 008e 9F       		.byte	0x9f
 1323 008f 00000000 		.4byte	0
 1324 0093 00000000 		.4byte	0
 1325              	.LLST5:
 1326 0097 1C000000 		.4byte	.LVL11
 1327 009b 2A000000 		.4byte	.LVL12
 1328 009f 0100     		.2byte	0x1
 1329 00a1 52       		.byte	0x52
 1330 00a2 34000000 		.4byte	.LVL13
 1331 00a6 36000000 		.4byte	.LVL14
 1332 00aa 0100     		.2byte	0x1
 1333 00ac 52       		.byte	0x52
 1334 00ad 36000000 		.4byte	.LVL14
 1335 00b1 38000000 		.4byte	.LVL15
 1336 00b5 0500     		.2byte	0x5
 1337 00b7 73       		.byte	0x73
 1338 00b8 00       		.sleb128 0
 1339 00b9 31       		.byte	0x31
 1340 00ba 1A       		.byte	0x1a
 1341 00bb 9F       		.byte	0x9f
 1342 00bc 44000000 		.4byte	.LVL16
 1343 00c0 A2000000 		.4byte	.LVL18
 1344 00c4 0100     		.2byte	0x1
 1345 00c6 52       		.byte	0x52
 1346 00c7 A4000000 		.4byte	.LVL19
 1347 00cb A6000000 		.4byte	.LVL20
 1348 00cf 0100     		.2byte	0x1
 1349 00d1 52       		.byte	0x52
 1350 00d2 B6000000 		.4byte	.LVL21
 1351 00d6 C2000000 		.4byte	.LVL22
 1352 00da 0100     		.2byte	0x1
 1353 00dc 52       		.byte	0x52
 1354 00dd 00000000 		.4byte	0
 1355 00e1 00000000 		.4byte	0
 1356              	.LLST6:
 1357 00e5 0C000000 		.4byte	.LVL9
 1358 00e9 4E000000 		.4byte	.LVL17
 1359 00ed 0100     		.2byte	0x1
 1360 00ef 54       		.byte	0x54
 1361 00f0 00000000 		.4byte	0
 1362 00f4 00000000 		.4byte	0
 1363              	.LLST7:
 1364 00f8 00000000 		.4byte	.LVL23
 1365 00fc 07000000 		.4byte	.LVL24-1
 1366 0100 0100     		.2byte	0x1
 1367 0102 50       		.byte	0x50
 1368 0103 07000000 		.4byte	.LVL24-1
 1369 0107 5C000000 		.4byte	.LFE9
 1370 010b 0400     		.2byte	0x4
 1371 010d F3       		.byte	0xf3
 1372 010e 01       		.uleb128 0x1
 1373 010f 50       		.byte	0x50
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 35


 1374 0110 9F       		.byte	0x9f
 1375 0111 00000000 		.4byte	0
 1376 0115 00000000 		.4byte	0
 1377              	.LLST8:
 1378 0119 0A000000 		.4byte	.LVL25
 1379 011d 56000000 		.4byte	.LVL29
 1380 0121 0100     		.2byte	0x1
 1381 0123 55       		.byte	0x55
 1382 0124 00000000 		.4byte	0
 1383 0128 00000000 		.4byte	0
 1384              	.LLST9:
 1385 012c 00000000 		.4byte	.LVL30
 1386 0130 04000000 		.4byte	.LVL31
 1387 0134 0100     		.2byte	0x1
 1388 0136 50       		.byte	0x50
 1389 0137 04000000 		.4byte	.LVL31
 1390 013b 10000000 		.4byte	.LFE11
 1391 013f 0400     		.2byte	0x4
 1392 0141 F3       		.byte	0xf3
 1393 0142 01       		.uleb128 0x1
 1394 0143 50       		.byte	0x50
 1395 0144 9F       		.byte	0x9f
 1396 0145 00000000 		.4byte	0
 1397 0149 00000000 		.4byte	0
 1398              		.section	.debug_aranges,"",%progbits
 1399 0000 7C000000 		.4byte	0x7c
 1400 0004 0200     		.2byte	0x2
 1401 0006 00000000 		.4byte	.Ldebug_info0
 1402 000a 04       		.byte	0x4
 1403 000b 00       		.byte	0
 1404 000c 0000     		.2byte	0
 1405 000e 0000     		.2byte	0
 1406 0010 00000000 		.4byte	.LFB0
 1407 0014 1C000000 		.4byte	.LFE0-.LFB0
 1408 0018 00000000 		.4byte	.LFB1
 1409 001c 1C000000 		.4byte	.LFE1-.LFB1
 1410 0020 00000000 		.4byte	.LFB2
 1411 0024 6C000000 		.4byte	.LFE2-.LFB2
 1412 0028 00000000 		.4byte	.LFB3
 1413 002c 20000000 		.4byte	.LFE3-.LFB3
 1414 0030 00000000 		.4byte	.LFB5
 1415 0034 0C000000 		.4byte	.LFE5-.LFB5
 1416 0038 00000000 		.4byte	.LFB6
 1417 003c 14000000 		.4byte	.LFE6-.LFB6
 1418 0040 00000000 		.4byte	.LFB7
 1419 0044 18000000 		.4byte	.LFE7-.LFB7
 1420 0048 00000000 		.4byte	.LFB8
 1421 004c 10000000 		.4byte	.LFE8-.LFB8
 1422 0050 00000000 		.4byte	.LFB10
 1423 0054 10000000 		.4byte	.LFE10-.LFB10
 1424 0058 00000000 		.4byte	.LFB4
 1425 005c D8000000 		.4byte	.LFE4-.LFB4
 1426 0060 00000000 		.4byte	.LFB9
 1427 0064 5C000000 		.4byte	.LFE9-.LFB9
 1428 0068 00000000 		.4byte	.LFB11
 1429 006c 10000000 		.4byte	.LFE11-.LFB11
 1430 0070 00000000 		.4byte	.LFB12
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 36


 1431 0074 10000000 		.4byte	.LFE12-.LFB12
 1432 0078 00000000 		.4byte	0
 1433 007c 00000000 		.4byte	0
 1434              		.section	.debug_ranges,"",%progbits
 1435              	.Ldebug_ranges0:
 1436 0000 00000000 		.4byte	.LFB0
 1437 0004 1C000000 		.4byte	.LFE0
 1438 0008 00000000 		.4byte	.LFB1
 1439 000c 1C000000 		.4byte	.LFE1
 1440 0010 00000000 		.4byte	.LFB2
 1441 0014 6C000000 		.4byte	.LFE2
 1442 0018 00000000 		.4byte	.LFB3
 1443 001c 20000000 		.4byte	.LFE3
 1444 0020 00000000 		.4byte	.LFB5
 1445 0024 0C000000 		.4byte	.LFE5
 1446 0028 00000000 		.4byte	.LFB6
 1447 002c 14000000 		.4byte	.LFE6
 1448 0030 00000000 		.4byte	.LFB7
 1449 0034 18000000 		.4byte	.LFE7
 1450 0038 00000000 		.4byte	.LFB8
 1451 003c 10000000 		.4byte	.LFE8
 1452 0040 00000000 		.4byte	.LFB10
 1453 0044 10000000 		.4byte	.LFE10
 1454 0048 00000000 		.4byte	.LFB4
 1455 004c D8000000 		.4byte	.LFE4
 1456 0050 00000000 		.4byte	.LFB9
 1457 0054 5C000000 		.4byte	.LFE9
 1458 0058 00000000 		.4byte	.LFB11
 1459 005c 10000000 		.4byte	.LFE11
 1460 0060 00000000 		.4byte	.LFB12
 1461 0064 10000000 		.4byte	.LFE12
 1462 0068 00000000 		.4byte	0
 1463 006c 00000000 		.4byte	0
 1464              		.section	.debug_line,"",%progbits
 1465              	.Ldebug_line0:
 1466 0000 B8010000 		.section	.debug_str,"MS",%progbits,1
 1466      02006700 
 1466      00000201 
 1466      FB0E0D00 
 1466      01010101 
 1467              	.LASF35:
 1468 0000 63757272 		.ascii	"currDiv\000"
 1468      44697600 
 1469              	.LASF15:
 1470 0008 72656731 		.ascii	"reg16\000"
 1470      3600
 1471              	.LASF23:
 1472 000e 4252414B 		.ascii	"BRAKE_ADC_theACLK_ClearModeRegister\000"
 1472      455F4144 
 1472      435F7468 
 1472      6541434C 
 1472      4B5F436C 
 1473              	.LASF2:
 1474 0032 73686F72 		.ascii	"short int\000"
 1474      7420696E 
 1474      7400
 1475              	.LASF27:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 37


 1476 003c 4252414B 		.ascii	"BRAKE_ADC_theACLK_SetDividerRegister\000"
 1476      455F4144 
 1476      435F7468 
 1476      6541434C 
 1476      4B5F5365 
 1477              	.LASF10:
 1478 0061 75696E74 		.ascii	"uint16\000"
 1478      313600
 1479              	.LASF24:
 1480 0068 4252414B 		.ascii	"BRAKE_ADC_theACLK_GetDividerRegister\000"
 1480      455F4144 
 1480      435F7468 
 1480      6541434C 
 1480      4B5F4765 
 1481              	.LASF16:
 1482 008d 4252414B 		.ascii	"BRAKE_ADC_theACLK_Start\000"
 1482      455F4144 
 1482      435F7468 
 1482      6541434C 
 1482      4B5F5374 
 1483              	.LASF9:
 1484 00a5 75696E74 		.ascii	"uint8\000"
 1484      3800
 1485              	.LASF28:
 1486 00ab 636C6B44 		.ascii	"clkDivider\000"
 1486      69766964 
 1486      657200
 1487              	.LASF39:
 1488 00b6 4252414B 		.ascii	"BRAKE_ADC_theACLK_GetPhaseRegister\000"
 1488      455F4144 
 1488      435F7468 
 1488      6541434C 
 1488      4B5F4765 
 1489              	.LASF11:
 1490 00d9 666C6F61 		.ascii	"float\000"
 1490      7400
 1491              	.LASF6:
 1492 00df 6C6F6E67 		.ascii	"long long int\000"
 1492      206C6F6E 
 1492      6720696E 
 1492      7400
 1493              	.LASF29:
 1494 00ed 72657374 		.ascii	"restart\000"
 1494      61727400 
 1495              	.LASF4:
 1496 00f5 6C6F6E67 		.ascii	"long int\000"
 1496      20696E74 
 1496      00
 1497              	.LASF25:
 1498 00fe 4252414B 		.ascii	"BRAKE_ADC_theACLK_GetModeRegister\000"
 1498      455F4144 
 1498      435F7468 
 1498      6541434C 
 1498      4B5F4765 
 1499              	.LASF37:
 1500 0120 4252414B 		.ascii	"BRAKE_ADC_theACLK_SetPhaseRegister\000"
 1500      455F4144 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 38


 1500      435F7468 
 1500      6541434C 
 1500      4B5F5365 
 1501              	.LASF33:
 1502 0143 4252414B 		.ascii	"BRAKE_ADC_theACLK_SetSourceRegister\000"
 1502      455F4144 
 1502      435F7468 
 1502      6541434C 
 1502      4B5F5365 
 1503              	.LASF41:
 1504 0167 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\BRAKE_ADC_theACLK.c\000"
 1504      6E657261 
 1504      7465645F 
 1504      536F7572 
 1504      63655C50 
 1505              	.LASF36:
 1506 0194 6F6C6453 		.ascii	"oldSrc\000"
 1506      726300
 1507              	.LASF21:
 1508 019b 73746174 		.ascii	"state\000"
 1508      6500
 1509              	.LASF38:
 1510 01a1 636C6B50 		.ascii	"clkPhase\000"
 1510      68617365 
 1510      00
 1511              	.LASF32:
 1512 01aa 63757272 		.ascii	"currSrc\000"
 1512      53726300 
 1513              	.LASF1:
 1514 01b2 756E7369 		.ascii	"unsigned char\000"
 1514      676E6564 
 1514      20636861 
 1514      7200
 1515              	.LASF22:
 1516 01c0 6D6F6465 		.ascii	"modeBitMask\000"
 1516      4269744D 
 1516      61736B00 
 1517              	.LASF0:
 1518 01cc 7369676E 		.ascii	"signed char\000"
 1518      65642063 
 1518      68617200 
 1519              	.LASF7:
 1520 01d8 6C6F6E67 		.ascii	"long long unsigned int\000"
 1520      206C6F6E 
 1520      6720756E 
 1520      7369676E 
 1520      65642069 
 1521              	.LASF8:
 1522 01ef 756E7369 		.ascii	"unsigned int\000"
 1522      676E6564 
 1522      20696E74 
 1522      00
 1523              	.LASF3:
 1524 01fc 73686F72 		.ascii	"short unsigned int\000"
 1524      7420756E 
 1524      7369676E 
 1524      65642069 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 39


 1524      6E7400
 1525              	.LASF13:
 1526 020f 63686172 		.ascii	"char\000"
 1526      00
 1527              	.LASF42:
 1528 0214 433A5C55 		.ascii	"C:\\Users\\mitchell\\Documents\\FSAE\\E-Throttle\\P"
 1528      73657273 
 1528      5C6D6974 
 1528      6368656C 
 1528      6C5C446F 
 1529 0241 536F435C 		.ascii	"SoC\\E-Throttle.cydsn\000"
 1529      452D5468 
 1529      726F7474 
 1529      6C652E63 
 1529      7964736E 
 1530              	.LASF40:
 1531 0256 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 1531      4320342E 
 1531      392E3320 
 1531      32303135 
 1531      30333033 
 1532 0289 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 1532      20726576 
 1532      6973696F 
 1532      6E203232 
 1532      31323230 
 1533 02bc 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 1533      66756E63 
 1533      74696F6E 
 1533      2D736563 
 1533      74696F6E 
 1534              	.LASF34:
 1535 02e4 636C6B53 		.ascii	"clkSource\000"
 1535      6F757263 
 1535      6500
 1536              	.LASF18:
 1537 02ee 4252414B 		.ascii	"BRAKE_ADC_theACLK_StopBlock\000"
 1537      455F4144 
 1537      435F7468 
 1537      6541434C 
 1537      4B5F5374 
 1538              	.LASF30:
 1539 030a 6F6C6444 		.ascii	"oldDivider\000"
 1539      69766964 
 1539      657200
 1540              	.LASF14:
 1541 0315 72656738 		.ascii	"reg8\000"
 1541      00
 1542              	.LASF5:
 1543 031a 6C6F6E67 		.ascii	"long unsigned int\000"
 1543      20756E73 
 1543      69676E65 
 1543      6420696E 
 1543      7400
 1544              	.LASF12:
 1545 032c 646F7562 		.ascii	"double\000"
 1545      6C6500
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\cctIZs7y.s 			page 40


 1546              	.LASF31:
 1547 0333 656E6162 		.ascii	"enabled\000"
 1547      6C656400 
 1548              	.LASF26:
 1549 033b 4252414B 		.ascii	"BRAKE_ADC_theACLK_GetSourceRegister\000"
 1549      455F4144 
 1549      435F7468 
 1549      6541434C 
 1549      4B5F4765 
 1550              	.LASF19:
 1551 035f 4252414B 		.ascii	"BRAKE_ADC_theACLK_StandbyPower\000"
 1551      455F4144 
 1551      435F7468 
 1551      6541434C 
 1551      4B5F5374 
 1552              	.LASF20:
 1553 037e 4252414B 		.ascii	"BRAKE_ADC_theACLK_SetModeRegister\000"
 1553      455F4144 
 1553      435F7468 
 1553      6541434C 
 1553      4B5F5365 
 1554              	.LASF17:
 1555 03a0 4252414B 		.ascii	"BRAKE_ADC_theACLK_Stop\000"
 1555      455F4144 
 1555      435F7468 
 1555      6541434C 
 1555      4B5F5374 
 1556              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
