# FPGA_SOC_Filter2D
HLS Filter2D IP 設計

![螢幕擷取畫面 2022-08-08 154943](https://user-images.githubusercontent.com/21367375/183368350-dddd58a0-9e6c-4ea2-8ebc-e31e3a8f4d1a.png)

image_filters 模塊
![螢幕擷取畫面 2022-08-08 155030](https://user-images.githubusercontent.com/21367375/183368370-4512b1a8-94ed-4aa1-a4cd-991e75c9aefc.png)
