# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Final_Implementation.srcs/sources_1/new/memory_512_16bit.vhd" \
"../../../../Final_Implementation.srcs/sim_1/new/mem_512_16bit_tb.vhd" \

# Do not sort compile order
nosort
