// Seed: 4052845926
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_16 = 1 / ~id_14;
  assign id_12 = 1;
  wire id_17;
  assign id_15 = id_17;
  initial begin
    wait (id_16);
  end
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input uwire id_4
);
  wor  id_6;
  wire id_7;
  module_0(
      id_7, id_6, id_7, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_7, id_7, id_7, id_7, id_7
  );
  assign id_6 = 1'd0;
endmodule
