Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Fri Mar  8 15:52:03 2019
| Host         : cse166pc-17 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   665 |
| Unused register locations in slices containing registers |  1392 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           11 |
|      4 |           18 |
|      6 |            7 |
|      8 |           54 |
|     10 |           40 |
|     12 |           17 |
|     14 |           24 |
|    16+ |          494 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7754 |          888 |
| No           | No                    | Yes                    |             148 |           29 |
| No           | Yes                   | No                     |            4152 |          612 |
| Yes          | No                    | No                     |            7546 |          835 |
| Yes          | No                    | Yes                    |             136 |           17 |
| Yes          | Yes                   | No                     |           14056 |         1645 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                                                                         Enable Signal                                                                                                                         |                                                                                                                Set/Reset Signal                                                                                                                | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_reset2                                                                                      |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_reset2                                                                                      |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                    |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK2  |                                                                                                                                                                                                                                                               | system_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                    |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_0                                                 | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst_i_1_n_0                                                                                   |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                              |                                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                                                                              |                                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_2_n_0                                                                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                        |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2                                                                                                           |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2                                                                                                           |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK2  |                                                                                                                                                                                                                                                               | system_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_i_1_n_0                                                                                                                                                                                      |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                          |                                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK2  |                                                                                                                                                                                                                                                               | system_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                   |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                        |                                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[5]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[5]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push                                                                                                                                            |                                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/dvi2rgb_0/U0/LockLostReset_i_1_n_0                                                                                                                                                                                                    |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                        |                                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                   | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state[1]_i_1_n_0                                                                                                                                                                                 | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset                                                                                                                                                                    |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                                                                                  |                                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK2  |                                                                                                                                                                                                                                                               | system_i/dvi2rgb_0/U0/aRst_int                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                        | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[5]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/rgb2dvi_0/U0/aRstLck                                                                                                                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                        | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[5]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                          |                                                                                                                                                                                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                 |                1 |              6 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_de_mux0                                                                                                                                                                                      |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i       |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i         |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2                                                                                                          |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2                                                                                                          |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_wr_fifo                                                                                                                        |                                                                                                                                                                                                                                                |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/could_multi_bursts.arlen_buf[3]_i_1_n_0                                                                                                                                                                 | system_i/toplevel_0/U0/reset                                                                                                                                                                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE[0]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE[0]_i_1_n_0                                                                                                                                                                                                   | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                       | system_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_2_n_0                                                                                                                                                                                                  | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[15]                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/reset_counts1                                                                                                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/reset                                                                                                                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_0                                                                                                                                                                               | system_i/toplevel_0/U0/reset                                                                                                                                                                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                            | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                1 |              8 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/p_0_in                                                                                                                                                                                                                           | system_i/v_tc_in/U0/reset                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                 |                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/m_areset_dly[3]                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/reset                                                                                                                                            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/reset                                                                                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_areset_dly[3]                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/reset                                                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                              | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                  |                2 |              8 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1_n_0                                                                                                                                                                           |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0_i_1_n_0                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r[3]_i_1_n_0                                                                              |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1_n_0                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1_n_0                                                                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1_n_0                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1_n_0                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_i_1_n_0                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r[3]_i_1_n_0                                                                              |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[3]                                                                                                                  |                1 |              8 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/proc_sys_reset_1/U0/EXT_LPF/Lpf_reset                                                                                                                                                                                                 |                2 |              8 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_7_out                                                                                                                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1_n_0                                                                                                                                    |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1_n_0                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK2  | system_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                                     | system_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_1_n_0                                                                                                                                      |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK2  | system_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                                     | system_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_1_n_0                                                                                                                                      |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                                   | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                        |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_1_out                                                                                                                                                                              |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr[3]_i_1_n_0                                                                                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].r_issuing_cnt[3]_i_1_n_0                                                                                                                                                     | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_1_out                                                                                                                                                                          |                1 |              8 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/v_tc_out/U0/U_TC_TOP/all_lock_d0                                                                                                                                                                                                      |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_wdc_statcnt[3]_i_1_n_0                                                                                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_1_in                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                           | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].w_issuing_cnt[3]_i_1_n_0                                                                                                                                                     | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                                                         | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                              |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/S_READY                                                                                                                                                |                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/all_idle_i_1_n_0                                                                                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/s_areset_dly[3]                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/err_i_i_1_n_0                                                                                                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly[3]                                                                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                    |                2 |              8 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                             | system_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                 |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                    |                3 |             10 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                             | system_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                 |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1_n_0                                                                                                         | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |                1 |             10 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                         | system_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                         |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/rst_ps7_0_100M/U0/EXT_LPF/Lpf_reset                                                                                                                                                                                                   |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_2_n_0                                                                                                                                        | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                         |                1 |             10 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                |                2 |             10 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                             | system_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                 |                1 |             10 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                |                2 |             10 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                         | system_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                         |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[4]_i_1_n_0                                                                                                          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |                1 |             10 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                |                2 |             10 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                         | system_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                         |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                           | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[10]                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i[4]_i_1_n_0                                                                                                                                                           |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                           | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/p_2_out                                                                                                                                                                        |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_2_n_0                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                 |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK2  | system_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                                                                                                                                    | system_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                   |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/frame_number_i                                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_0                                                                                             |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/p_24_out                                                                                                                                                                                  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame[4]_i_1_n_0                                                                                                                |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[10]                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i[4]_i_1_n_0                                                                                                                                                           |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                       | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst_i_1_n_0                                                                                   |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy   |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_i_1_n_0                                                                                                                                                   |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/cdc2dmac_fsync                                                                                                                                                                                        | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame[4]_i_1_n_0                                                                                                                |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_2_n_0                                                                                                                                        | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/reset_counts1                                                                                                                                                   |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/proc_sys_reset_0/U0/EXT_LPF/Lpf_reset                                                                                                                                                                                                 |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_incr_dbeat_cntr                                                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                           |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next                                                                                                                                    | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_1_n_0                                                                                      |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[4]_i_1_n_0                  |                                                                                                                                                                                                                                                |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                 |                                                                                                                                                                                                                                                |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                               |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/next                                                                                                                                    | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_1_n_0                                                                                      |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/b.b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                     | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst_i_1_n_0                                                                                   |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth[5]_i_1_n_0                                                                                                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                           |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth[5]_i_1_n_0                                                                                                                             | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                           |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth[5]_i_1_n_0                                                                                                                   | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                           |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter[5]_i_1_n_0                                                                                                                                                                           | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset                                                                                                                                                                    |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |             12 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/p_0_in                                                                                                                                                                                                                          | system_i/v_tc_out/U0/reset                                                                                                                                                                                                                     |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_1_in                                                |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/GEN_STS_GRTR_THAN_8.undrflo_err_i_1_n_0                                                                                                                           |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_interconnect_0/s01_couplers/s01_regslice/inst/reset                                                                                                                                                                               |                1 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/p_12_in                                                                                                                                                                                                 | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/could_multi_bursts.loop_cnt[5]_i_1_n_0                                                                                                                                                   |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                            | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awready_out_i_i_1_n_0                                                                                                                                            |                1 |             12 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | system_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                                                                                                  |                1 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                        | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                                                                                                  |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                            | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awready_out_i_i_1_n_0                                                                                                                                            |                1 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                                                                                                    |                1 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[9]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                |                1 |             14 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                 |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_d1_i_1_n_0                                                                                                                                                                      |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_d1_i_1_n_0                                                                                                                                                                     |                1 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |                4 |             14 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                          |                1 |             14 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                 |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                      |                                                                                                                                                                                                                                                |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i[6]_i_1_n_0                       |                                                                                                                                                                                                                                                |                2 |             14 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/p_2_out[6]                                                                                                                                                                                                                   | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                1 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                        | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                        |                                                                                                                                                                                                                                                |                1 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                     | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                      |                1 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                        |                                                                                                                                                                                                                                                |                1 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                    | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst_i_1_n_0                                                                                   |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[9]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                    |                3 |             14 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                          |                2 |             14 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/p_2_out[6]                                                                                                                                                                                                                  | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                2 |             14 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                 |                2 |             14 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                          |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                               | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                           |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/reset                                                                                                                                          |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                         | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                        | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                        | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                        | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                        | system_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                          | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                                           |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                    |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                   | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                             | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                   |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                |                                                                                                                                                                                                                                                |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync                                                                                                                                                            |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[3]_i_1_n_0                                                                                                                                                                                          | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[13]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                              | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                          | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_2_n_0                                                                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[7]_i_1_n_0                                                                                                        |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                          | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[25]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                          | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_2_n_0                                                                                                                                                                                          | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[19]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame[4]_i_1_n_0                                                                                                                |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                          | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                          | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                     |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                         | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_0                                                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                             |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued0                                                                                                                                                         |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued0                                                                                                                                                             |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[0]                                                                                                                                                             | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1_n_0                                                                                                                       |                1 |             16 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/time_control_regs_int[18][6]                                                                                                                                                                                                | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                2 |             16 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pDataIn[7]_i_1_n_0                                                                                                                                                                              |                3 |             16 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/time_control_regs_int[18][6]                                                                                                                                                                                                 | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0                                                                                                                                                         | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                          |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                               | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                    |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2_n_0                                                                                                                                                         | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1_n_0                                                                                                                                          |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                               | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                    |                2 |             16 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pDataIn[7]_i_1_n_0                                                                                                                                                                              |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                    |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_0                                                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                              |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK2  | system_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/axi_dynclk_0/U0/RST                                                                                                                                                                                                                   |                4 |             16 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                        | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                         |                3 |             16 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                         | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                         |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3[31]_i_1_n_0                                                                                                                                                         |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[12]                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1_n_0                                                                                                                       |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                   |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/S_AXI_WREADY                                                                                                                                     | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                           |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                |                2 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                         |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                            |                                                                                                                                                                                                                                                |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK2  |                                                                                                                                                                                                                                                               | system_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                  |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy           |                5 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/p_11_out                                                                                                                                                                                               |                2 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/p_4_out                                                                                                                                                                                                |                2 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                        |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_wr_en_pf                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_i_1_n_0                                                                                 |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                    |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                            |                2 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                    |                2 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1_n_0                                                                                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                    |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1_n_0                                                                     | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst_i_1_n_0                                                                                   |                4 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/p_23_in                                                                                                                                                                                                 | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/sect_addr_buf[11]_i_1_n_0                                                                                                                                                                |                2 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                                 |                2 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT         | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                                 |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                     | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                                      |                2 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                         |                2 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_1_out                                                                                                                                                |                2 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                        | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                         |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/reset                                                                                                                                                                               |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/fifo_rdata/empty_n                                                                                                                                                                                      | system_i/toplevel_0/U0/reset                                                                                                                                                                                                                   |                3 |             20 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                      |                2 |             20 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0                                                                                                                                                                       |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT              | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                                      |                2 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_1_out                                                                                                                                               |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                       |                4 |             22 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                                 | system_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                               |                2 |             22 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                                 | system_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                               |                2 |             22 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                                 | system_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                               |                3 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame[4]_i_1_n_0                                                                                                                     |                4 |             22 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn[7]_i_1_n_0                                                                                                                                                                              |                4 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/scndry_reset2                                                                                     |                3 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                             |                3 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                         |                4 |             22 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i0                                                                                      |                4 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |                5 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_counter[10]_i_1_n_0                                                                                                                                                         |                4 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy |                2 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0      |                                                                                                                                                                                                                                                |                2 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/scndry_reset2                                                                                     |                2 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/agg_result_V_1_i_reg_382                                                                                                                                                                                                               | system_i/toplevel_0/U0/agg_result_V_1_i_reg_382[11]_i_1_n_0                                                                                                                                                                                    |                2 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/i_reg_1085[0]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                |                3 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/b_1_vld_in                                                                                                                                                                                                                             | system_i/toplevel_0/U0/p_0111_1_fu_128                                                                                                                                                                                                         |                4 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/ap_phi_mux_i_i_phi_fu_353_p41                                                                                                                                                                                                          | system_i/toplevel_0/U0/i_i_reg_349                                                                                                                                                                                                             |                4 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/ap_CS_fsm_state29                                                                                                                                                                                                                      | system_i/toplevel_0/U0/numberOfPixelsVisted                                                                                                                                                                                                    |                4 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                                                                                                                      | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                  |                2 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                         |                3 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                                 |                3 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                                                                                                                                    | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                  |                2 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                        |                3 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start[11]_i_1_n_0                                                                                                                                                                                    | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                  |                2 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start[11]_i_1_n_0                                                                                                                                                                                    | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                  |                2 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_start[11]_i_1_n_0                                                                                                                                                                                  | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                  |                2 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_2_n_0                                                                                                                                                                                       | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                  |                2 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori[11]_i_1_n_0                                                                                                                                                                          | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                  |                2 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total[11]_i_1_n_0                                                                                                                                                                                      | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                  |                4 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                           | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                        |                3 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                                                                                                                                  | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_1_n_0                                                                                                                                                                        |                3 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count                                                                                                                                                                                             | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_count[0]_i_1_n_0                                                                                                                                                        |                3 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_count                                                                                                                                                                                              | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                                                                                                                          |                3 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/last_chroma                                                                                                                                                                                              | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                  |                2 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count                                                                                                                                                                                             | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.vblank_count[0]_i_1_n_0                                                                                                                                                        |                3 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                                                                                                              | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[0]_i_1_n_0                                                                                                                                                          |                3 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_d_reg_n_0                                                                                                                                                                       | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                                                                                                                                 |                3 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                                                                                                                                    | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                  |                3 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                                                                                                                        | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                  |                3 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                                                                                                                        | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                  |                2 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                                                                                                                        | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                  |                3 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                                                                                                                        | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                  |                2 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                  |                4 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                                                                                                                      | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                  |                2 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int[11]_i_1_n_0                                                                                                                                                                               | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[0]_i_1_n_0                                                                                                                                                                        |                3 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int                                                                                                                                                                              | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int[11]_i_1_n_0                                                                                                                                                   |                2 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                                                                                                                                   | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                  |                3 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int                                                                                                                                                                                  | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int[11]_i_1_n_0                                                                                                                                                       |                5 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                                       | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                  |                3 |             24 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int                                                                                                                                                                                          | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                  |                2 |             24 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                                                                                                                         | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                   |                3 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                |                6 |             24 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                  |                6 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                |                3 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                |                4 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                |                3 |             24 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_2_n_0                                                                                                                                                                          | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                                                                                                                           |                3 |             24 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_d                                                                                                                                                                                            | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                                                                                                                                  |                3 |             24 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                                                                                                                                     | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                   |                3 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                                                                                     |                                                                                                                                                                                                                                                |                2 |             24 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                                                                                                                         | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                    |                2 |             24 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                                                                                                                         | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                   |                3 |             24 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                                                                                                                       | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                   |                2 |             24 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                                                                                                                                    | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                   |                2 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                                      |                2 |             24 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                                                                                                               | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[0]_i_1_n_0                                                                                                                                                           |                3 |             24 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/last_chroma                                                                                                                                                                                               | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                    |                2 |             24 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                                                                                                                                   | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_1_n_0                                                                                                                                                                         |                3 |             24 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                                                 | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[0]_i_1_n_0                                                                                                                                                                         |                3 |             24 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                                        | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                   |                2 |             24 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                                                                                                                       | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                    |                2 |             24 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int                                                                                                                                                                                           | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                   |                2 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[40]                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                 |                2 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                    |                5 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/ap_NS_fsm[17]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                4 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/x_i_mid2_reg_11400                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                4 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/tmp_i1_5_reg_11510                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                4 |             26 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy                                                                               |                4 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/tmp_13_i_reg_10900                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                4 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/result_V_reg_11970                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                5 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[20]                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                 |                3 |             26 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                   |                7 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/lhs_V_3_cast_reg_11671                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                4 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                         |                3 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                             |                2 |             26 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                     | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                              |                4 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy                                                                              |                3 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/ap_CS_fsm_state20                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                |                3 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/ap_CS_fsm_state21                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                |                4 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/ap_CS_fsm_state29                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                |                4 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                              |                                                                                                                                                                                                                                                |                4 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                         |                4 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/current_V_1_reg_11560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                |                4 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1_n_0                                                                                                        |                2 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/p_4_out                                                                                                                                        |                5 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.all_lines_xfred_i_2_n_0                                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/p_6_out                                                                                                                                                                             |                6 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                       |                5 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                |                2 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/S_READY                                                                                                                                              |                                                                                                                                                                                                                                                |                2 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2_n_0                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/p_7_out                                                                                                                                                                             |                5 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK2  | system_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_rep[6]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                |                4 |             28 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1_n_0                                                                                                                                                                       |                5 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/reset_counts1                                                                                                                                                   |                6 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1_n_0                                                                                                             |                3 |             28 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_1_n_0                                                                                                                                                                       |                6 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_2_n_0                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0                                                                                                 |                5 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/exitcond_reg_9530                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                |                6 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_wr_en_pf                                 |                                                                                                                                                                                                                                                |                2 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy   |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[21]                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                 |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[22]                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                 |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                       |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[41]                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                 |                2 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_wr_en_pf                                   | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy   |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready                                                                                                                               |                                                                                                                                                                                                                                                |                2 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                             |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_2_n_0                                                                                                                                                                                                       | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_1_n_0                                                                                                                                                                                        |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                            |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst_busy                                                                               |                5 |             32 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pAllVld__0                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                2 |             32 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pAllVld__0                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                2 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                     |                                                                                                                                                                                                                                                |                2 |             32 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pAllVld__0                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                2 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                            |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[42]                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                 |                2 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                            |                3 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_wr_en_pf                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy           |                5 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0                                                            |                                                                                                                                                                                                                                                |                5 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/ap_CS_fsm_pp2_stage0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                |                5 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy           |                5 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst_i_1_n_0                                                                                   |                9 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_0                                                   | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst_i_1_n_0                                                                                   |                6 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                           |                8 |             38 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                                      |                                                                                                                                                                                                                                                |                3 |             38 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                 |                                                                                                                                                                                                                                                |                3 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/sect_cnt[19]_i_1_n_0                                                                                                                                                                                    | system_i/toplevel_0/U0/reset                                                                                                                                                                                                                   |                5 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_wr_fifo                                                                                                                        |                                                                                                                                                                                                                                                |                3 |             40 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                    |                6 |             42 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[0]                                                                                                                                                             | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                         |                6 |             42 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                          | system_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                6 |             42 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/genr_control_regs_int[3][31]                                                                                                                                                                                                 | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                4 |             44 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/genr_control_regs_int[3][31]                                                                                                                                                                                                | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                6 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/p_5_out                                                                                                                                           |                5 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync                                                                                                                                                            |                4 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                     | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync                                                                                                                                                            |                4 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[12]                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/reset_counts1                                                                                                                                                   |                6 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                    |                4 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_i_1_n_0                                                                                 |                5 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                           | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_i_1_n_0                                                                                 |                6 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                          |                6 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                       |                7 |             46 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0                                                                                    | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst_busy                                                                               |                6 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                            |                                                                                                                                                                                                                                                |                4 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[71]_i_1_n_0                         |                                                                                                                                                                                                                                                |                3 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                               |                                                                                                                                                                                                                                                |                4 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK2  | system_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                                                                                                                         | system_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                           |                6 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK2  | system_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                                                                                                                         | system_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                           |                6 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK2  | system_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                                                                                                                         | system_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                           |                6 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0                                                                                                                                            | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                    |                3 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/core_control_regs_int[15][27]                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                4 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/core_control_regs_int[14][27]                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                7 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/core_control_regs_int[11][27]                                                                                                                                                                                                | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                4 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/core_control_regs_int[10][27]                                                                                                                                                                                                | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                5 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color                                                                                                                                                                                   |                                                                                                                                                                                                                                                |                6 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/core_control_regs_int[0][27]                                                                                                                                                                                                 | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                4 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int                                                                                                                                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                   |                5 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int                                                                                                                                                                                        | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                   |                5 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/core_control_regs_int[16][27]                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                4 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/core_control_regs_int[13][27]                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                7 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/core_control_regs_int[12][27]                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                4 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/core_control_regs_int[4][27]                                                                                                                                                                                                | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                4 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/core_control_regs_int[5][27]                                                                                                                                                                                                | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                6 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/core_control_regs_int[11][27]                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                5 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/core_control_regs_int[10][27]                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                5 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/core_control_regs_int[0][27]                                                                                                                                                                                                | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                4 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/core_control_regs_int[6][27]                                                                                                                                                                                                | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                6 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/core_control_regs_int[9][27]                                                                                                                                                                                                 | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                4 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/core_control_regs_int[4][27]                                                                                                                                                                                                 | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                4 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/core_control_regs_int[3][27]                                                                                                                                                                                                | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                4 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/core_control_regs_int[5][27]                                                                                                                                                                                                 | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                4 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/core_control_regs_int[6][27]                                                                                                                                                                                                 | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                4 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/core_control_regs_int[2][27]                                                                                                                                                                                                | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                6 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/core_control_regs_int[7][27]                                                                                                                                                                                                 | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                5 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/core_control_regs_int[3][27]                                                                                                                                                                                                 | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                4 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/core_control_regs_int[8][27]                                                                                                                                                                                                 | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                5 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/core_control_regs_int[7][27]                                                                                                                                                                                                | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                5 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/core_control_regs_int[2][27]                                                                                                                                                                                                 | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                4 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/core_control_regs_int[1][27]                                                                                                                                                                                                 | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                5 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/core_control_regs_int[16][27]                                                                                                                                                                                                | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                3 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/core_control_regs_int[15][27]                                                                                                                                                                                                | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                6 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/core_control_regs_int[14][27]                                                                                                                                                                                                | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                4 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/core_control_regs_int[1][27]                                                                                                                                                                                                | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                4 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/core_control_regs_int[13][27]                                                                                                                                                                                                | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                4 |             48 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/core_control_regs_int[12][27]                                                                                                                                                                                                | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                4 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/core_control_regs_int[8][27]                                                                                                                                                                                                | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                4 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                                                                                                                                   | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                  |                3 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int                                                                                                                                                                                       | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                  |                4 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                                       | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                  |                5 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/core_control_regs_int[9][27]                                                                                                                                                                                                | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                5 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int                                                                                                                                                                                     | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                  |                4 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/FIFO_RD_EN                                                                                                                                                                                                          | system_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_de_mux0                                                                                                                                                                                      |                4 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int[11]_i_1_n_0                                                                                                                                                                               | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                  |                7 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0                                                                                                                                           | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                  |                3 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori[11]_i_1_n_0                                                                                                                                                                              | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                  |                3 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start[11]_i_1_n_0                                                                                                                                                                                   | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                  |                7 |             48 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_hori[11]_i_1_n_0                                                                                                                                                                            | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                  |                3 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                     | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                             |                9 |             50 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]                                                                                                                                                                                                 | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                8 |             50 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/genr_control_regs_int[0][31]                                                                                                                                                                                                | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                4 |             50 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0                                                                                   | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst_busy                                                                              |                7 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                                                                                     |                                                                                                                                                                                                                                                |                4 |             50 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                                                 | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                   |                7 |             50 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/time_control_regs_int[27][28]                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                6 |             52 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/time_control_regs_int[20][28]                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                6 |             52 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/time_control_regs_int[16][28]                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                6 |             52 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/time_control_regs_int[28][28]                                                                                                                                                                                                | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                5 |             52 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/time_control_regs_int[27][28]                                                                                                                                                                                                | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                5 |             52 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/time_control_regs_int[26][28]                                                                                                                                                                                                | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                4 |             52 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                                                                                                                              | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_11_out                                                                                                                                                                                  |                4 |             52 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/time_control_regs_int[25][28]                                                                                                                                                                                                | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                5 |             52 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/time_control_regs_int[24][28]                                                                                                                                                                                                | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                5 |             52 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/time_control_regs_int[23][28]                                                                                                                                                                                                | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                6 |             52 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/time_control_regs_int[22][28]                                                                                                                                                                                                | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                6 |             52 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/time_control_regs_int[21][28]                                                                                                                                                                                                | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                7 |             52 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/time_control_regs_int[16][28]                                                                                                                                                                                                | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                8 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                             |                                                                                                                                                                                                                                                |               13 |             52 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_VIDEO_CTRL/time_control_regs_int[20][28]                                                                                                                                                                                                | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |                7 |             52 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/time_control_regs_int[21][28]                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                6 |             52 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/time_control_regs_int[22][28]                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                6 |             52 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/time_control_regs_int[28][28]                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                6 |             52 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                                                                                                                               | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                    |                5 |             52 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/time_control_regs_int[23][28]                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                6 |             52 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/time_control_regs_int[24][28]                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                6 |             52 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/time_control_regs_int[25][28]                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                4 |             52 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/time_control_regs_int[26][28]                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |                6 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_1_in                                                               |                                                                                                                                                                                                                                                |                4 |             54 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/S_AXIS_TREADY                                                        |                                                                                                                                                                                                                                                |                4 |             56 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_rst_busy                                                                              |                8 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out[23]_i_1_n_0                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s2mm_axis_linebuf_reset_out                                                                                                                                                         |                9 |             58 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                           | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s2mm_axis_linebuf_reset_out                                                                                                                                                         |                4 |             58 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/ap_NS_fsm146_out                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                |                5 |             60 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/I_RREADY                                                                                                                                                                                                                               | system_i/toplevel_0/U0/indvar_reg_304                                                                                                                                                                                                          |                9 |             60 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/p_12_in                                                                                                                                                                                                 | system_i/toplevel_0/U0/reset                                                                                                                                                                                                                   |                6 |             60 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                        | system_i/toplevel_0/U0/toplevel_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_0                                                                                                                                                                        |               15 |             60 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/indvar_next_reg_9570                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                |                8 |             60 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/ap_CS_fsm_state5                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                |                6 |             60 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/p_23_in                                                                                                                                                                                                 | system_i/toplevel_0/U0/reset                                                                                                                                                                                                                   |                6 |             60 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                         |                8 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[43]                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                 |                9 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_AXILiteS_s_axi_U/p_0_in19_out                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                5 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/p_21_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                8 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_AXILiteS_s_axi_U/p_0_in21_out                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                6 |             64 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg_n_0_[3][0]                                                                                                                                        |               11 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                8 |             64 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg_n_0_[3][0]                                                                                                                                         |               10 |             64 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]                                                                                                                                         |                5 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                6 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_AXILiteS_s_axi_U/p_0_in17_out                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                7 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[44]                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                 |                9 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[45]                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                 |                6 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[25]                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                 |                6 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[23]                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                 |                8 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[24]                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1                                                                                                                                 |                8 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                     | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                             |                8 |             64 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]                                                                                                                                        |                5 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/ap_NS_fsm[17]                                                                                                                                                                                                                          | system_i/toplevel_0/U0/y_mid2_reg_1003[31]_i_1_n_0                                                                                                                                                                                             |                5 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                       |                9 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                       |                6 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/y_i_mid2_reg_11340                                                                                                                                                                                                                     | system_i/toplevel_0/U0/y_i_mid2_reg_1134                                                                                                                                                                                                       |                6 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/y_2_reg_11460                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                9 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/r_1_vld_reg                                                                                                                                                                                                                            | system_i/toplevel_0/U0/reset                                                                                                                                                                                                                   |                7 |             64 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                             | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                          |                8 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/g_1_vld_reg                                                                                                                                                                                                                            | system_i/toplevel_0/U0/reset                                                                                                                                                                                                                   |                8 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/b_1_vld_reg                                                                                                                                                                                                                            | system_i/toplevel_0/U0/reset                                                                                                                                                                                                                   |                8 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                            |                                                                                                                                                                                                                                                |                9 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         |                                                                                                                                                                                                                                                |                6 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                 | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                           |               23 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr04_out                                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr0                                                                             |                9 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/ap_CS_fsm_state22                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                |                7 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                  |                                                                                                                                                                                                                                                |                6 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                               |                                                                                                                                                                                                                                                |                7 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/MAXI_addr_read_reg_9620                                                                                                                                                                                                                |                                                                                                                                                                                                                                                |                5 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/frame_counter_div[0]_i_1_n_0                                                                                                                                                      |                8 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/axi_gpio_video/U0/bus2ip_reset                                                                                                                                                                                                        |                8 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |               10 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/frame_counter0                                                                                                                                                                                   | system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/frame_counter                                                                                                                                                                     |                8 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                                                                                          | system_i/toplevel_0/U0/reset                                                                                                                                                                                                                   |                5 |             66 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2][34]                                                                                                                                                           |                9 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                   |               11 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |               11 |             66 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2][34]                                                                                                                                                            |                7 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                       |               12 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                                                         | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                           |                8 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                                   | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                           |                9 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                |                9 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[33]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                |                7 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_1_in                                                                  |                                                                                                                                                                                                                                                |                5 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                            |               12 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                        |                                                                                                                                                                                                                                                |                9 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                     |                6 |             70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                                                                               |                                                                                                                                                                                                                                                |                5 |             70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/S_READY                                                                                                                                                                              |                                                                                                                                                                                                                                                |                6 |             70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[35]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                |                8 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                            |                7 |             72 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_pntr_plus1_pf_carry                                                                                                     | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy                                                                               |                9 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_pntr_plus1_pf_carry                                                                                                    | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy                                                                              |               10 |             74 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                              |                                                                                                                                                                                                                                                |               19 |             74 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_fifo_ainit_nosync                                                                                                                                                            |                7 |             76 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[0]                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                    |               10 |             76 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_1_n_0                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_fifo_ainit_nosync                                                                                                                                                            |               10 |             76 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[1]                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                    |               11 |             76 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[61]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                |               14 |             76 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/S_AXIS_TREADY                                                           |                                                                                                                                                                                                                                                |                7 |             76 |
|  system_i/processing_system7_0/inst/FCLK_CLK2  |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |               13 |             76 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                                                             |                                                                                                                                                                                                                                                |                6 |             82 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/fifo_rdata/push                                                                                                                                                                                         | system_i/toplevel_0/U0/reset                                                                                                                                                                                                                   |                8 |             82 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                |                9 |             84 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[56]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                |               12 |             84 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |               18 |             84 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                                                             |                                                                                                                                                                                                                                                |                6 |             84 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                           |                9 |             84 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                    |               10 |             84 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                           | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |               16 |             86 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/s01_couplers/s01_regslice/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                |                7 |             86 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[56]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                |               11 |             86 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                      |                8 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                           | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |               22 |             90 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                      |                7 |             90 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/S_READY                                                                                                                                              |                                                                                                                                                                                                                                                |               13 |             94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                |                8 |             94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/S_READY                                                                                                                                            |                                                                                                                                                                                                                                                |               10 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                |                7 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                             |                8 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                          | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued2                                                                                                                                                         |                8 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S_READY                                                                                                                                            |                                                                                                                                                                                                                                                |                9 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                |                9 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_wr_fifo                                                                                                                                                |                                                                                                                                                                                                                                                |                7 |            100 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid_i_2_n_0                                                                                                                                                        | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid0                                                                                                                                                |                8 |            100 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_wr_fifo                                                                                                                                                |                                                                                                                                                                                                                                                |                7 |            100 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid_i_2_n_0                                                                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid0                                                                                                                                                    |                9 |            100 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/v_tc_out/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                  |               16 |            102 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awready_out_i_i_1_n_0                                                                                                                                            |               12 |            102 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |               14 |            108 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |            120 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/align_len                                                                                                                                                                                               | system_i/toplevel_0/U0/reset                                                                                                                                                                                                                   |               12 |            120 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |            120 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               17 |            120 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1_n_0                                                                                                                                                                           | system_i/toplevel_0/U0/reset                                                                                                                                                                                                                   |                9 |            122 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/b_1_vld_reg2                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                |               12 |            128 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/indvar_flatten_next_reg_11290                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |               16 |            128 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY                                                                                                                           | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                           |               17 |            128 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                |               20 |            128 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               |                                                                                                                                                                                                                                                |               15 |            128 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/ap_CS_fsm_state19                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                |               17 |            128 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY                                                                                                                                     | system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                           |               11 |            132 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                    |                                                                                                                                                                                                                                                |               11 |            134 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/r.r_pipe/S_READY                                                                                                                                                                                   |                                                                                                                                                                                                                                                |               14 |            134 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/p_1_in                                                                                    |                                                                                                                                                                                                                                                |               22 |            134 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/S_READY                                                                                   |                                                                                                                                                                                                                                                |               14 |            134 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                    |                                                                                                                                                                                                                                                |               11 |            140 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/toplevel_MAXI_m_axi_U/bus_read/next_rreq                                                                                                                                                                                               | system_i/toplevel_0/U0/reset                                                                                                                                                                                                                   |               16 |            140 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/r.r_pipe/S_READY                                                                                                                                                                                   |                                                                                                                                                                                                                                                |               13 |            140 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/S_READY                                                                                                                                                |                                                                                                                                                                                                                                                |               11 |            140 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                 |                                                                                                                                                                                                                                                |               11 |            140 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/s01_couplers/s01_regslice/inst/w.w_pipe/p_1_in                                                                                                                                                                                    |                                                                                                                                                                                                                                                |               16 |            146 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/s01_couplers/s01_regslice/inst/w.w_pipe/S_READY                                                                                                                                                                                   |                                                                                                                                                                                                                                                |               16 |            146 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/ap_CS_fsm_state23                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                |               16 |            152 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/p_1_in                                                                                                                                                                                    |                                                                                                                                                                                                                                                |               11 |            152 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/S_READY                                                                                                                                                                                   |                                                                                                                                                                                                                                                |               18 |            152 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/ap_CS_fsm_state18                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                |               16 |            154 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out[67]_i_1_n_0                                                                             | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                    |               23 |            156 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                    |               16 |            156 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/toplevel_0/U0/reset                                                                                                                                                                                                                   |               33 |            160 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/v_vid_in_axi4s_0/inst/VID_RESET0                                                                                                                                                                                                      |               17 |            162 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/mmap_rst                                                                                                                                                    |               23 |            164 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/ap_CS_fsm_state2                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                |               20 |            190 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/r_1_data_reg[31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |               18 |            192 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                             |                                                                                                                                                                                                                                                |               15 |            196 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/ap_CS_fsm_state41                                                                                                                                                                                                                      | system_i/toplevel_0/U0/indvar_flatten9_reg_316                                                                                                                                                                                                 |               24 |            218 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/toplevel_0/U0/ap_phi_mux_indvar_flatten_phi_fu_364_p41                                                                                                                                                                                               | system_i/toplevel_0/U0/indvar_flatten_reg_360                                                                                                                                                                                                  |               28 |            218 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                       |               18 |            218 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                          |                                                                                                                                                                                                                                                |               17 |            218 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |               29 |            222 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_reg_update                                                                                                                                                                  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid[12]_i_1_n_0                                                                                         |               27 |            282 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/video_reg_update                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid[12]_i_1_n_0                                                                                     |               26 |            282 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               | system_i/v_tc_in/U0/reset                                                                                                                                                                                                                      |               37 |            288 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               | system_i/v_tc_out/U0/reset                                                                                                                                                                                                                     |               37 |            292 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                  | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                      |               30 |            346 |
|  system_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |              170 |           1464 |
|  system_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |              245 |           1772 |
|  system_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |              233 |           2216 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O            |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |              240 |           2272 |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


