# chisel
To explore chisel to generate verilog code 
