<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/amdgpu_ring.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - amdgpu_ring.h<span style="font-size: 80%;"> (source / <a href="amdgpu_ring.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">33</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-12-09 01:23:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2016 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  * Authors: Christian KÃ¶nig</a>
<a name="23"><span class="lineNum">      23 </span>            :  */</a>
<a name="24"><span class="lineNum">      24 </span>            : #ifndef __AMDGPU_RING_H__</a>
<a name="25"><span class="lineNum">      25 </span>            : #define __AMDGPU_RING_H__</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;drm/amdgpu_drm.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;drm/gpu_scheduler.h&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &lt;drm/drm_print.h&gt;</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : struct amdgpu_device;</a>
<a name="32"><span class="lineNum">      32 </span>            : struct amdgpu_ring;</a>
<a name="33"><span class="lineNum">      33 </span>            : struct amdgpu_ib;</a>
<a name="34"><span class="lineNum">      34 </span>            : struct amdgpu_cs_parser;</a>
<a name="35"><span class="lineNum">      35 </span>            : struct amdgpu_job;</a>
<a name="36"><span class="lineNum">      36 </span>            : struct amdgpu_vm;</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            : /* max number of rings */</a>
<a name="39"><span class="lineNum">      39 </span>            : #define AMDGPU_MAX_RINGS                28</a>
<a name="40"><span class="lineNum">      40 </span>            : #define AMDGPU_MAX_HWIP_RINGS           8</a>
<a name="41"><span class="lineNum">      41 </span>            : #define AMDGPU_MAX_GFX_RINGS            2</a>
<a name="42"><span class="lineNum">      42 </span>            : #define AMDGPU_MAX_COMPUTE_RINGS        8</a>
<a name="43"><span class="lineNum">      43 </span>            : #define AMDGPU_MAX_VCE_RINGS            3</a>
<a name="44"><span class="lineNum">      44 </span>            : #define AMDGPU_MAX_UVD_ENC_RINGS        2</a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span>            : enum amdgpu_ring_priority_level {</a>
<a name="47"><span class="lineNum">      47 </span>            :         AMDGPU_RING_PRIO_0,</a>
<a name="48"><span class="lineNum">      48 </span>            :         AMDGPU_RING_PRIO_1,</a>
<a name="49"><span class="lineNum">      49 </span>            :         AMDGPU_RING_PRIO_DEFAULT = 1,</a>
<a name="50"><span class="lineNum">      50 </span>            :         AMDGPU_RING_PRIO_2,</a>
<a name="51"><span class="lineNum">      51 </span>            :         AMDGPU_RING_PRIO_MAX</a>
<a name="52"><span class="lineNum">      52 </span>            : };</a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span>            : /* some special values for the owner field */</a>
<a name="55"><span class="lineNum">      55 </span>            : #define AMDGPU_FENCE_OWNER_UNDEFINED    ((void *)0ul)</a>
<a name="56"><span class="lineNum">      56 </span>            : #define AMDGPU_FENCE_OWNER_VM           ((void *)1ul)</a>
<a name="57"><span class="lineNum">      57 </span>            : #define AMDGPU_FENCE_OWNER_KFD          ((void *)2ul)</a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span>            : #define AMDGPU_FENCE_FLAG_64BIT         (1 &lt;&lt; 0)</a>
<a name="60"><span class="lineNum">      60 </span>            : #define AMDGPU_FENCE_FLAG_INT           (1 &lt;&lt; 1)</a>
<a name="61"><span class="lineNum">      61 </span>            : #define AMDGPU_FENCE_FLAG_TC_WB_ONLY    (1 &lt;&lt; 2)</a>
<a name="62"><span class="lineNum">      62 </span>            : </a>
<a name="63"><span class="lineNum">      63 </span>            : #define to_amdgpu_ring(s) container_of((s), struct amdgpu_ring, sched)</a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span>            : #define AMDGPU_IB_POOL_SIZE     (1024 * 1024)</a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span>            : enum amdgpu_ring_type {</a>
<a name="68"><span class="lineNum">      68 </span>            :         AMDGPU_RING_TYPE_GFX            = AMDGPU_HW_IP_GFX,</a>
<a name="69"><span class="lineNum">      69 </span>            :         AMDGPU_RING_TYPE_COMPUTE        = AMDGPU_HW_IP_COMPUTE,</a>
<a name="70"><span class="lineNum">      70 </span>            :         AMDGPU_RING_TYPE_SDMA           = AMDGPU_HW_IP_DMA,</a>
<a name="71"><span class="lineNum">      71 </span>            :         AMDGPU_RING_TYPE_UVD            = AMDGPU_HW_IP_UVD,</a>
<a name="72"><span class="lineNum">      72 </span>            :         AMDGPU_RING_TYPE_VCE            = AMDGPU_HW_IP_VCE,</a>
<a name="73"><span class="lineNum">      73 </span>            :         AMDGPU_RING_TYPE_UVD_ENC        = AMDGPU_HW_IP_UVD_ENC,</a>
<a name="74"><span class="lineNum">      74 </span>            :         AMDGPU_RING_TYPE_VCN_DEC        = AMDGPU_HW_IP_VCN_DEC,</a>
<a name="75"><span class="lineNum">      75 </span>            :         AMDGPU_RING_TYPE_VCN_ENC        = AMDGPU_HW_IP_VCN_ENC,</a>
<a name="76"><span class="lineNum">      76 </span>            :         AMDGPU_RING_TYPE_VCN_JPEG       = AMDGPU_HW_IP_VCN_JPEG,</a>
<a name="77"><span class="lineNum">      77 </span>            :         AMDGPU_RING_TYPE_KIQ,</a>
<a name="78"><span class="lineNum">      78 </span>            :         AMDGPU_RING_TYPE_MES</a>
<a name="79"><span class="lineNum">      79 </span>            : };</a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span>            : enum amdgpu_ib_pool_type {</a>
<a name="82"><span class="lineNum">      82 </span>            :         /* Normal submissions to the top of the pipeline. */</a>
<a name="83"><span class="lineNum">      83 </span>            :         AMDGPU_IB_POOL_DELAYED,</a>
<a name="84"><span class="lineNum">      84 </span>            :         /* Immediate submissions to the bottom of the pipeline. */</a>
<a name="85"><span class="lineNum">      85 </span>            :         AMDGPU_IB_POOL_IMMEDIATE,</a>
<a name="86"><span class="lineNum">      86 </span>            :         /* Direct submission to the ring buffer during init and reset. */</a>
<a name="87"><span class="lineNum">      87 </span>            :         AMDGPU_IB_POOL_DIRECT,</a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span>            :         AMDGPU_IB_POOL_MAX</a>
<a name="90"><span class="lineNum">      90 </span>            : };</a>
<a name="91"><span class="lineNum">      91 </span>            : </a>
<a name="92"><span class="lineNum">      92 </span>            : struct amdgpu_ib {</a>
<a name="93"><span class="lineNum">      93 </span>            :         struct amdgpu_sa_bo             *sa_bo;</a>
<a name="94"><span class="lineNum">      94 </span>            :         uint32_t                        length_dw;</a>
<a name="95"><span class="lineNum">      95 </span>            :         uint64_t                        gpu_addr;</a>
<a name="96"><span class="lineNum">      96 </span>            :         uint32_t                        *ptr;</a>
<a name="97"><span class="lineNum">      97 </span>            :         uint32_t                        flags;</a>
<a name="98"><span class="lineNum">      98 </span>            : };</a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span>            : struct amdgpu_sched {</a>
<a name="101"><span class="lineNum">     101 </span>            :         u32                             num_scheds;</a>
<a name="102"><span class="lineNum">     102 </span>            :         struct drm_gpu_scheduler        *sched[AMDGPU_MAX_HWIP_RINGS];</a>
<a name="103"><span class="lineNum">     103 </span>            : };</a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span>            : /*</a>
<a name="106"><span class="lineNum">     106 </span>            :  * Fences.</a>
<a name="107"><span class="lineNum">     107 </span>            :  */</a>
<a name="108"><span class="lineNum">     108 </span>            : struct amdgpu_fence_driver {</a>
<a name="109"><span class="lineNum">     109 </span>            :         uint64_t                        gpu_addr;</a>
<a name="110"><span class="lineNum">     110 </span>            :         volatile uint32_t               *cpu_addr;</a>
<a name="111"><span class="lineNum">     111 </span>            :         /* sync_seq is protected by ring emission lock */</a>
<a name="112"><span class="lineNum">     112 </span>            :         uint32_t                        sync_seq;</a>
<a name="113"><span class="lineNum">     113 </span>            :         atomic_t                        last_seq;</a>
<a name="114"><span class="lineNum">     114 </span>            :         bool                            initialized;</a>
<a name="115"><span class="lineNum">     115 </span>            :         struct amdgpu_irq_src           *irq_src;</a>
<a name="116"><span class="lineNum">     116 </span>            :         unsigned                        irq_type;</a>
<a name="117"><span class="lineNum">     117 </span>            :         struct timer_list               fallback_timer;</a>
<a name="118"><span class="lineNum">     118 </span>            :         unsigned                        num_fences_mask;</a>
<a name="119"><span class="lineNum">     119 </span>            :         spinlock_t                      lock;</a>
<a name="120"><span class="lineNum">     120 </span>            :         struct dma_fence                **fences;</a>
<a name="121"><span class="lineNum">     121 </span>            : };</a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span>            : extern const struct drm_sched_backend_ops amdgpu_sched_ops;</a>
<a name="124"><span class="lineNum">     124 </span>            : </a>
<a name="125"><span class="lineNum">     125 </span>            : void amdgpu_fence_driver_clear_job_fences(struct amdgpu_ring *ring);</a>
<a name="126"><span class="lineNum">     126 </span>            : void amdgpu_fence_driver_force_completion(struct amdgpu_ring *ring);</a>
<a name="127"><span class="lineNum">     127 </span>            : </a>
<a name="128"><span class="lineNum">     128 </span>            : int amdgpu_fence_driver_init_ring(struct amdgpu_ring *ring);</a>
<a name="129"><span class="lineNum">     129 </span>            : int amdgpu_fence_driver_start_ring(struct amdgpu_ring *ring,</a>
<a name="130"><span class="lineNum">     130 </span>            :                                    struct amdgpu_irq_src *irq_src,</a>
<a name="131"><span class="lineNum">     131 </span>            :                                    unsigned irq_type);</a>
<a name="132"><span class="lineNum">     132 </span>            : void amdgpu_fence_driver_hw_init(struct amdgpu_device *adev);</a>
<a name="133"><span class="lineNum">     133 </span>            : void amdgpu_fence_driver_hw_fini(struct amdgpu_device *adev);</a>
<a name="134"><span class="lineNum">     134 </span>            : int amdgpu_fence_driver_sw_init(struct amdgpu_device *adev);</a>
<a name="135"><span class="lineNum">     135 </span>            : void amdgpu_fence_driver_sw_fini(struct amdgpu_device *adev);</a>
<a name="136"><span class="lineNum">     136 </span>            : int amdgpu_fence_emit(struct amdgpu_ring *ring, struct dma_fence **fence, struct amdgpu_job *job,</a>
<a name="137"><span class="lineNum">     137 </span>            :                       unsigned flags);</a>
<a name="138"><span class="lineNum">     138 </span>            : int amdgpu_fence_emit_polling(struct amdgpu_ring *ring, uint32_t *s,</a>
<a name="139"><span class="lineNum">     139 </span>            :                               uint32_t timeout);</a>
<a name="140"><span class="lineNum">     140 </span>            : bool amdgpu_fence_process(struct amdgpu_ring *ring);</a>
<a name="141"><span class="lineNum">     141 </span>            : int amdgpu_fence_wait_empty(struct amdgpu_ring *ring);</a>
<a name="142"><span class="lineNum">     142 </span>            : signed long amdgpu_fence_wait_polling(struct amdgpu_ring *ring,</a>
<a name="143"><span class="lineNum">     143 </span>            :                                       uint32_t wait_seq,</a>
<a name="144"><span class="lineNum">     144 </span>            :                                       signed long timeout);</a>
<a name="145"><span class="lineNum">     145 </span>            : unsigned amdgpu_fence_count_emitted(struct amdgpu_ring *ring);</a>
<a name="146"><span class="lineNum">     146 </span>            : void amdgpu_fence_driver_isr_toggle(struct amdgpu_device *adev, bool stop);</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            : /*</a>
<a name="149"><span class="lineNum">     149 </span>            :  * Rings.</a>
<a name="150"><span class="lineNum">     150 </span>            :  */</a>
<a name="151"><span class="lineNum">     151 </span>            : </a>
<a name="152"><span class="lineNum">     152 </span>            : /* provided by hw blocks that expose a ring buffer for commands */</a>
<a name="153"><span class="lineNum">     153 </span>            : struct amdgpu_ring_funcs {</a>
<a name="154"><span class="lineNum">     154 </span>            :         enum amdgpu_ring_type   type;</a>
<a name="155"><span class="lineNum">     155 </span>            :         uint32_t                align_mask;</a>
<a name="156"><span class="lineNum">     156 </span>            :         u32                     nop;</a>
<a name="157"><span class="lineNum">     157 </span>            :         bool                    support_64bit_ptrs;</a>
<a name="158"><span class="lineNum">     158 </span>            :         bool                    no_user_fence;</a>
<a name="159"><span class="lineNum">     159 </span>            :         bool                    secure_submission_supported;</a>
<a name="160"><span class="lineNum">     160 </span>            :         unsigned                vmhub;</a>
<a name="161"><span class="lineNum">     161 </span>            :         unsigned                extra_dw;</a>
<a name="162"><span class="lineNum">     162 </span>            : </a>
<a name="163"><span class="lineNum">     163 </span>            :         /* ring read/write ptr handling */</a>
<a name="164"><span class="lineNum">     164 </span>            :         u64 (*get_rptr)(struct amdgpu_ring *ring);</a>
<a name="165"><span class="lineNum">     165 </span>            :         u64 (*get_wptr)(struct amdgpu_ring *ring);</a>
<a name="166"><span class="lineNum">     166 </span>            :         void (*set_wptr)(struct amdgpu_ring *ring);</a>
<a name="167"><span class="lineNum">     167 </span>            :         /* validating and patching of IBs */</a>
<a name="168"><span class="lineNum">     168 </span>            :         int (*parse_cs)(struct amdgpu_cs_parser *p,</a>
<a name="169"><span class="lineNum">     169 </span>            :                         struct amdgpu_job *job,</a>
<a name="170"><span class="lineNum">     170 </span>            :                         struct amdgpu_ib *ib);</a>
<a name="171"><span class="lineNum">     171 </span>            :         int (*patch_cs_in_place)(struct amdgpu_cs_parser *p,</a>
<a name="172"><span class="lineNum">     172 </span>            :                                  struct amdgpu_job *job,</a>
<a name="173"><span class="lineNum">     173 </span>            :                                  struct amdgpu_ib *ib);</a>
<a name="174"><span class="lineNum">     174 </span>            :         /* constants to calculate how many DW are needed for an emit */</a>
<a name="175"><span class="lineNum">     175 </span>            :         unsigned emit_frame_size;</a>
<a name="176"><span class="lineNum">     176 </span>            :         unsigned emit_ib_size;</a>
<a name="177"><span class="lineNum">     177 </span>            :         /* command emit functions */</a>
<a name="178"><span class="lineNum">     178 </span>            :         void (*emit_ib)(struct amdgpu_ring *ring,</a>
<a name="179"><span class="lineNum">     179 </span>            :                         struct amdgpu_job *job,</a>
<a name="180"><span class="lineNum">     180 </span>            :                         struct amdgpu_ib *ib,</a>
<a name="181"><span class="lineNum">     181 </span>            :                         uint32_t flags);</a>
<a name="182"><span class="lineNum">     182 </span>            :         void (*emit_fence)(struct amdgpu_ring *ring, uint64_t addr,</a>
<a name="183"><span class="lineNum">     183 </span>            :                            uint64_t seq, unsigned flags);</a>
<a name="184"><span class="lineNum">     184 </span>            :         void (*emit_pipeline_sync)(struct amdgpu_ring *ring);</a>
<a name="185"><span class="lineNum">     185 </span>            :         void (*emit_vm_flush)(struct amdgpu_ring *ring, unsigned vmid,</a>
<a name="186"><span class="lineNum">     186 </span>            :                               uint64_t pd_addr);</a>
<a name="187"><span class="lineNum">     187 </span>            :         void (*emit_hdp_flush)(struct amdgpu_ring *ring);</a>
<a name="188"><span class="lineNum">     188 </span>            :         void (*emit_gds_switch)(struct amdgpu_ring *ring, uint32_t vmid,</a>
<a name="189"><span class="lineNum">     189 </span>            :                                 uint32_t gds_base, uint32_t gds_size,</a>
<a name="190"><span class="lineNum">     190 </span>            :                                 uint32_t gws_base, uint32_t gws_size,</a>
<a name="191"><span class="lineNum">     191 </span>            :                                 uint32_t oa_base, uint32_t oa_size);</a>
<a name="192"><span class="lineNum">     192 </span>            :         /* testing functions */</a>
<a name="193"><span class="lineNum">     193 </span>            :         int (*test_ring)(struct amdgpu_ring *ring);</a>
<a name="194"><span class="lineNum">     194 </span>            :         int (*test_ib)(struct amdgpu_ring *ring, long timeout);</a>
<a name="195"><span class="lineNum">     195 </span>            :         /* insert NOP packets */</a>
<a name="196"><span class="lineNum">     196 </span>            :         void (*insert_nop)(struct amdgpu_ring *ring, uint32_t count);</a>
<a name="197"><span class="lineNum">     197 </span>            :         void (*insert_start)(struct amdgpu_ring *ring);</a>
<a name="198"><span class="lineNum">     198 </span>            :         void (*insert_end)(struct amdgpu_ring *ring);</a>
<a name="199"><span class="lineNum">     199 </span>            :         /* pad the indirect buffer to the necessary number of dw */</a>
<a name="200"><span class="lineNum">     200 </span>            :         void (*pad_ib)(struct amdgpu_ring *ring, struct amdgpu_ib *ib);</a>
<a name="201"><span class="lineNum">     201 </span>            :         unsigned (*init_cond_exec)(struct amdgpu_ring *ring);</a>
<a name="202"><span class="lineNum">     202 </span>            :         void (*patch_cond_exec)(struct amdgpu_ring *ring, unsigned offset);</a>
<a name="203"><span class="lineNum">     203 </span>            :         /* note usage for clock and power gating */</a>
<a name="204"><span class="lineNum">     204 </span>            :         void (*begin_use)(struct amdgpu_ring *ring);</a>
<a name="205"><span class="lineNum">     205 </span>            :         void (*end_use)(struct amdgpu_ring *ring);</a>
<a name="206"><span class="lineNum">     206 </span>            :         void (*emit_switch_buffer) (struct amdgpu_ring *ring);</a>
<a name="207"><span class="lineNum">     207 </span>            :         void (*emit_cntxcntl) (struct amdgpu_ring *ring, uint32_t flags);</a>
<a name="208"><span class="lineNum">     208 </span>            :         void (*emit_rreg)(struct amdgpu_ring *ring, uint32_t reg,</a>
<a name="209"><span class="lineNum">     209 </span>            :                           uint32_t reg_val_offs);</a>
<a name="210"><span class="lineNum">     210 </span>            :         void (*emit_wreg)(struct amdgpu_ring *ring, uint32_t reg, uint32_t val);</a>
<a name="211"><span class="lineNum">     211 </span>            :         void (*emit_reg_wait)(struct amdgpu_ring *ring, uint32_t reg,</a>
<a name="212"><span class="lineNum">     212 </span>            :                               uint32_t val, uint32_t mask);</a>
<a name="213"><span class="lineNum">     213 </span>            :         void (*emit_reg_write_reg_wait)(struct amdgpu_ring *ring,</a>
<a name="214"><span class="lineNum">     214 </span>            :                                         uint32_t reg0, uint32_t reg1,</a>
<a name="215"><span class="lineNum">     215 </span>            :                                         uint32_t ref, uint32_t mask);</a>
<a name="216"><span class="lineNum">     216 </span>            :         void (*emit_frame_cntl)(struct amdgpu_ring *ring, bool start,</a>
<a name="217"><span class="lineNum">     217 </span>            :                                 bool secure);</a>
<a name="218"><span class="lineNum">     218 </span>            :         /* Try to soft recover the ring to make the fence signal */</a>
<a name="219"><span class="lineNum">     219 </span>            :         void (*soft_recovery)(struct amdgpu_ring *ring, unsigned vmid);</a>
<a name="220"><span class="lineNum">     220 </span>            :         int (*preempt_ib)(struct amdgpu_ring *ring);</a>
<a name="221"><span class="lineNum">     221 </span>            :         void (*emit_mem_sync)(struct amdgpu_ring *ring);</a>
<a name="222"><span class="lineNum">     222 </span>            :         void (*emit_wave_limit)(struct amdgpu_ring *ring, bool enable);</a>
<a name="223"><span class="lineNum">     223 </span>            : };</a>
<a name="224"><span class="lineNum">     224 </span>            : </a>
<a name="225"><span class="lineNum">     225 </span>            : struct amdgpu_ring {</a>
<a name="226"><span class="lineNum">     226 </span>            :         struct amdgpu_device            *adev;</a>
<a name="227"><span class="lineNum">     227 </span>            :         const struct amdgpu_ring_funcs  *funcs;</a>
<a name="228"><span class="lineNum">     228 </span>            :         struct amdgpu_fence_driver      fence_drv;</a>
<a name="229"><span class="lineNum">     229 </span>            :         struct drm_gpu_scheduler        sched;</a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span>            :         struct amdgpu_bo        *ring_obj;</a>
<a name="232"><span class="lineNum">     232 </span>            :         volatile uint32_t       *ring;</a>
<a name="233"><span class="lineNum">     233 </span>            :         unsigned                rptr_offs;</a>
<a name="234"><span class="lineNum">     234 </span>            :         u64                     rptr_gpu_addr;</a>
<a name="235"><span class="lineNum">     235 </span>            :         volatile u32            *rptr_cpu_addr;</a>
<a name="236"><span class="lineNum">     236 </span>            :         u64                     wptr;</a>
<a name="237"><span class="lineNum">     237 </span>            :         u64                     wptr_old;</a>
<a name="238"><span class="lineNum">     238 </span>            :         unsigned                ring_size;</a>
<a name="239"><span class="lineNum">     239 </span>            :         unsigned                max_dw;</a>
<a name="240"><span class="lineNum">     240 </span>            :         int                     count_dw;</a>
<a name="241"><span class="lineNum">     241 </span>            :         uint64_t                gpu_addr;</a>
<a name="242"><span class="lineNum">     242 </span>            :         uint64_t                ptr_mask;</a>
<a name="243"><span class="lineNum">     243 </span>            :         uint32_t                buf_mask;</a>
<a name="244"><span class="lineNum">     244 </span>            :         u32                     idx;</a>
<a name="245"><span class="lineNum">     245 </span>            :         u32                     me;</a>
<a name="246"><span class="lineNum">     246 </span>            :         u32                     pipe;</a>
<a name="247"><span class="lineNum">     247 </span>            :         u32                     queue;</a>
<a name="248"><span class="lineNum">     248 </span>            :         struct amdgpu_bo        *mqd_obj;</a>
<a name="249"><span class="lineNum">     249 </span>            :         uint64_t                mqd_gpu_addr;</a>
<a name="250"><span class="lineNum">     250 </span>            :         void                    *mqd_ptr;</a>
<a name="251"><span class="lineNum">     251 </span>            :         uint64_t                eop_gpu_addr;</a>
<a name="252"><span class="lineNum">     252 </span>            :         u32                     doorbell_index;</a>
<a name="253"><span class="lineNum">     253 </span>            :         bool                    use_doorbell;</a>
<a name="254"><span class="lineNum">     254 </span>            :         bool                    use_pollmem;</a>
<a name="255"><span class="lineNum">     255 </span>            :         unsigned                wptr_offs;</a>
<a name="256"><span class="lineNum">     256 </span>            :         u64                     wptr_gpu_addr;</a>
<a name="257"><span class="lineNum">     257 </span>            :         volatile u32            *wptr_cpu_addr;</a>
<a name="258"><span class="lineNum">     258 </span>            :         unsigned                fence_offs;</a>
<a name="259"><span class="lineNum">     259 </span>            :         u64                     fence_gpu_addr;</a>
<a name="260"><span class="lineNum">     260 </span>            :         volatile u32            *fence_cpu_addr;</a>
<a name="261"><span class="lineNum">     261 </span>            :         uint64_t                current_ctx;</a>
<a name="262"><span class="lineNum">     262 </span>            :         char                    name[16];</a>
<a name="263"><span class="lineNum">     263 </span>            :         u32                     trail_seq;</a>
<a name="264"><span class="lineNum">     264 </span>            :         unsigned                trail_fence_offs;</a>
<a name="265"><span class="lineNum">     265 </span>            :         u64                     trail_fence_gpu_addr;</a>
<a name="266"><span class="lineNum">     266 </span>            :         volatile u32            *trail_fence_cpu_addr;</a>
<a name="267"><span class="lineNum">     267 </span>            :         unsigned                cond_exe_offs;</a>
<a name="268"><span class="lineNum">     268 </span>            :         u64                     cond_exe_gpu_addr;</a>
<a name="269"><span class="lineNum">     269 </span>            :         volatile u32            *cond_exe_cpu_addr;</a>
<a name="270"><span class="lineNum">     270 </span>            :         unsigned                vm_inv_eng;</a>
<a name="271"><span class="lineNum">     271 </span>            :         struct dma_fence        *vmid_wait;</a>
<a name="272"><span class="lineNum">     272 </span>            :         bool                    has_compute_vm_bug;</a>
<a name="273"><span class="lineNum">     273 </span>            :         bool                    no_scheduler;</a>
<a name="274"><span class="lineNum">     274 </span>            :         int                     hw_prio;</a>
<a name="275"><span class="lineNum">     275 </span>            :         unsigned                num_hw_submission;</a>
<a name="276"><span class="lineNum">     276 </span>            :         atomic_t                *sched_score;</a>
<a name="277"><span class="lineNum">     277 </span>            : </a>
<a name="278"><span class="lineNum">     278 </span>            :         /* used for mes */</a>
<a name="279"><span class="lineNum">     279 </span>            :         bool                    is_mes_queue;</a>
<a name="280"><span class="lineNum">     280 </span>            :         uint32_t                hw_queue_id;</a>
<a name="281"><span class="lineNum">     281 </span>            :         struct amdgpu_mes_ctx_data *mes_ctx;</a>
<a name="282"><span class="lineNum">     282 </span>            : };</a>
<a name="283"><span class="lineNum">     283 </span>            : </a>
<a name="284"><span class="lineNum">     284 </span>            : #define amdgpu_ring_parse_cs(r, p, job, ib) ((r)-&gt;funcs-&gt;parse_cs((p), (job), (ib)))</a>
<a name="285"><span class="lineNum">     285 </span>            : #define amdgpu_ring_patch_cs_in_place(r, p, job, ib) ((r)-&gt;funcs-&gt;patch_cs_in_place((p), (job), (ib)))</a>
<a name="286"><span class="lineNum">     286 </span>            : #define amdgpu_ring_test_ring(r) (r)-&gt;funcs-&gt;test_ring((r))</a>
<a name="287"><span class="lineNum">     287 </span>            : #define amdgpu_ring_test_ib(r, t) (r)-&gt;funcs-&gt;test_ib((r), (t))</a>
<a name="288"><span class="lineNum">     288 </span>            : #define amdgpu_ring_get_rptr(r) (r)-&gt;funcs-&gt;get_rptr((r))</a>
<a name="289"><span class="lineNum">     289 </span>            : #define amdgpu_ring_get_wptr(r) (r)-&gt;funcs-&gt;get_wptr((r))</a>
<a name="290"><span class="lineNum">     290 </span>            : #define amdgpu_ring_set_wptr(r) (r)-&gt;funcs-&gt;set_wptr((r))</a>
<a name="291"><span class="lineNum">     291 </span>            : #define amdgpu_ring_emit_ib(r, job, ib, flags) ((r)-&gt;funcs-&gt;emit_ib((r), (job), (ib), (flags)))</a>
<a name="292"><span class="lineNum">     292 </span>            : #define amdgpu_ring_emit_pipeline_sync(r) (r)-&gt;funcs-&gt;emit_pipeline_sync((r))</a>
<a name="293"><span class="lineNum">     293 </span>            : #define amdgpu_ring_emit_vm_flush(r, vmid, addr) (r)-&gt;funcs-&gt;emit_vm_flush((r), (vmid), (addr))</a>
<a name="294"><span class="lineNum">     294 </span>            : #define amdgpu_ring_emit_fence(r, addr, seq, flags) (r)-&gt;funcs-&gt;emit_fence((r), (addr), (seq), (flags))</a>
<a name="295"><span class="lineNum">     295 </span>            : #define amdgpu_ring_emit_gds_switch(r, v, db, ds, wb, ws, ab, as) (r)-&gt;funcs-&gt;emit_gds_switch((r), (v), (db), (ds), (wb), (ws), (ab), (as))</a>
<a name="296"><span class="lineNum">     296 </span>            : #define amdgpu_ring_emit_hdp_flush(r) (r)-&gt;funcs-&gt;emit_hdp_flush((r))</a>
<a name="297"><span class="lineNum">     297 </span>            : #define amdgpu_ring_emit_switch_buffer(r) (r)-&gt;funcs-&gt;emit_switch_buffer((r))</a>
<a name="298"><span class="lineNum">     298 </span>            : #define amdgpu_ring_emit_cntxcntl(r, d) (r)-&gt;funcs-&gt;emit_cntxcntl((r), (d))</a>
<a name="299"><span class="lineNum">     299 </span>            : #define amdgpu_ring_emit_rreg(r, d, o) (r)-&gt;funcs-&gt;emit_rreg((r), (d), (o))</a>
<a name="300"><span class="lineNum">     300 </span>            : #define amdgpu_ring_emit_wreg(r, d, v) (r)-&gt;funcs-&gt;emit_wreg((r), (d), (v))</a>
<a name="301"><span class="lineNum">     301 </span>            : #define amdgpu_ring_emit_reg_wait(r, d, v, m) (r)-&gt;funcs-&gt;emit_reg_wait((r), (d), (v), (m))</a>
<a name="302"><span class="lineNum">     302 </span>            : #define amdgpu_ring_emit_reg_write_reg_wait(r, d0, d1, v, m) (r)-&gt;funcs-&gt;emit_reg_write_reg_wait((r), (d0), (d1), (v), (m))</a>
<a name="303"><span class="lineNum">     303 </span>            : #define amdgpu_ring_emit_frame_cntl(r, b, s) (r)-&gt;funcs-&gt;emit_frame_cntl((r), (b), (s))</a>
<a name="304"><span class="lineNum">     304 </span>            : #define amdgpu_ring_pad_ib(r, ib) ((r)-&gt;funcs-&gt;pad_ib((r), (ib)))</a>
<a name="305"><span class="lineNum">     305 </span>            : #define amdgpu_ring_init_cond_exec(r) (r)-&gt;funcs-&gt;init_cond_exec((r))</a>
<a name="306"><span class="lineNum">     306 </span>            : #define amdgpu_ring_patch_cond_exec(r,o) (r)-&gt;funcs-&gt;patch_cond_exec((r),(o))</a>
<a name="307"><span class="lineNum">     307 </span>            : #define amdgpu_ring_preempt_ib(r) (r)-&gt;funcs-&gt;preempt_ib(r)</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span>            : int amdgpu_ring_alloc(struct amdgpu_ring *ring, unsigned ndw);</a>
<a name="310"><span class="lineNum">     310 </span>            : void amdgpu_ring_insert_nop(struct amdgpu_ring *ring, uint32_t count);</a>
<a name="311"><span class="lineNum">     311 </span>            : void amdgpu_ring_generic_pad_ib(struct amdgpu_ring *ring, struct amdgpu_ib *ib);</a>
<a name="312"><span class="lineNum">     312 </span>            : void amdgpu_ring_commit(struct amdgpu_ring *ring);</a>
<a name="313"><span class="lineNum">     313 </span>            : void amdgpu_ring_undo(struct amdgpu_ring *ring);</a>
<a name="314"><span class="lineNum">     314 </span>            : int amdgpu_ring_init(struct amdgpu_device *adev, struct amdgpu_ring *ring,</a>
<a name="315"><span class="lineNum">     315 </span>            :                      unsigned int max_dw, struct amdgpu_irq_src *irq_src,</a>
<a name="316"><span class="lineNum">     316 </span>            :                      unsigned int irq_type, unsigned int hw_prio,</a>
<a name="317"><span class="lineNum">     317 </span>            :                      atomic_t *sched_score);</a>
<a name="318"><span class="lineNum">     318 </span>            : void amdgpu_ring_fini(struct amdgpu_ring *ring);</a>
<a name="319"><span class="lineNum">     319 </span>            : void amdgpu_ring_emit_reg_write_reg_wait_helper(struct amdgpu_ring *ring,</a>
<a name="320"><span class="lineNum">     320 </span>            :                                                 uint32_t reg0, uint32_t val0,</a>
<a name="321"><span class="lineNum">     321 </span>            :                                                 uint32_t reg1, uint32_t val1);</a>
<a name="322"><span class="lineNum">     322 </span>            : bool amdgpu_ring_soft_recovery(struct amdgpu_ring *ring, unsigned int vmid,</a>
<a name="323"><span class="lineNum">     323 </span>            :                                struct dma_fence *fence);</a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span>            : static inline void amdgpu_ring_set_preempt_cond_exec(struct amdgpu_ring *ring,</a>
<a name="326"><span class="lineNum">     326 </span>            :                                                         bool cond_exec)</a>
<a name="327"><span class="lineNum">     327 </span>            : {</a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :         *ring-&gt;cond_exe_cpu_addr = cond_exec;</span></a>
<a name="329"><span class="lineNum">     329 </span>            : }</a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span>            : static inline void amdgpu_ring_clear_ring(struct amdgpu_ring *ring)</a>
<a name="332"><span class="lineNum">     332 </span>            : {</a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :         int i = 0;</span></a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 :         while (i &lt;= ring-&gt;buf_mask)</span></a>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 :                 ring-&gt;ring[i++] = ring-&gt;funcs-&gt;nop;</span></a>
<a name="336"><span class="lineNum">     336 </span>            : </a>
<a name="337"><span class="lineNum">     337 </span>            : }</a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 : static inline void amdgpu_ring_write(struct amdgpu_ring *ring, uint32_t v)</span></a>
<a name="340"><span class="lineNum">     340 </span>            : {</a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :         if (ring-&gt;count_dw &lt;= 0)</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;amdgpu: writing more dwords to the ring than expected!\n&quot;);</span></a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :         ring-&gt;ring[ring-&gt;wptr++ &amp; ring-&gt;buf_mask] = v;</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :         ring-&gt;wptr &amp;= ring-&gt;ptr_mask;</span></a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :         ring-&gt;count_dw--;</span></a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 : }</span></a>
<a name="347"><span class="lineNum">     347 </span>            : </a>
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 : static inline void amdgpu_ring_write_multiple(struct amdgpu_ring *ring,</span></a>
<a name="349"><span class="lineNum">     349 </span>            :                                               void *src, int count_dw)</a>
<a name="350"><span class="lineNum">     350 </span>            : {</a>
<a name="351"><span class="lineNum">     351 </span>            :         unsigned occupied, chunk1, chunk2;</a>
<a name="352"><span class="lineNum">     352 </span>            :         void *dst;</a>
<a name="353"><span class="lineNum">     353 </span>            : </a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 :         if (unlikely(ring-&gt;count_dw &lt; count_dw))</span></a>
<a name="355"><span class="lineNum">     355 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;amdgpu: writing more dwords to the ring than expected!\n&quot;);</span></a>
<a name="356"><span class="lineNum">     356 </span>            : </a>
<a name="357"><span class="lineNum">     357 </span><span class="lineNoCov">          0 :         occupied = ring-&gt;wptr &amp; ring-&gt;buf_mask;</span></a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :         dst = (void *)&amp;ring-&gt;ring[occupied];</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :         chunk1 = ring-&gt;buf_mask + 1 - occupied;</span></a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 :         chunk1 = (chunk1 &gt;= count_dw) ? count_dw: chunk1;</span></a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :         chunk2 = count_dw - chunk1;</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :         chunk1 &lt;&lt;= 2;</span></a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :         chunk2 &lt;&lt;= 2;</span></a>
<a name="364"><span class="lineNum">     364 </span>            : </a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :         if (chunk1)</span></a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :                 memcpy(dst, src, chunk1);</span></a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 :         if (chunk2) {</span></a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :                 src += chunk1;</span></a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :                 dst = (void *)ring-&gt;ring;</span></a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :                 memcpy(dst, src, chunk2);</span></a>
<a name="372"><span class="lineNum">     372 </span>            :         }</a>
<a name="373"><span class="lineNum">     373 </span>            : </a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :         ring-&gt;wptr += count_dw;</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :         ring-&gt;wptr &amp;= ring-&gt;ptr_mask;</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :         ring-&gt;count_dw -= count_dw;</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 : }</span></a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span>            : #define amdgpu_mes_ctx_get_offs_gpu_addr(ring, offset)                  \</a>
<a name="380"><span class="lineNum">     380 </span>            :         (ring-&gt;is_mes_queue &amp;&amp; ring-&gt;mes_ctx ?                            \</a>
<a name="381"><span class="lineNum">     381 </span>            :          (ring-&gt;mes_ctx-&gt;meta_data_gpu_addr + offset) : 0)</a>
<a name="382"><span class="lineNum">     382 </span>            : </a>
<a name="383"><span class="lineNum">     383 </span>            : #define amdgpu_mes_ctx_get_offs_cpu_addr(ring, offset)                  \</a>
<a name="384"><span class="lineNum">     384 </span>            :         (ring-&gt;is_mes_queue &amp;&amp; ring-&gt;mes_ctx ?                            \</a>
<a name="385"><span class="lineNum">     385 </span>            :          (void *)((uint8_t *)(ring-&gt;mes_ctx-&gt;meta_data_ptr) + offset) : \</a>
<a name="386"><span class="lineNum">     386 </span>            :          NULL)</a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span>            : int amdgpu_ring_test_helper(struct amdgpu_ring *ring);</a>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<a name="390"><span class="lineNum">     390 </span>            : void amdgpu_debugfs_ring_init(struct amdgpu_device *adev,</a>
<a name="391"><span class="lineNum">     391 </span>            :                               struct amdgpu_ring *ring);</a>
<a name="392"><span class="lineNum">     392 </span>            : </a>
<a name="393"><span class="lineNum">     393 </span>            : int amdgpu_ring_init_mqd(struct amdgpu_ring *ring);</a>
<a name="394"><span class="lineNum">     394 </span>            : </a>
<a name="395"><span class="lineNum">     395 </span>            : static inline u32 amdgpu_ib_get_value(struct amdgpu_ib *ib, int idx)</a>
<a name="396"><span class="lineNum">     396 </span>            : {</a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 :         return ib-&gt;ptr[idx];</span></a>
<a name="398"><span class="lineNum">     398 </span>            : }</a>
<a name="399"><span class="lineNum">     399 </span>            : </a>
<a name="400"><span class="lineNum">     400 </span>            : static inline void amdgpu_ib_set_value(struct amdgpu_ib *ib, int idx,</a>
<a name="401"><span class="lineNum">     401 </span>            :                                        uint32_t value)</a>
<a name="402"><span class="lineNum">     402 </span>            : {</a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[idx] = value;</span></a>
<a name="404"><span class="lineNum">     404 </span>            : }</a>
<a name="405"><span class="lineNum">     405 </span>            : </a>
<a name="406"><span class="lineNum">     406 </span>            : int amdgpu_ib_get(struct amdgpu_device *adev, struct amdgpu_vm *vm,</a>
<a name="407"><span class="lineNum">     407 </span>            :                   unsigned size,</a>
<a name="408"><span class="lineNum">     408 </span>            :                   enum amdgpu_ib_pool_type pool,</a>
<a name="409"><span class="lineNum">     409 </span>            :                   struct amdgpu_ib *ib);</a>
<a name="410"><span class="lineNum">     410 </span>            : void amdgpu_ib_free(struct amdgpu_device *adev, struct amdgpu_ib *ib,</a>
<a name="411"><span class="lineNum">     411 </span>            :                     struct dma_fence *f);</a>
<a name="412"><span class="lineNum">     412 </span>            : int amdgpu_ib_schedule(struct amdgpu_ring *ring, unsigned num_ibs,</a>
<a name="413"><span class="lineNum">     413 </span>            :                        struct amdgpu_ib *ibs, struct amdgpu_job *job,</a>
<a name="414"><span class="lineNum">     414 </span>            :                        struct dma_fence **f);</a>
<a name="415"><span class="lineNum">     415 </span>            : int amdgpu_ib_pool_init(struct amdgpu_device *adev);</a>
<a name="416"><span class="lineNum">     416 </span>            : void amdgpu_ib_pool_fini(struct amdgpu_device *adev);</a>
<a name="417"><span class="lineNum">     417 </span>            : int amdgpu_ib_ring_tests(struct amdgpu_device *adev);</a>
<a name="418"><span class="lineNum">     418 </span>            : </a>
<a name="419"><span class="lineNum">     419 </span>            : #endif</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
