#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu May 15 17:36:00 2025
# Process ID: 1780
# Current directory: C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.runs/impl_1
# Command line: vivado.exe -log oddr_test_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source oddr_test_top.tcl -notrace
# Log file: C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.runs/impl_1/oddr_test_top.vdi
# Journal file: C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.runs/impl_1\vivado.jou
# Running On: M_Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 33946 MB
#-----------------------------------------------------------
source oddr_test_top.tcl -notrace
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 486.234 ; gain = 182.047
Command: link_design -top oddr_test_top -part xcku3p-ffva676-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.gen/sources_1/ip/vio_0/vio_0.dcp' for cell 'vio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1580.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: vio_0 UUID: 3e848536-4072-5514-988e-f94a9a327d34 
Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
create_clock: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1709.430 ; gain = 33.668
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2010.207 ; gain = 300.777
Finished Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_0'
Finished Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_0'
Parsing XDC File [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/src/oddr_constr.xdc]
Finished Parsing XDC File [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/src/oddr_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2010.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instance 

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 2010.207 ; gain = 1451.555
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2010.207 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1834d8085

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.735 . Memory (MB): peak = 2018.453 ; gain = 8.246

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 6548f37c48f9daaa.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2423.883 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2423.883 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1c9cc4ec1

Time (s): cpu = 00:00:02 ; elapsed = 00:01:10 . Memory (MB): peak = 2423.883 ; gain = 20.996
Phase 1.1 Core Generation And Design Setup | Checksum: 1c9cc4ec1

Time (s): cpu = 00:00:02 ; elapsed = 00:01:10 . Memory (MB): peak = 2423.883 ; gain = 20.996

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1c9cc4ec1

Time (s): cpu = 00:00:02 ; elapsed = 00:01:10 . Memory (MB): peak = 2423.883 ; gain = 20.996
Phase 1 Initialization | Checksum: 1c9cc4ec1

Time (s): cpu = 00:00:02 ; elapsed = 00:01:10 . Memory (MB): peak = 2423.883 ; gain = 20.996

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1c9cc4ec1

Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2423.883 ; gain = 20.996

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1c9cc4ec1

Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2423.883 ; gain = 20.996
Phase 2 Timer Update And Timing Data Collection | Checksum: 1c9cc4ec1

Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2423.883 ; gain = 20.996

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 28 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 142a81818

Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2423.883 ; gain = 20.996
Retarget | Checksum: 142a81818
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Retarget, 46 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 142a81818

Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2423.883 ; gain = 20.996
Constant propagation | Checksum: 142a81818
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 46 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 19d449f68

Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2423.883 ; gain = 20.996
Sweep | Checksum: 19d449f68
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 818 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 19d449f68

Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2423.883 ; gain = 20.996
BUFG optimization | Checksum: 19d449f68
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 19d449f68

Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2423.883 ; gain = 20.996
Shift Register Optimization | Checksum: 19d449f68
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 19d449f68

Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2423.883 ; gain = 20.996
Post Processing Netlist | Checksum: 19d449f68
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 160a60f34

Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2423.883 ; gain = 20.996

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2423.883 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 160a60f34

Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2423.883 ; gain = 20.996
Phase 9 Finalization | Checksum: 160a60f34

Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2423.883 ; gain = 20.996
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              10  |                                             46  |
|  Constant propagation         |               0  |               0  |                                             46  |
|  Sweep                        |               0  |               0  |                                            818  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             54  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 160a60f34

Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2423.883 ; gain = 20.996
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2423.883 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 160a60f34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2423.883 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 160a60f34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2423.883 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2423.883 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 160a60f34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2423.883 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:01:22 . Memory (MB): peak = 2423.883 ; gain = 413.676
INFO: [runtcl-4] Executing : report_drc -file oddr_test_top_drc_opted.rpt -pb oddr_test_top_drc_opted.pb -rpx oddr_test_top_drc_opted.rpx
Command: report_drc -file oddr_test_top_drc_opted.rpt -pb oddr_test_top_drc_opted.pb -rpx oddr_test_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.runs/impl_1/oddr_test_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2423.883 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2423.883 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2423.883 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2423.883 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.196 . Memory (MB): peak = 2423.883 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2423.883 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 2423.883 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.577 . Memory (MB): peak = 2423.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.runs/impl_1/oddr_test_top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2432.629 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 130986b8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2432.629 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2432.629 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 144338d43

Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17d0c452b

Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17d0c452b

Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 3798.945 ; gain = 1366.316
Phase 1 Placer Initialization | Checksum: 17d0c452b

Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 218c0b0b3

Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 218c0b0b3

Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 218c0b0b3

Time (s): cpu = 00:01:35 ; elapsed = 00:01:27 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1e19f6794

Time (s): cpu = 00:01:35 ; elapsed = 00:01:27 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1e19f6794

Time (s): cpu = 00:01:35 ; elapsed = 00:01:27 . Memory (MB): peak = 3798.945 ; gain = 1366.316
Phase 2.1.1 Partition Driven Placement | Checksum: 1e19f6794

Time (s): cpu = 00:01:35 ; elapsed = 00:01:27 . Memory (MB): peak = 3798.945 ; gain = 1366.316
Phase 2.1 Floorplanning | Checksum: 1bf92a057

Time (s): cpu = 00:01:35 ; elapsed = 00:01:27 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1bf92a057

Time (s): cpu = 00:01:35 ; elapsed = 00:01:27 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1bf92a057

Time (s): cpu = 00:01:35 ; elapsed = 00:01:27 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1b4dddae2

Time (s): cpu = 00:02:46 ; elapsed = 00:02:07 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 66 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 31 nets or LUTs. Breaked 0 LUT, combined 31 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3798.945 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             31  |                    31  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             31  |                    31  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 237c9a8ad

Time (s): cpu = 00:02:47 ; elapsed = 00:02:08 . Memory (MB): peak = 3798.945 ; gain = 1366.316
Phase 2.4 Global Placement Core | Checksum: 2c1ef8daa

Time (s): cpu = 00:03:19 ; elapsed = 00:02:25 . Memory (MB): peak = 3798.945 ; gain = 1366.316
Phase 2 Global Placement | Checksum: 2c1ef8daa

Time (s): cpu = 00:03:19 ; elapsed = 00:02:25 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23470ec64

Time (s): cpu = 00:03:50 ; elapsed = 00:02:42 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25118ad2a

Time (s): cpu = 00:03:50 ; elapsed = 00:02:43 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1cf8d3715

Time (s): cpu = 00:04:54 ; elapsed = 00:03:18 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1cdae5307

Time (s): cpu = 00:05:26 ; elapsed = 00:03:35 . Memory (MB): peak = 3798.945 ; gain = 1366.316
Phase 3.3.2 Slice Area Swap | Checksum: 1cdae5307

Time (s): cpu = 00:05:26 ; elapsed = 00:03:36 . Memory (MB): peak = 3798.945 ; gain = 1366.316
Phase 3.3 Small Shape DP | Checksum: 1b522b289

Time (s): cpu = 00:06:30 ; elapsed = 00:04:10 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1af867e92

Time (s): cpu = 00:06:30 ; elapsed = 00:04:10 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 20d23a5fb

Time (s): cpu = 00:06:30 ; elapsed = 00:04:10 . Memory (MB): peak = 3798.945 ; gain = 1366.316
Phase 3 Detail Placement | Checksum: 20d23a5fb

Time (s): cpu = 00:06:30 ; elapsed = 00:04:10 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10df39f68

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.230 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: d9323ad7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 3798.945 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: d9323ad7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 3798.945 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 10df39f68

Time (s): cpu = 00:07:05 ; elapsed = 00:04:30 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.230. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1423f31f1

Time (s): cpu = 00:07:05 ; elapsed = 00:04:30 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Time (s): cpu = 00:07:05 ; elapsed = 00:04:30 . Memory (MB): peak = 3798.945 ; gain = 1366.316
Phase 4.1 Post Commit Optimization | Checksum: 1423f31f1

Time (s): cpu = 00:07:05 ; elapsed = 00:04:30 . Memory (MB): peak = 3798.945 ; gain = 1366.316
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3798.945 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 231b7fdf5

Time (s): cpu = 00:07:46 ; elapsed = 00:04:58 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 231b7fdf5

Time (s): cpu = 00:07:46 ; elapsed = 00:04:58 . Memory (MB): peak = 3798.945 ; gain = 1366.316
Phase 4.3 Placer Reporting | Checksum: 231b7fdf5

Time (s): cpu = 00:07:46 ; elapsed = 00:04:58 . Memory (MB): peak = 3798.945 ; gain = 1366.316

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3798.945 ; gain = 0.000

Time (s): cpu = 00:07:46 ; elapsed = 00:04:58 . Memory (MB): peak = 3798.945 ; gain = 1366.316
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2ec4f82a7

Time (s): cpu = 00:07:46 ; elapsed = 00:04:58 . Memory (MB): peak = 3798.945 ; gain = 1366.316
Ending Placer Task | Checksum: 25334e7e8

Time (s): cpu = 00:07:46 ; elapsed = 00:04:58 . Memory (MB): peak = 3798.945 ; gain = 1366.316
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:54 ; elapsed = 00:05:03 . Memory (MB): peak = 3798.945 ; gain = 1375.062
INFO: [runtcl-4] Executing : report_io -file oddr_test_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.240 . Memory (MB): peak = 3798.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file oddr_test_top_utilization_placed.rpt -pb oddr_test_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file oddr_test_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3798.945 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 3798.945 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.401 . Memory (MB): peak = 3798.945 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3798.945 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 3798.945 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3798.945 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 3798.945 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.808 . Memory (MB): peak = 3798.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.runs/impl_1/oddr_test_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.971 . Memory (MB): peak = 3798.945 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 3798.945 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.478 . Memory (MB): peak = 3798.945 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3798.945 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 3798.945 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3798.945 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 3798.945 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.867 . Memory (MB): peak = 3798.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.runs/impl_1/oddr_test_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7f808d0c ConstDB: 0 ShapeSum: e43b8ed8 RouteDB: ef78cc04
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3798.945 ; gain = 0.000
Post Restoration Checksum: NetGraph: 60a1afd1 | NumContArr: 97286838 | Constraints: 764c2f2a | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 230bf41d0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3798.945 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 230bf41d0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3798.945 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 230bf41d0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3798.945 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2412d8197

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3865.742 ; gain = 66.797

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e3e143d0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3865.742 ; gain = 66.797
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.285  | TNS=0.000  | WHS=-0.012 | THS=-0.096 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1fc9fddf5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3865.742 ; gain = 66.797
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.285  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 194ec253f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3865.742 ; gain = 66.797

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000930786 %
  Global Horizontal Routing Utilization  = 0.00177374 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1272
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1121
  Number of Partially Routed Nets     = 151
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24e2793cf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3901.773 ; gain = 102.828

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24e2793cf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3901.773 ; gain = 102.828

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2742007b6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3901.773 ; gain = 102.828
Phase 3 Initial Routing | Checksum: 2760e0068

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3901.773 ; gain = 102.828

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.975  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1d368a619

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3901.773 ; gain = 102.828

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: f50b8827

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3901.773 ; gain = 102.828
Phase 4 Rip-up And Reroute | Checksum: f50b8827

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3901.773 ; gain = 102.828

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: d1003824

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3901.773 ; gain = 102.828

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d1003824

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3901.773 ; gain = 102.828
Phase 5 Delay and Skew Optimization | Checksum: d1003824

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3901.773 ; gain = 102.828

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bea1392f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3901.773 ; gain = 102.828
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.975  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b48c798c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3901.773 ; gain = 102.828
Phase 6 Post Hold Fix | Checksum: 1b48c798c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3901.773 ; gain = 102.828

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0284086 %
  Global Horizontal Routing Utilization  = 0.0454721 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b48c798c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3901.773 ; gain = 102.828

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b48c798c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3901.773 ; gain = 102.828

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b48c798c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3901.773 ; gain = 102.828

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1b48c798c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3901.773 ; gain = 102.828

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.975  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1b48c798c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3901.773 ; gain = 102.828
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1af839d8a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3901.773 ; gain = 102.828
Ending Routing Task | Checksum: 1af839d8a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3901.773 ; gain = 102.828

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 3901.773 ; gain = 102.828
INFO: [runtcl-4] Executing : report_drc -file oddr_test_top_drc_routed.rpt -pb oddr_test_top_drc_routed.pb -rpx oddr_test_top_drc_routed.rpx
Command: report_drc -file oddr_test_top_drc_routed.rpt -pb oddr_test_top_drc_routed.pb -rpx oddr_test_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.runs/impl_1/oddr_test_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file oddr_test_top_methodology_drc_routed.rpt -pb oddr_test_top_methodology_drc_routed.pb -rpx oddr_test_top_methodology_drc_routed.rpx
Command: report_methodology -file oddr_test_top_methodology_drc_routed.rpt -pb oddr_test_top_methodology_drc_routed.pb -rpx oddr_test_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.runs/impl_1/oddr_test_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file oddr_test_top_power_routed.rpt -pb oddr_test_top_power_summary_routed.pb -rpx oddr_test_top_power_routed.rpx
Command: report_power -file oddr_test_top_power_routed.rpt -pb oddr_test_top_power_summary_routed.pb -rpx oddr_test_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3901.773 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file oddr_test_top_route_status.rpt -pb oddr_test_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file oddr_test_top_timing_summary_routed.rpt -pb oddr_test_top_timing_summary_routed.pb -rpx oddr_test_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file oddr_test_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file oddr_test_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file oddr_test_top_bus_skew_routed.rpt -pb oddr_test_top_bus_skew_routed.pb -rpx oddr_test_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 3901.773 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.400 . Memory (MB): peak = 3901.773 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3901.773 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 3901.773 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3901.773 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 3901.773 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.828 . Memory (MB): peak = 3901.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.runs/impl_1/oddr_test_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu May 15 17:44:39 2025...
#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu May 15 17:45:06 2025
# Process ID: 21060
# Current directory: C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.runs/impl_1
# Command line: vivado.exe -log oddr_test_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source oddr_test_top.tcl -notrace
# Log file: C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.runs/impl_1/oddr_test_top.vdi
# Journal file: C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/ODDR_Test/Project/ODDR_Test.runs/impl_1\vivado.jou
# Running On: M_Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 33946 MB
#-----------------------------------------------------------
source oddr_test_top.tcl -notrace
Command: open_checkpoint oddr_test_top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 317.324 ; gain = 5.820
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-i
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1554.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1626.117 ; gain = 0.137
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1991.027 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1991.027 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1991.027 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.027 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 2012.676 ; gain = 21.648
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.559 . Memory (MB): peak = 2012.676 ; gain = 21.648
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.749 . Memory (MB): peak = 2012.676 ; gain = 21.648
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2354.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:01:19 ; elapsed = 00:01:36 . Memory (MB): peak = 2354.852 ; gain = 2049.055
Command: write_bitstream -force oddr_test_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku3p'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer oddr_test_wrapper/IOBUF_inst/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 17 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./oddr_test_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:11 ; elapsed = 00:01:06 . Memory (MB): peak = 2741.867 ; gain = 387.016
INFO: [Common 17-206] Exiting Vivado at Thu May 15 17:47:57 2025...
