INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lumin/Desktop/circuit/kitchen_timer/kitchen_timer.srcs/sources_1/new/kitchen_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kitchen_timer
WARNING: [VRFC 10-1315] redeclaration of ansi port out_led is not allowed [C:/Users/lumin/Desktop/circuit/kitchen_timer/kitchen_timer.srcs/sources_1/new/kitchen_timer.v:23]
WARNING: [VRFC 10-1315] redeclaration of ansi port rgb_led is not allowed [C:/Users/lumin/Desktop/circuit/kitchen_timer/kitchen_timer.srcs/sources_1/new/kitchen_timer.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lumin/Desktop/circuit/kitchen_timer/kitchen_timer.srcs/sim_1/new/kitchen_timer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kitchen_timer_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lumin/Desktop/circuit/kitchen_timer/kitchen_timer.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
