var structspi__cfg =
[
    [ "chip_select_behavior", "structspi__cfg.html#aede15f437dcd3a33a5605c71b3bf3801", null ],
    [ "clock_hz", "structspi__cfg.html#aaed71f77ad7200a8f4bf0f1cdd0fb328", null ],
    [ "end_cycle_delay", "structspi__cfg.html#a0b6f06a341aa4e9fbbbb33b417b5f722", null ],
    [ "end_delay_ns", "structspi__cfg.html#adc10d917ca7551b41164711a54684a51", null ],
    [ "half_clock_interval", "structspi__cfg.html#ad8d6adceadaec7f4c92349ec8beb720d", null ],
    [ "sclk_phase", "structspi__cfg.html#a2613a037b4632a6d74e89aeb62d12344", null ],
    [ "sclk_polarity", "structspi__cfg.html#a08a45f7aec9d8b6e59e91a56dc889384", null ],
    [ "sdi_polarity", "structspi__cfg.html#a010045ad60dc510daa368259399de229", null ],
    [ "sdio_wrap", "structspi__cfg.html#a7cd0897d273b604ea90aaf525ca5d318", null ],
    [ "sdo_polarity", "structspi__cfg.html#abbceffb19dd814b30b890c4c3710a229", null ]
];