Analysis & Synthesis report for top_level
Sun Jun 02 18:14:26 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for reg_file:rf1|altsyncram:core_rtl_0|altsyncram_i0k1:auto_generated
 15. Source assignments for reg_file:rf1|altsyncram:core_rtl_1|altsyncram_i0k1:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |top_level
 17. Parameter Settings for User Entity Instance: PC:pc1
 18. Parameter Settings for User Entity Instance: instr_ROM:ir1
 19. Parameter Settings for User Entity Instance: reg_file:rf1
 20. Parameter Settings for Inferred Entity Instance: reg_file:rf1|altsyncram:core_rtl_0
 21. Parameter Settings for Inferred Entity Instance: reg_file:rf1|altsyncram:core_rtl_1
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "dat_mem:dm1"
 24. Port Connectivity Checks: "alu:alu1"
 25. Port Connectivity Checks: "reg_file:rf1"
 26. Port Connectivity Checks: "Accumulator:acum1"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+-----------------------------------+---------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Sun Jun 02 18:14:26 2024       ;
; Quartus Prime Version             ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                     ; top_level                                   ;
; Top-level Entity Name             ; top_level                                   ;
; Family                            ; Arria II GX                                 ;
; Logic utilization                 ; N/A                                         ;
;     Combinational ALUTs           ; 136                                         ;
;     Memory ALUTs                  ; 0                                           ;
;     Dedicated logic registers     ; 72                                          ;
; Total registers                   ; 72                                          ;
; Total pins                        ; 4                                           ;
; Total virtual pins                ; 0                                           ;
; Total block memory bits           ; 128                                         ;
; DSP block 18-bit elements         ; 0                                           ;
; Total GXB Receiver Channel PCS    ; 0                                           ;
; Total GXB Receiver Channel PMA    ; 0                                           ;
; Total GXB Transmitter Channel PCS ; 0                                           ;
; Total GXB Transmitter Channel PMA ; 0                                           ;
; Total PLLs                        ; 0                                           ;
; Total DLLs                        ; 0                                           ;
+-----------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                           ; top_level          ; top_level          ;
; Family name                                                                     ; Arria II GX        ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; top_level.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Max/Documents/GitHub/141architecture/top_level.sv                   ;         ;
; reg_file.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Max/Documents/GitHub/141architecture/reg_file.sv                    ;         ;
; PC_LUT.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Max/Documents/GitHub/141architecture/PC_LUT.sv                      ;         ;
; PC.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/Max/Documents/GitHub/141architecture/PC.sv                          ;         ;
; instr_ROM.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Max/Documents/GitHub/141architecture/instr_ROM.sv                   ;         ;
; dat_mem.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Max/Documents/GitHub/141architecture/dat_mem.sv                     ;         ;
; control.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Max/Documents/GitHub/141architecture/control.sv                     ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Max/Documents/GitHub/141architecture/alu.sv                         ;         ;
; accumulator.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Max/Documents/GitHub/141architecture/accumulator.sv                 ;         ;
; tag_to_instruction_line.txt      ; yes             ; Auto-Found File              ; C:/Users/Max/Documents/GitHub/141architecture/tag_to_instruction_line.txt    ;         ;
; mach_code.txt                    ; yes             ; Auto-Found File              ; C:/Users/Max/Documents/GitHub/141architecture/mach_code.txt                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_i0k1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Max/Documents/GitHub/141architecture/db/altsyncram_i0k1.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+-----------------------------------------------+-----------+
; Resource                                      ; Usage     ;
+-----------------------------------------------+-----------+
; Estimated ALUTs Used                          ; 136       ;
;     -- Combinational ALUTs                    ; 136       ;
;     -- Memory ALUTs                           ; 0         ;
;     -- LUT_REGs                               ; 0         ;
; Dedicated logic registers                     ; 72        ;
;                                               ;           ;
; Estimated ALUTs Unavailable                   ; 17        ;
;     -- Due to unpartnered combinational logic ; 17        ;
;     -- Due to Memory ALUTs                    ; 0         ;
;                                               ;           ;
; Total combinational functions                 ; 136       ;
; Combinational ALUT usage by number of inputs  ;           ;
;     -- 7 input functions                      ; 0         ;
;     -- 6 input functions                      ; 37        ;
;     -- 5 input functions                      ; 46        ;
;     -- 4 input functions                      ; 24        ;
;     -- <=3 input functions                    ; 29        ;
;                                               ;           ;
; Combinational ALUTs by mode                   ;           ;
;     -- normal mode                            ; 115       ;
;     -- extended LUT mode                      ; 0         ;
;     -- arithmetic mode                        ; 21        ;
;     -- shared arithmetic mode                 ; 0         ;
;                                               ;           ;
; Estimated ALUT/register pairs used            ; 177       ;
;                                               ;           ;
; Total registers                               ; 72        ;
;     -- Dedicated logic registers              ; 72        ;
;     -- I/O registers                          ; 0         ;
;     -- LUT_REGs                               ; 0         ;
;                                               ;           ;
;                                               ;           ;
; I/O pins                                      ; 4         ;
; Total MLAB memory bits                        ; 0         ;
; Total block memory bits                       ; 128       ;
;                                               ;           ;
; DSP block 18-bit elements                     ; 0         ;
;                                               ;           ;
; Maximum fan-out node                          ; clk~input ;
; Maximum fan-out                               ; 88        ;
; Total fan-out                                 ; 943       ;
; Average fan-out                               ; 4.06      ;
+-----------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+-------------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                          ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------+-----------------+--------------+
; |top_level                                ; 136 (43)            ; 72 (0)                    ; 128               ; 0            ; 0       ; 0         ; 0         ; 0         ; 4    ; 0            ; |top_level                                                                   ; top_level       ; work         ;
;    |Accumulator:acum1|                    ; 8 (8)               ; 21 (21)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |top_level|Accumulator:acum1                                                 ; Accumulator     ; work         ;
;    |PC:pc1|                               ; 20 (20)             ; 12 (12)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |top_level|PC:pc1                                                            ; PC              ; work         ;
;    |alu:alu1|                             ; 20 (20)             ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |top_level|alu:alu1                                                          ; alu             ; work         ;
;    |control:ctl1|                         ; 12 (12)             ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |top_level|control:ctl1                                                      ; control         ; work         ;
;    |dat_mem:dm1|                          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |top_level|dat_mem:dm1                                                       ; dat_mem         ; work         ;
;    |instr_ROM:ir1|                        ; 15 (15)             ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |top_level|instr_ROM:ir1                                                     ; instr_ROM       ; work         ;
;    |reg_file:rf1|                         ; 16 (16)             ; 23 (23)                   ; 128               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |top_level|reg_file:rf1                                                      ; reg_file        ; work         ;
;       |altsyncram:core_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 64                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |top_level|reg_file:rf1|altsyncram:core_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_i0k1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |top_level|reg_file:rf1|altsyncram:core_rtl_0|altsyncram_i0k1:auto_generated ; altsyncram_i0k1 ; work         ;
;       |altsyncram:core_rtl_1|             ; 0 (0)               ; 0 (0)                     ; 64                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |top_level|reg_file:rf1|altsyncram:core_rtl_1                                ; altsyncram      ; work         ;
;          |altsyncram_i0k1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |top_level|reg_file:rf1|altsyncram:core_rtl_1|altsyncram_i0k1:auto_generated ; altsyncram_i0k1 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                 ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; reg_file:rf1|altsyncram:core_rtl_0|altsyncram_i0k1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None ;
; reg_file:rf1|altsyncram:core_rtl_1|altsyncram_i0k1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+-----------------------------------------+------------------------------------------------+
; Register name                           ; Reason for Removal                             ;
+-----------------------------------------+------------------------------------------------+
; reg_file:rf1|done                       ; Stuck at VCC due to stuck port data_in         ;
; Accumulator:acum1|done                  ; Stuck at VCC due to stuck port data_in         ;
; sc_in                                   ; Stuck at GND due to stuck port data_in         ;
; reg_file:rf1|core_rtl_0_bypass[1,3,5]   ; Stuck at GND due to stuck port data_in         ;
; reg_file:rf1|core_rtl_1_bypass[1,3,5]   ; Stuck at GND due to stuck port data_in         ;
; Accumulator:acum1|r2[0..7]              ; Lost fanout                                    ;
; Accumulator:acum1|internal_reg2[0..3,7] ; Lost fanout                                    ;
; Accumulator:acum1|internal_reg1[2]      ; Merged with Accumulator:acum1|internal_reg1[6] ;
; Accumulator:acum1|r1[6]                 ; Merged with Accumulator:acum1|r1[2]            ;
; Accumulator:acum1|internal_reg2[5]      ; Stuck at GND due to stuck port data_in         ;
; reg_file:rf1|core_rtl_1_bypass[4]       ; Stuck at GND due to stuck port data_in         ;
; Total Number of Removed Registers = 26  ;                                                ;
+-----------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                             ;
+------------------------------------+---------------------------+----------------------------------------+
; Register name                      ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------------------------+---------------------------+----------------------------------------+
; Accumulator:acum1|r2[0]            ; Lost Fanouts              ; Accumulator:acum1|internal_reg2[0]     ;
; Accumulator:acum1|r2[1]            ; Lost Fanouts              ; Accumulator:acum1|internal_reg2[1]     ;
; Accumulator:acum1|r2[2]            ; Lost Fanouts              ; Accumulator:acum1|internal_reg2[2]     ;
; Accumulator:acum1|r2[3]            ; Lost Fanouts              ; Accumulator:acum1|internal_reg2[3]     ;
; Accumulator:acum1|r2[7]            ; Lost Fanouts              ; Accumulator:acum1|internal_reg2[7]     ;
; Accumulator:acum1|internal_reg2[5] ; Stuck at GND              ; reg_file:rf1|core_rtl_1_bypass[4]      ;
;                                    ; due to stuck port data_in ;                                        ;
+------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 72    ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 38    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                   ;
+------------------------------------+-------------------------+
; Register Name                      ; RAM Name                ;
+------------------------------------+-------------------------+
; reg_file:rf1|core_rtl_0_bypass[0]  ; reg_file:rf1|core_rtl_0 ;
; reg_file:rf1|core_rtl_0_bypass[1]  ; reg_file:rf1|core_rtl_0 ;
; reg_file:rf1|core_rtl_0_bypass[2]  ; reg_file:rf1|core_rtl_0 ;
; reg_file:rf1|core_rtl_0_bypass[3]  ; reg_file:rf1|core_rtl_0 ;
; reg_file:rf1|core_rtl_0_bypass[4]  ; reg_file:rf1|core_rtl_0 ;
; reg_file:rf1|core_rtl_0_bypass[5]  ; reg_file:rf1|core_rtl_0 ;
; reg_file:rf1|core_rtl_0_bypass[6]  ; reg_file:rf1|core_rtl_0 ;
; reg_file:rf1|core_rtl_0_bypass[7]  ; reg_file:rf1|core_rtl_0 ;
; reg_file:rf1|core_rtl_0_bypass[8]  ; reg_file:rf1|core_rtl_0 ;
; reg_file:rf1|core_rtl_0_bypass[9]  ; reg_file:rf1|core_rtl_0 ;
; reg_file:rf1|core_rtl_0_bypass[10] ; reg_file:rf1|core_rtl_0 ;
; reg_file:rf1|core_rtl_0_bypass[11] ; reg_file:rf1|core_rtl_0 ;
; reg_file:rf1|core_rtl_0_bypass[12] ; reg_file:rf1|core_rtl_0 ;
; reg_file:rf1|core_rtl_0_bypass[13] ; reg_file:rf1|core_rtl_0 ;
; reg_file:rf1|core_rtl_0_bypass[14] ; reg_file:rf1|core_rtl_0 ;
; reg_file:rf1|core_rtl_1_bypass[0]  ; reg_file:rf1|core_rtl_1 ;
; reg_file:rf1|core_rtl_1_bypass[1]  ; reg_file:rf1|core_rtl_1 ;
; reg_file:rf1|core_rtl_1_bypass[2]  ; reg_file:rf1|core_rtl_1 ;
; reg_file:rf1|core_rtl_1_bypass[3]  ; reg_file:rf1|core_rtl_1 ;
; reg_file:rf1|core_rtl_1_bypass[4]  ; reg_file:rf1|core_rtl_1 ;
; reg_file:rf1|core_rtl_1_bypass[5]  ; reg_file:rf1|core_rtl_1 ;
; reg_file:rf1|core_rtl_1_bypass[6]  ; reg_file:rf1|core_rtl_1 ;
; reg_file:rf1|core_rtl_1_bypass[7]  ; reg_file:rf1|core_rtl_1 ;
; reg_file:rf1|core_rtl_1_bypass[8]  ; reg_file:rf1|core_rtl_1 ;
; reg_file:rf1|core_rtl_1_bypass[9]  ; reg_file:rf1|core_rtl_1 ;
; reg_file:rf1|core_rtl_1_bypass[10] ; reg_file:rf1|core_rtl_1 ;
; reg_file:rf1|core_rtl_1_bypass[11] ; reg_file:rf1|core_rtl_1 ;
; reg_file:rf1|core_rtl_1_bypass[12] ; reg_file:rf1|core_rtl_1 ;
; reg_file:rf1|core_rtl_1_bypass[13] ; reg_file:rf1|core_rtl_1 ;
; reg_file:rf1|core_rtl_1_bypass[14] ; reg_file:rf1|core_rtl_1 ;
+------------------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 12 bits   ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; Yes        ; |top_level|PC:pc1|prog_ctr[2]                 ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |top_level|Accumulator:acum1|internal_reg1[0] ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 3 ALUTs              ; 3 ALUTs                ; Yes        ; |top_level|Accumulator:acum1|internal_reg2[5] ;
; 14:1               ; 6 bits    ; 54 ALUTs      ; 36 ALUTs             ; 18 ALUTs               ; No         ; |top_level|reg_file_data_in[6]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for reg_file:rf1|altsyncram:core_rtl_0|altsyncram_i0k1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for reg_file:rf1|altsyncram:core_rtl_1|altsyncram_i0k1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_level ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; D              ; 12    ; Signed Integer                                   ;
; A              ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:pc1 ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; D              ; 12    ; Signed Integer             ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_ROM:ir1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; D              ; 12    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:rf1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; pw             ; 3     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reg_file:rf1|altsyncram:core_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 8                    ; Untyped                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 8                    ; Untyped                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Arria II GX          ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_i0k1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reg_file:rf1|altsyncram:core_rtl_1 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 8                    ; Untyped                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 8                    ; Untyped                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Arria II GX          ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_i0k1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 2                                  ;
; Entity Instance                           ; reg_file:rf1|altsyncram:core_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                          ;
;     -- WIDTH_A                            ; 8                                  ;
;     -- NUMWORDS_A                         ; 8                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 8                                  ;
;     -- NUMWORDS_B                         ; 8                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
; Entity Instance                           ; reg_file:rf1|altsyncram:core_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                          ;
;     -- WIDTH_A                            ; 8                                  ;
;     -- NUMWORDS_A                         ; 8                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 8                                  ;
;     -- NUMWORDS_B                         ; 8                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
+-------------------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dat_mem:dm1"                                                                                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "addr[7..1]" will be connected to GND. ;
; done ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu1"                                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; shiftcarry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:rf1"                                                                                                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rd_addrA ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rd_addrB ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wr_addr  ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "wr_addr[3..3]" will be connected to GND.                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Accumulator:acum1"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; r0[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r0_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r1_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r2_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriaii_ff            ; 72                          ;
;     ENA               ; 31                          ;
;     ENA SCLR          ; 7                           ;
;     SCLR              ; 12                          ;
;     plain             ; 22                          ;
; boundary_port         ; 4                           ;
; stratixiv_lcell_comb  ; 136                         ;
;     arith             ; 21                          ;
;         1 data inputs ; 12                          ;
;         3 data inputs ; 1                           ;
;         5 data inputs ; 8                           ;
;     normal            ; 115                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 24                          ;
;         5 data inputs ; 38                          ;
;         6 data inputs ; 37                          ;
; stratixiv_ram_block   ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 4.39                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Jun 02 18:13:23 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 141architecture -c top_level
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top_level.sv
    Info (12023): Found entity 1: top_level File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.sv
    Info (12023): Found entity 1: reg_file File: C:/Users/Max/Documents/GitHub/141architecture/reg_file.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pc_lut.sv
    Info (12023): Found entity 1: PC_LUT File: C:/Users/Max/Documents/GitHub/141architecture/PC_LUT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: PC File: C:/Users/Max/Documents/GitHub/141architecture/PC.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file instr_rom.sv
    Info (12023): Found entity 1: instr_ROM File: C:/Users/Max/Documents/GitHub/141architecture/instr_ROM.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file dat_mem.sv
    Info (12023): Found entity 1: dat_mem File: C:/Users/Max/Documents/GitHub/141architecture/dat_mem.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file control_tb.sv
    Info (12023): Found entity 1: control_tb File: C:/Users/Max/Documents/GitHub/141architecture/control_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: control File: C:/Users/Max/Documents/GitHub/141architecture/control.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/Max/Documents/GitHub/141architecture/alu.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file accumulator.sv
    Info (12023): Found entity 1: Accumulator File: C:/Users/Max/Documents/GitHub/141architecture/accumulator.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at top_level.sv(139): created implicit net for "data_memory_addr" File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 139
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Warning (10858): Verilog HDL warning at top_level.sv(18): object storeDone used but never assigned File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 18
Warning (10036): Verilog HDL or VHDL warning at top_level.sv(22): object "wr_reg" assigned a value but never read File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 22
Warning (10036): Verilog HDL or VHDL warning at top_level.sv(33): object "pariQ" assigned a value but never read File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 33
Warning (10036): Verilog HDL or VHDL warning at top_level.sv(34): object "zeroQ" assigned a value but never read File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 34
Warning (10858): Verilog HDL warning at top_level.sv(35): object pari used but never assigned File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 35
Warning (10858): Verilog HDL warning at top_level.sv(36): object zero used but never assigned File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 36
Warning (10858): Verilog HDL warning at top_level.sv(37): object sc_clr used but never assigned File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 37
Warning (10858): Verilog HDL warning at top_level.sv(38): object sc_en used but never assigned File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 38
Warning (10230): Verilog HDL assignment warning at top_level.sv(139): truncated value with size 8 to match size of target (1) File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 139
Warning (10030): Net "storeDone" at top_level.sv(18) has no driver or initial value, using a default initial value '0' File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 18
Warning (10030): Net "sc_clr" at top_level.sv(37) has no driver or initial value, using a default initial value '0' File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 37
Info (12128): Elaborating entity "PC" for hierarchy "PC:pc1" File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 57
Warning (10230): Verilog HDL assignment warning at PC.sv(20): truncated value with size 32 to match size of target (12) File: C:/Users/Max/Documents/GitHub/141architecture/PC.sv Line: 20
Info (12128): Elaborating entity "PC_LUT" for hierarchy "PC_LUT:pl1" File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 62
Warning (10850): Verilog HDL warning at PC_LUT.sv(9): number of words (0) in memory file does not match the number of elements in the address range [0:4095] File: C:/Users/Max/Documents/GitHub/141architecture/PC_LUT.sv Line: 9
Warning (10030): Net "tagToTarget.data_a" at PC_LUT.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/Max/Documents/GitHub/141architecture/PC_LUT.sv Line: 6
Warning (10030): Net "tagToTarget.waddr_a" at PC_LUT.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/Max/Documents/GitHub/141architecture/PC_LUT.sv Line: 6
Warning (10030): Net "tagToTarget.we_a" at PC_LUT.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/Max/Documents/GitHub/141architecture/PC_LUT.sv Line: 6
Info (12128): Elaborating entity "instr_ROM" for hierarchy "instr_ROM:ir1" File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 68
Warning (10850): Verilog HDL warning at instr_ROM.sv(10): number of words (20) in memory file does not match the number of elements in the address range [0:4095] File: C:/Users/Max/Documents/GitHub/141architecture/instr_ROM.sv Line: 10
Warning (10030): Net "core.data_a" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Max/Documents/GitHub/141architecture/instr_ROM.sv Line: 8
Warning (10030): Net "core.waddr_a" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Max/Documents/GitHub/141architecture/instr_ROM.sv Line: 8
Warning (10030): Net "core.we_a" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Max/Documents/GitHub/141architecture/instr_ROM.sv Line: 8
Info (12128): Elaborating entity "control" for hierarchy "control:ctl1" File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 80
Info (12128): Elaborating entity "Accumulator" for hierarchy "Accumulator:acum1" File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 100
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:rf1" File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 127
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu1" File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 137
Warning (10270): Verilog HDL Case Statement warning at alu.sv(15): incomplete case statement has no default case item File: C:/Users/Max/Documents/GitHub/141architecture/alu.sv Line: 15
Info (12128): Elaborating entity "dat_mem" for hierarchy "dat_mem:dm1" File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 146
Warning (276020): Inferred RAM node "reg_file:rf1|core_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "reg_file:rf1|core_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "dat_mem:dm1|core" is uninferred due to inappropriate RAM size File: C:/Users/Max/Documents/GitHub/141architecture/dat_mem.sv Line: 10
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Max/Documents/GitHub/141architecture/db/top_level.ram0_PC_LUT_a790c061.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Max/Documents/GitHub/141architecture/db/top_level.ram0_instr_ROM_8ff220a8.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reg_file:rf1|core_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reg_file:rf1|core_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "reg_file:rf1|altsyncram:core_rtl_0"
Info (12133): Instantiated megafunction "reg_file:rf1|altsyncram:core_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0k1.tdf
    Info (12023): Found entity 1: altsyncram_i0k1 File: C:/Users/Max/Documents/GitHub/141architecture/db/altsyncram_i0k1.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "req" File: C:/Users/Max/Documents/GitHub/141architecture/top_level.sv Line: 3
Info (21057): Implemented 209 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 189 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4855 megabytes
    Info: Processing ended: Sun Jun 02 18:14:26 2024
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:00:57


