Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Feb 15 08:52:20 2018
| Host         : DESKTOP-3J1TDC0 running 64-bit major release  (build 9200)
| Command      : report_methodology -file adder_4bit_methodology_drc_routed.rpt -pb adder_4bit_methodology_drc_routed.pb -rpx adder_4bit_methodology_drc_routed.rpx
| Design       : adder_4bit
| Device       : xc7a35tcpg236-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

