Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date              : Mon Jan  9 09:19:36 2017
| Host              : devEng running 64-bit Ubuntu 14.04.5 LTS
| Command           : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
| Design            : design_1_wrapper
| Device            : 7a200t-ffg1156
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
---------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X0Y0
8. Cell Type Counts per Global Clock: Region X1Y0
9. Cell Type Counts per Global Clock: Region X0Y1
10. Cell Type Counts per Global Clock: Region X1Y1
11. Cell Type Counts per Global Clock: Region X0Y2
12. Cell Type Counts per Global Clock: Region X1Y2
13. Cell Type Counts per Global Clock: Region X0Y3
14. Load Cell Placement Summary for Global Clock g0
15. Load Cell Placement Summary for Global Clock g1
16. Load Cell Placement Summary for Global Clock g2
17. Load Cell Placement Summary for Global Clock g3
18. Load Cell Placement Summary for Global Clock g4
19. Load Cell Placement Summary for Global Clock g5
20. Load Cell Placement Summary for Global Clock g6

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    6 |        32 |   0 |            0 |      0 |
| BUFH     |    1 |       120 |   0 |            0 |      0 |
| BUFIO    |    0 |        40 |   0 |            0 |      0 |
| BUFMR    |    0 |        20 |   0 |            0 |      0 |
| BUFR     |    0 |        40 |   0 |            0 |      0 |
| MMCM     |    2 |        10 |   1 |            0 |      0 |
| PLL      |    1 |        10 |   1 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+---------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock                                       | Driver Pin                                                                                                  | Net                                                                                       |
+-------+-------+-----------------+------------+---------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |      |                   |             3 |       10943 |               0 |       10.000 | clk_pll_i                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK         |
| g1    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          |      |                   |             6 |        4261 |               0 |       10.000 | clk_out1_design_1_clk_wiz_0_0               | design_1_i/clk_wiz_0/inst/clkout1_buf/O                                                                     | design_1_i/clk_wiz_0/inst/clk_out1                                                        |
| g2    | src2  | BUFG/O          | None       | BUFGCTRL_X0Y3 | n/a          |      |                   |             3 |         254 |               0 |       33.333 | design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK   | design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O                                                           | design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                         |
| g3    | src2  | BUFG/O          | None       | BUFGCTRL_X0Y4 | n/a          |      |                   |             2 |          41 |               0 |       33.333 | design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE | design_1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O                                                                | design_1_i/mdm_1/U0/Dbg_Update_0                                                          |
| g4    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y2 | n/a          |      |                   |             2 |          18 |               0 |       20.000 | mmcm_ps_clk_bufg_in                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk |
| g5    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y5 | n/a          |      |                   |             1 |           1 |               0 |       10.000 | clkfbout_design_1_clk_wiz_0_0               | design_1_i/clk_wiz_0/inst/clkf_buf/O                                                                        | design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0                               |
| g6    | src3  | BUFH/O          | None       | BUFHCE_X1Y0   | X1Y0         |      |                   |             1 |           1 |               0 |       10.000 | pll_clk3_out                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3    |
+-------+-------+-----------------+------------+---------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+---------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+
| SrcID | GlbIDs | Driver Type/Pin     | Constraint      | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                | Driver Pin                                                                                             | Net                                                                                               |
+-------+--------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+---------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+
| src0  | g0     | MMCME2_ADV/CLKFBOUT | MMCME2_ADV_X1Y0 | MMCME2_ADV_X1Y0 | X1Y0         |           0 |               1 |              10.000 | clk_pll_i                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i           |
| src0  | g4     | MMCME2_ADV/CLKOUT0  | MMCME2_ADV_X1Y0 | MMCME2_ADV_X1Y0 | X1Y0         |           0 |               1 |              20.000 | mmcm_ps_clk_bufg_in                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKOUT0  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in |
| src1  | g1     | MMCME2_ADV/CLKOUT0  | None            | MMCME2_ADV_X1Y2 | X1Y2         |           0 |               1 |              10.000 | clk_out1_design_1_clk_wiz_0_0               | design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0                                                        | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                                           |
| src1  | g5     | MMCME2_ADV/CLKFBOUT | None            | MMCME2_ADV_X1Y2 | X1Y2         |           0 |               1 |              10.000 | clkfbout_design_1_clk_wiz_0_0               | design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT                                                       | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0                                           |
| src2  | g3     | BSCANE2/UPDATE      | None            | BSCAN_X0Y1      | X0Y2         |           0 |               1 |              33.333 | design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE | design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE                                                            | design_1_i/mdm_1/U0/Dbg_Update_0__0                                                               |
| src2  | g2     | BSCANE2/DRCK        | None            | BSCAN_X0Y1      | X0Y2         |           0 |               1 |              33.333 | design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK   | design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK                                                              | design_1_i/mdm_1/U0/I                                                                             |
| src3  | g6     | PLLE2_ADV/CLKOUT3   | PLLE2_ADV_X1Y0  | PLLE2_ADV_X1Y0  | X1Y0         |           1 |               0 |              10.000 | pll_clk3_out                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out        |
+-------+--------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+---------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


4. Local Clock Details
----------------------

+-------+----------------------------+---------------------+------------------------------------+--------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LocId | Driver Type/Pin            | Constraint          | Site/BEL                           | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                     | Driver Pin                                                                                                                                                                                                                            | Net                                                                                                                                                                                                                                                  |
+-------+----------------------------+---------------------+------------------------------------+--------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 0     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y4 | PHASER_OUT_PHY_X1Y4/PHASER_OUT_PHY | X1Y1         |          18 |               0 |        2.500 | oserdes_clk                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |
| 1     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y5 | PHASER_OUT_PHY_X1Y5/PHASER_OUT_PHY | X1Y1         |          18 |               0 |        2.500 | oserdes_clk_1                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |
| 2     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y6 | PHASER_OUT_PHY_X1Y6/PHASER_OUT_PHY | X1Y1         |          18 |               0 |        2.500 | oserdes_clk_2                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |
| 3     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y7 | PHASER_OUT_PHY_X1Y7/PHASER_OUT_PHY | X1Y1         |          18 |               0 |        2.500 | oserdes_clk_3                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |
| 4     | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y4  | PHASER_IN_PHY_X1Y4/PHASER_IN_PHY   | X1Y1         |          16 |               0 |        2.500 | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |
| 5     | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y5  | PHASER_IN_PHY_X1Y5/PHASER_IN_PHY   | X1Y1         |          16 |               0 |        2.500 | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |
| 6     | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y6  | PHASER_IN_PHY_X1Y6/PHASER_IN_PHY   | X1Y1         |          16 |               0 |        2.500 | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |
| 7     | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y7  | PHASER_IN_PHY_X1Y7/PHASER_IN_PHY   | X1Y1         |          16 |               0 |        2.500 | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |
| 8     | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y3 | PHASER_OUT_PHY_X1Y3/PHASER_OUT_PHY | X1Y0         |          12 |               0 |       10.000 | oserdes_clkdiv_6                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |
| 9     | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y4 | PHASER_OUT_PHY_X1Y4/PHASER_OUT_PHY | X1Y1         |          11 |               0 |        5.000 | oserdes_clkdiv                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |
| 10    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y5 | PHASER_OUT_PHY_X1Y5/PHASER_OUT_PHY | X1Y1         |          11 |               0 |        5.000 | oserdes_clkdiv_1                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |
| 11    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y6 | PHASER_OUT_PHY_X1Y6/PHASER_OUT_PHY | X1Y1         |          11 |               0 |        5.000 | oserdes_clkdiv_2                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |
| 12    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y7 | PHASER_OUT_PHY_X1Y7/PHASER_OUT_PHY | X1Y1         |          11 |               0 |        5.000 | oserdes_clkdiv_3                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |
| 13    | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y2 | PHASER_OUT_PHY_X1Y2/PHASER_OUT_PHY | X1Y0         |          11 |               0 |        2.500 | oserdes_clk_5                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |
| 14    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y2 | PHASER_OUT_PHY_X1Y2/PHASER_OUT_PHY | X1Y0         |          11 |               0 |       10.000 | oserdes_clkdiv_5                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |
| 15    | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y3 | PHASER_OUT_PHY_X1Y3/PHASER_OUT_PHY | X1Y0         |          11 |               0 |        2.500 | oserdes_clk_6                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |
| 16    | PLLE2_ADV/CLKOUT0          | PLLE2_ADV_X1Y0      | PLLE2_ADV_X1Y0/PLLE2_ADV           | X1Y0         |           9 |               4 |        2.500 | freq_refclk                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |
| 17    | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y4  | PHASER_IN_PHY_X1Y4/PHASER_IN_PHY   | X1Y1         |           9 |               0 |        5.000 | iserdes_clkdiv                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |
| 18    | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y5  | PHASER_IN_PHY_X1Y5/PHASER_IN_PHY   | X1Y1         |           9 |               0 |        5.000 | iserdes_clkdiv_1                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |
| 19    | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y6  | PHASER_IN_PHY_X1Y6/PHASER_IN_PHY   | X1Y1         |           9 |               0 |        5.000 | iserdes_clkdiv_2                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |
| 20    | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y7  | PHASER_IN_PHY_X1Y7/PHASER_IN_PHY   | X1Y1         |           9 |               0 |        5.000 | iserdes_clkdiv_3                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |
| 21    | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y1 | PHASER_OUT_PHY_X1Y1/PHASER_OUT_PHY | X1Y0         |           5 |               0 |       10.000 | oserdes_clkdiv_4                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |
| 22    | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y1 | PHASER_OUT_PHY_X1Y1/PHASER_OUT_PHY | X1Y0         |           4 |               0 |        2.500 | oserdes_clk_4                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |
| 23    | PLLE2_ADV/CLKOUT1          | PLLE2_ADV_X1Y0      | PLLE2_ADV_X1Y0/PLLE2_ADV           | X1Y0         |           2 |              11 |        2.500 | mem_refclk                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |
| 24    | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y4 | PHASER_OUT_PHY_X1Y4/PHASER_OUT_PHY | X1Y1         |           2 |               0 |        2.500 | oserdes_clk                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed                            |
| 25    | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y5 | PHASER_OUT_PHY_X1Y5/PHASER_OUT_PHY | X1Y1         |           2 |               0 |        2.500 | oserdes_clk_1                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed                            |
| 26    | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y6 | PHASER_OUT_PHY_X1Y6/PHASER_OUT_PHY | X1Y1         |           2 |               0 |        2.500 | oserdes_clk_2                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed                            |
| 27    | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y7 | PHASER_OUT_PHY_X1Y7/PHASER_OUT_PHY | X1Y1         |           2 |               0 |        2.500 | oserdes_clk_3                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed                            |
+-------+----------------------------+---------------------+------------------------------------+--------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |   14 | 21600 |    2 |  3200 |    0 |     0 |   18 |    30 |    0 |    60 |
| X1Y0              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    1 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |   26 |    50 | 1046 | 20000 |   99 |  3200 |    0 |     0 |    0 |    20 |    0 |    40 |
| X0Y1              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1401 | 33600 |  130 |  5600 |    0 |     0 |   39 |    50 |    0 |   100 |
| X1Y1              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   36 |    50 |   48 |    50 | 6030 | 32000 |  436 |  5600 |    0 |     0 |   16 |    40 |    0 |    80 |
| X0Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    1 | 28800 |    1 |  5600 |    0 |     0 |   10 |    50 |    0 |   100 |
| X1Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  673 | 32000 |   10 |  5600 |    0 |     0 |    0 |    40 |    0 |    80 |
| X0Y3              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   32 | 28800 |    1 |  5600 |    0 |     0 |    0 |    50 |    0 |   100 |
| X1Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 32000 |    0 |  5600 |    0 |     0 |    0 |    40 |    0 |    80 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20400 |    0 |  3000 |    0 |     0 |    0 |    25 |    0 |    60 |
| X1Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20000 |    0 |  3200 |    0 |     0 |    0 |    20 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  0 |
| Y3 |  1 |  0 |
| Y2 |  2 |  3 |
| Y1 |  3 |  5 |
| Y0 |  1 |  3 |
+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Cell Type Counts per Global Clock: Region X0Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------+
| g1    | n/a   | BUFG/O          | None       |           0 |              32 | 14 |      2 |   18 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_0/inst/clk_out1 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


8. Cell Type Counts per Global Clock: Region X1Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                    |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           1 |             846 | 839 |     78 |    0 |   0 |  0 |    1 |   0 |       0 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK      |
| g1    | n/a   | BUFG/O          | None       |           1 |             209 | 209 |     23 |    0 |   0 |  0 |    0 |   1 |       0 | design_1_i/clk_wiz_0/inst/clk_out1                                                     |
| g6    | n/a   | BUFH/O          | None       |           1 |               0 |   0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3 |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


9. Cell Type Counts per Global Clock: Region X0Y1
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------+
| g1    | n/a   | BUFG/O          | None       |           0 |            1402 | 1363 |    122 |   39 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_0/inst/clk_out1 |
| g2    | n/a   | BUFG/O          | None       |           0 |              36 |   36 |      9 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/Ext_JTAG_DRCK  |
| g3    | n/a   | BUFG/O          | None       |           0 |               4 |    4 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/Dbg_Update_0   |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


10. Cell Type Counts per Global Clock: Region X1Y1
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                       |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |            5058 | 5009 |    269 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK         |
| g1    | n/a   | BUFG/O          | None       |           0 |             906 |  889 |    152 |   16 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_0/inst/clk_out1                                                        |
| g2    | n/a   | BUFG/O          | None       |           0 |             110 |  110 |     19 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/Ext_JTAG_DRCK                                                         |
| g3    | n/a   | BUFG/O          | None       |           0 |              27 |   27 |      2 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/Dbg_Update_0                                                          |
| g4    | n/a   | BUFG/O          | None       |           0 |               5 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


11. Cell Type Counts per Global Clock: Region X0Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------+
| g1    | n/a   | BUFG/O          | None       |           0 |              10 |  0 |      0 |   10 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_0/inst/clk_out1 |
| g2    | n/a   | BUFG/O          | None       |           0 |               1 |  1 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mdm_1/U0/Ext_JTAG_DRCK  |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


12. Cell Type Counts per Global Clock: Region X1Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                       |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             663 | 663 |     10 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK         |
| g4    | n/a   | BUFG/O          | None       |           0 |              11 |  11 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk |
| g5    | n/a   | BUFG/O          | None       |           1 |               0 |   0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0                               |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


13. Cell Type Counts per Global Clock: Region X0Y3
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------+
| g1    | n/a   | BUFG/O          | None       |           0 |              33 | 32 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/clk_wiz_0/inst/clk_out1 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


14. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                               |
+-------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------+
| g0    | BUFG/O          | n/a               | clk_pll_i |      10.000 | {0.000 5.000} |          |        6567 |        0 |           1 |  0 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |
+-------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------+


+----+----+-------+
|    | X0 | X1    |
+----+----+-------+
| Y4 |  0 |     0 |
| Y3 |  0 |     0 |
| Y2 |  0 |   663 |
| Y1 |  0 |  5058 |
| Y0 |  0 |   847 |
+----+----+-------+


15. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                |
+-------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------+
| g1    | BUFG/O          | n/a               | clk_out1_design_1_clk_wiz_0_0 |      10.000 | {0.000 5.000} |          |        2592 |        0 |           1 |  0 | design_1_i/clk_wiz_0/inst/clk_out1 |
+-------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------+


+----+-------+------+
|    | X0    | X1   |
+----+-------+------+
| Y4 |     0 |    0 |
| Y3 |    33 |    0 |
| Y2 |    10 |    0 |
| Y1 |  1402 |  906 |
| Y0 |    32 |  210 |
+----+-------+------+


16. Load Cell Placement Summary for Global Clock g2
---------------------------------------------------

+-------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+-----------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                     | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                               |
+-------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+-----------------------------------+
| g2    | BUFG/O          | n/a               | design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK |      33.333 | {0.000 16.667} |          |         147 |        0 |           0 |  0 | design_1_i/mdm_1/U0/Ext_JTAG_DRCK |
+-------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+-----------------------------------+


+----+-----+------+
|    | X0  | X1   |
+----+-----+------+
| Y4 |   0 |    0 |
| Y3 |   0 |    0 |
| Y2 |   1 |    0 |
| Y1 |  36 |  110 |
| Y0 |   0 |    0 |
+----+-----+------+


17. Load Cell Placement Summary for Global Clock g3
---------------------------------------------------

+-------+-----------------+-------------------+---------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                       | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                              |
+-------+-----------------+-------------------+---------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------+
| g3    | BUFG/O          | n/a               | design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE |      33.333 | {0.000 16.667} |          |          31 |        0 |           0 |  0 | design_1_i/mdm_1/U0/Dbg_Update_0 |
+-------+-----------------+-------------------+---------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y4 |  0 |   0 |
| Y3 |  0 |   0 |
| Y2 |  0 |   0 |
| Y1 |  4 |  27 |
| Y0 |  0 |   0 |
+----+----+-----+


18. Load Cell Placement Summary for Global Clock g4
---------------------------------------------------

+-------+-----------------+-------------------+---------------------+-------------+----------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                       |
+-------+-----------------+-------------------+---------------------+-------------+----------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------------+
| g4    | BUFG/O          | n/a               | mmcm_ps_clk_bufg_in |      20.000 | {0.000 10.000} |          |          16 |        0 |           0 |  0 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk |
+-------+-----------------+-------------------+---------------------+-------------+----------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y4 |  0 |   0 |
| Y3 |  0 |   0 |
| Y2 |  0 |  11 |
| Y1 |  0 |   5 |
| Y0 |  0 |   0 |
+----+----+-----+


19. Load Cell Placement Summary for Global Clock g5
---------------------------------------------------

+-------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                         |
+-------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------+
| g5    | BUFG/O          | n/a               | clkfbout_design_1_clk_wiz_0_0 |      10.000 | {0.000 5.000} |          |           0 |        0 |           1 |  0 | design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0 |
+-------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  1 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


20. Load Cell Placement Summary for Global Clock g6
---------------------------------------------------

+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                    |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------+
| g6    | BUFH/O          | X1Y0              | pll_clk3_out |      10.000 | {0.000 5.000} |          |           0 |        0 |           1 |  0 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3 |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------+


+----+----+--------+
|    | X0 | X1     |
+----+----+--------+
| Y4 |  0 |      0 |
| Y3 |  0 |      0 |
| Y2 |  0 |      0 |
| Y1 |  0 |      0 |
| Y0 |  0 |  (D) 1 |
+----+----+--------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y2 [get_cells design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk]
set_property LOC BUFGCTRL_X0Y0 [get_cells design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0]
set_property LOC BUFGCTRL_X0Y3 [get_cells design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK]
set_property LOC BUFGCTRL_X0Y4 [get_cells design_1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst]
set_property LOC BUFGCTRL_X0Y5 [get_cells design_1_i/clk_wiz_0/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y1 [get_cells design_1_i/clk_wiz_0/inst/clkout1_buf]

# Location of BUFH Primitives 
set_property LOC BUFHCE_X1Y0 [get_cells design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y23 [get_ports CLK_IN1_D_clk_n]
set_property LOC IOB_X1Y24 [get_ports CLK_IN1_D_clk_p]

# Clock net "design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk" driven by instance "design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK" driven by instance "design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "design_1_i/mdm_1/U0/Ext_JTAG_DRCK" driven by instance "design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_design_1_i/mdm_1/U0/Ext_JTAG_DRCK}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/mdm_1/U0/Ext_JTAG_DRCK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/mdm_1/U0/Ext_JTAG_DRCK"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/mdm_1/U0/Ext_JTAG_DRCK}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "design_1_i/mdm_1/U0/Dbg_Update_0" driven by instance "design_1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock {CLKAG_design_1_i/mdm_1/U0/Dbg_Update_0}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/mdm_1/U0/Dbg_Update_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/mdm_1/U0/Dbg_Update_0"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/mdm_1/U0/Dbg_Update_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out1" driven by instance "design_1_i/clk_wiz_0/inst/clkout1_buf" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_design_1_i/clk_wiz_0/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/clk_wiz_0/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/clk_wiz_0/inst/clk_out1}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
