Timing Analyzer report for Typhoon
Mon Nov 05 18:34:52 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'SRAM_CLK'
 13. Slow 1200mV 85C Model Hold: 'SRAM_CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'SRAM_CLK'
 22. Slow 1200mV 0C Model Hold: 'SRAM_CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'SRAM_CLK'
 30. Fast 1200mV 0C Model Hold: 'SRAM_CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Typhoon                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.5%      ;
;     Processor 3            ;   2.4%      ;
;     Processor 4            ;   2.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; BOARD_CLK  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { BOARD_CLK } ;
; SRAM_CLK   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SRAM_CLK }  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                       ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; 259.2 MHz ; 250.0 MHz       ; SRAM_CLK   ; limit due to minimum period restriction (max I/O toggle rate) ;
+-----------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; SRAM_CLK ; -2.858 ; -705.044        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; SRAM_CLK ; 0.388 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-----------+--------+------------------------------+
; Clock     ; Slack  ; End Point TNS                ;
+-----------+--------+------------------------------+
; SRAM_CLK  ; -3.000 ; -636.418                     ;
; BOARD_CLK ; -3.000 ; -46.088                      ;
+-----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SRAM_CLK'                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.858 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[0]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.777      ;
; -2.858 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[1]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.777      ;
; -2.858 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[2]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.777      ;
; -2.858 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[3]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.777      ;
; -2.858 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[4]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.777      ;
; -2.858 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[5]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.777      ;
; -2.858 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[6]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.777      ;
; -2.858 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[7]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.777      ;
; -2.858 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[13] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.777      ;
; -2.858 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[15] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.777      ;
; -2.852 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[0]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.771      ;
; -2.852 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[1]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.771      ;
; -2.852 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[2]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.771      ;
; -2.852 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[3]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.771      ;
; -2.852 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[4]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.771      ;
; -2.852 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[5]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.771      ;
; -2.852 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[6]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.771      ;
; -2.852 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[7]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.771      ;
; -2.852 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[13] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.771      ;
; -2.852 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[15] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.771      ;
; -2.781 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[0]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.075     ; 3.704      ;
; -2.781 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[1]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.075     ; 3.704      ;
; -2.781 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[2]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.075     ; 3.704      ;
; -2.781 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[3]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.075     ; 3.704      ;
; -2.781 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[4]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.075     ; 3.704      ;
; -2.781 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[5]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.075     ; 3.704      ;
; -2.781 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[6]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.075     ; 3.704      ;
; -2.781 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[7]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.075     ; 3.704      ;
; -2.781 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[13] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.075     ; 3.704      ;
; -2.781 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[15] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.075     ; 3.704      ;
; -2.767 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[8]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.320      ; 4.085      ;
; -2.767 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[9]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.320      ; 4.085      ;
; -2.767 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[11] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.320      ; 4.085      ;
; -2.767 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[14] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.320      ; 4.085      ;
; -2.761 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[8]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.320      ; 4.079      ;
; -2.761 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[9]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.320      ; 4.079      ;
; -2.761 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[11] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.320      ; 4.079      ;
; -2.761 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[14] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.320      ; 4.079      ;
; -2.755 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[0]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.094     ; 3.659      ;
; -2.755 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[1]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.094     ; 3.659      ;
; -2.755 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[2]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.094     ; 3.659      ;
; -2.755 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[3]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.094     ; 3.659      ;
; -2.755 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[4]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.094     ; 3.659      ;
; -2.755 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[5]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.094     ; 3.659      ;
; -2.755 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[6]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.094     ; 3.659      ;
; -2.755 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[7]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.094     ; 3.659      ;
; -2.755 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[13] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.094     ; 3.659      ;
; -2.755 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[15] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.094     ; 3.659      ;
; -2.747 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[10] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.330      ; 4.075      ;
; -2.747 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[12] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.330      ; 4.075      ;
; -2.741 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[10] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.330      ; 4.069      ;
; -2.741 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[12] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.330      ; 4.069      ;
; -2.726 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|FIFOread[3]   ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.328      ; 4.052      ;
; -2.723 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|FIFOread[2]   ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.328      ; 4.049      ;
; -2.723 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|FIFOread[0]   ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.328      ; 4.049      ;
; -2.722 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|FIFOread[1]   ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.328      ; 4.048      ;
; -2.720 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|FIFOread[3]   ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.328      ; 4.046      ;
; -2.717 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|FIFOread[2]   ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.328      ; 4.043      ;
; -2.717 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|FIFOread[0]   ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.328      ; 4.043      ;
; -2.716 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|FIFOread[1]   ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.328      ; 4.042      ;
; -2.690 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[8]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.324      ; 4.012      ;
; -2.690 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[9]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.324      ; 4.012      ;
; -2.690 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[11] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.324      ; 4.012      ;
; -2.690 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[14] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.324      ; 4.012      ;
; -2.670 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[10] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.334      ; 4.002      ;
; -2.670 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[12] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.334      ; 4.002      ;
; -2.664 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[8]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.305      ; 3.967      ;
; -2.664 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[9]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.305      ; 3.967      ;
; -2.664 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[11] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.305      ; 3.967      ;
; -2.664 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[14] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.305      ; 3.967      ;
; -2.661 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|SRAM_WE_N     ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.077     ; 3.582      ;
; -2.655 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|SRAM_WE_N     ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.077     ; 3.576      ;
; -2.646 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[0]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.565      ;
; -2.646 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[1]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.565      ;
; -2.646 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[2]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.565      ;
; -2.646 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[3]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.565      ;
; -2.646 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[4]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.565      ;
; -2.646 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[5]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.565      ;
; -2.646 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[6]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.565      ;
; -2.646 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[7]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.565      ;
; -2.646 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[13] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.565      ;
; -2.646 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[15] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.565      ;
; -2.644 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[10] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.315      ; 3.957      ;
; -2.644 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[12] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.315      ; 3.957      ;
; -2.632 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[0]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.551      ;
; -2.632 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[1]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.551      ;
; -2.632 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[2]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.551      ;
; -2.632 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[3]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.551      ;
; -2.632 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[4]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.551      ;
; -2.632 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[5]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.551      ;
; -2.632 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[6]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.551      ;
; -2.632 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[7]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.551      ;
; -2.632 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[13] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.551      ;
; -2.632 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[15] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.079     ; 3.551      ;
; -2.624 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[0]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.094     ; 3.528      ;
; -2.624 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[1]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.094     ; 3.528      ;
; -2.624 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[2]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.094     ; 3.528      ;
; -2.624 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[3]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.094     ; 3.528      ;
; -2.624 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[4]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.094     ; 3.528      ;
; -2.624 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[5]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.094     ; 3.528      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SRAM_CLK'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.388 ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                                                ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                                                ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                                                ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                                                ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.095      ; 0.669      ;
; 0.404 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.669      ;
; 0.423 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.688      ;
; 0.423 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.376      ; 1.021      ;
; 0.424 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.688      ;
; 0.425 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.688      ;
; 0.425 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.376      ; 1.023      ;
; 0.425 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.689      ;
; 0.444 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.709      ;
; 0.445 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.709      ;
; 0.446 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[0]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.709      ;
; 0.450 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.365      ; 1.037      ;
; 0.452 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.715      ;
; 0.453 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.717      ;
; 0.454 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[3]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.719      ;
; 0.457 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.379      ; 1.058      ;
; 0.460 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.725      ;
; 0.463 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.379      ; 1.064      ;
; 0.468 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.732      ;
; 0.468 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.356      ; 1.046      ;
; 0.469 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.377      ; 1.068      ;
; 0.476 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.739      ;
; 0.477 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[0]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.740      ;
; 0.477 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.742      ;
; 0.478 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.741      ;
; 0.479 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.356      ; 1.057      ;
; 0.481 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.379      ; 1.082      ;
; 0.482 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.747      ;
; 0.482 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[0]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.747      ;
; 0.483 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.379      ; 1.084      ;
; 0.491 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[0]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.755      ;
; 0.493 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.365      ; 1.080      ;
; 0.544 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.809      ;
; 0.545 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.809      ;
; 0.545 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.809      ;
; 0.547 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.811      ;
; 0.558 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.822      ;
; 0.573 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.837      ;
; 0.576 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.839      ;
; 0.578 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.843      ;
; 0.578 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.843      ;
; 0.583 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.846      ;
; 0.589 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.854      ;
; 0.592 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.856      ;
; 0.605 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.076      ; 0.867      ;
; 0.607 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.871      ;
; 0.611 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.080      ; 0.877      ;
; 0.612 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[2]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.876      ;
; 0.618 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.365      ; 1.205      ;
; 0.619 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.075      ; 0.880      ;
; 0.622 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.885      ;
; 0.625 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[4]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.079      ; 0.890      ;
; 0.626 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[4]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.889      ;
; 0.627 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[3]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.077      ; 0.890      ;
; 0.631 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[0]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.895      ;
; 0.631 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.078      ; 0.895      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 282.49 MHz ; 250.0 MHz       ; SRAM_CLK   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; SRAM_CLK ; -2.540 ; -611.486       ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; SRAM_CLK ; 0.341 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; SRAM_CLK  ; -3.000 ; -629.554                    ;
; BOARD_CLK ; -3.000 ; -45.384                     ;
+-----------+--------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SRAM_CLK'                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.540 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[0]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.468      ;
; -2.540 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[1]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.468      ;
; -2.540 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[2]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.468      ;
; -2.540 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[3]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.468      ;
; -2.540 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[4]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.468      ;
; -2.540 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[5]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.468      ;
; -2.540 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[6]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.468      ;
; -2.540 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[7]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.468      ;
; -2.540 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[13] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.468      ;
; -2.540 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[15] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.468      ;
; -2.532 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[0]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.460      ;
; -2.532 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[1]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.460      ;
; -2.532 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[2]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.460      ;
; -2.532 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[3]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.460      ;
; -2.532 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[4]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.460      ;
; -2.532 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[5]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.460      ;
; -2.532 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[6]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.460      ;
; -2.532 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[7]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.460      ;
; -2.532 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[13] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.460      ;
; -2.532 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[15] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.460      ;
; -2.479 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[0]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.067     ; 3.411      ;
; -2.479 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[1]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.067     ; 3.411      ;
; -2.479 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[2]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.067     ; 3.411      ;
; -2.479 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[3]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.067     ; 3.411      ;
; -2.479 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[4]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.067     ; 3.411      ;
; -2.479 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[5]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.067     ; 3.411      ;
; -2.479 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[6]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.067     ; 3.411      ;
; -2.479 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[7]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.067     ; 3.411      ;
; -2.479 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[13] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.067     ; 3.411      ;
; -2.479 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[15] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.067     ; 3.411      ;
; -2.475 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[0]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.388      ;
; -2.475 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[1]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.388      ;
; -2.475 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[2]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.388      ;
; -2.475 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[3]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.388      ;
; -2.475 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[4]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.388      ;
; -2.475 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[5]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.388      ;
; -2.475 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[6]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.388      ;
; -2.475 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[7]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.388      ;
; -2.475 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[13] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.388      ;
; -2.475 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[15] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.388      ;
; -2.457 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[8]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.296      ; 3.752      ;
; -2.457 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[9]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.296      ; 3.752      ;
; -2.457 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[11] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.296      ; 3.752      ;
; -2.457 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[14] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.296      ; 3.752      ;
; -2.449 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[8]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.296      ; 3.744      ;
; -2.449 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[9]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.296      ; 3.744      ;
; -2.449 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[11] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.296      ; 3.744      ;
; -2.449 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[14] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.296      ; 3.744      ;
; -2.440 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[10] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.305      ; 3.744      ;
; -2.440 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[12] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.305      ; 3.744      ;
; -2.432 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[10] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.305      ; 3.736      ;
; -2.432 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[12] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.305      ; 3.736      ;
; -2.397 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|FIFOread[3]   ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.303      ; 3.699      ;
; -2.396 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[8]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.300      ; 3.695      ;
; -2.396 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[9]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.300      ; 3.695      ;
; -2.396 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[11] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.300      ; 3.695      ;
; -2.396 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[14] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.300      ; 3.695      ;
; -2.395 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|FIFOread[2]   ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.303      ; 3.697      ;
; -2.395 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|FIFOread[0]   ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.303      ; 3.697      ;
; -2.394 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|FIFOread[1]   ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.303      ; 3.696      ;
; -2.392 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[8]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.281      ; 3.672      ;
; -2.392 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[9]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.281      ; 3.672      ;
; -2.392 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[11] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.281      ; 3.672      ;
; -2.392 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[14] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.281      ; 3.672      ;
; -2.389 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|FIFOread[3]   ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.303      ; 3.691      ;
; -2.387 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|FIFOread[2]   ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.303      ; 3.689      ;
; -2.387 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|FIFOread[0]   ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.303      ; 3.689      ;
; -2.386 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|FIFOread[1]   ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.303      ; 3.688      ;
; -2.379 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[10] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.309      ; 3.687      ;
; -2.379 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[12] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.309      ; 3.687      ;
; -2.375 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[10] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.290      ; 3.664      ;
; -2.375 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[12] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.290      ; 3.664      ;
; -2.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[0]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.267      ;
; -2.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[1]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.267      ;
; -2.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[2]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.267      ;
; -2.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[3]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.267      ;
; -2.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[4]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.267      ;
; -2.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[5]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.267      ;
; -2.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[6]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.267      ;
; -2.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[7]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.267      ;
; -2.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[13] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.267      ;
; -2.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|DQ_buffer[15] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.086     ; 3.267      ;
; -2.344 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[0]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.272      ;
; -2.344 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[1]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.272      ;
; -2.344 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[2]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.272      ;
; -2.344 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[3]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.272      ;
; -2.344 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[4]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.272      ;
; -2.344 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[5]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.272      ;
; -2.344 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[6]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.272      ;
; -2.344 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[7]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.272      ;
; -2.344 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[13] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.272      ;
; -2.344 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|DQ_buffer[15] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.272      ;
; -2.341 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                           ; SRAM_controller:SRAM|SRAM_WE_N     ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.069     ; 3.271      ;
; -2.333 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb ; SRAM_controller:SRAM|SRAM_WE_N     ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.069     ; 3.263      ;
; -2.332 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb ; SRAM_controller:SRAM|FIFOread[3]   ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.288      ; 3.619      ;
; -2.330 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[0]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.258      ;
; -2.330 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[1]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.258      ;
; -2.330 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[2]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.258      ;
; -2.330 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[3]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.258      ;
; -2.330 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                           ; SRAM_controller:SRAM|DQ_buffer[4]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 3.258      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SRAM_CLK'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                                                ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                                                ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                                                ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                                                ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.085      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.597      ;
; 0.383 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.624      ;
; 0.383 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.624      ;
; 0.385 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.625      ;
; 0.386 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.626      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.643      ;
; 0.404 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[0]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.644      ;
; 0.405 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.646      ;
; 0.408 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.648      ;
; 0.411 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.651      ;
; 0.418 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[3]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.659      ;
; 0.419 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.333      ; 0.953      ;
; 0.421 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.333      ; 0.955      ;
; 0.423 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.664      ;
; 0.430 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.670      ;
; 0.431 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[0]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.671      ;
; 0.432 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.672      ;
; 0.437 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.677      ;
; 0.437 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[0]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.677      ;
; 0.440 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.680      ;
; 0.442 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[0]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.683      ;
; 0.450 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.335      ; 0.986      ;
; 0.452 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.320      ; 0.973      ;
; 0.458 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.336      ; 0.995      ;
; 0.463 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.312      ; 0.976      ;
; 0.466 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.320      ; 0.987      ;
; 0.466 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.334      ; 1.001      ;
; 0.470 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.312      ; 0.983      ;
; 0.474 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.336      ; 1.011      ;
; 0.478 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.335      ; 1.014      ;
; 0.494 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.735      ;
; 0.494 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.735      ;
; 0.494 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.734      ;
; 0.496 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.737      ;
; 0.513 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.753      ;
; 0.520 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.761      ;
; 0.529 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.769      ;
; 0.529 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.769      ;
; 0.530 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.771      ;
; 0.530 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.771      ;
; 0.533 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.774      ;
; 0.547 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.788      ;
; 0.549 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.790      ;
; 0.561 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.068      ; 0.800      ;
; 0.563 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[2]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.804      ;
; 0.570 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.072      ; 0.813      ;
; 0.571 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[4]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.812      ;
; 0.572 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[3]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.812      ;
; 0.573 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[4]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.813      ;
; 0.573 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.067      ; 0.811      ;
; 0.576 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.816      ;
; 0.576 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.817      ;
; 0.578 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[4]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.070      ; 0.819      ;
; 0.580 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.069      ; 0.820      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; SRAM_CLK ; -0.872 ; -175.674       ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; SRAM_CLK ; 0.177 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; SRAM_CLK  ; -3.000 ; -354.355                    ;
; BOARD_CLK ; -3.000 ; -20.988                     ;
+-----------+--------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SRAM_CLK'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.872 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|DQ_buffer[0]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.819      ;
; -0.872 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|DQ_buffer[1]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.819      ;
; -0.872 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|DQ_buffer[2]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.819      ;
; -0.872 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|DQ_buffer[3]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.819      ;
; -0.872 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|DQ_buffer[4]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.819      ;
; -0.872 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|DQ_buffer[5]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.819      ;
; -0.872 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|DQ_buffer[6]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.819      ;
; -0.872 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|DQ_buffer[7]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.819      ;
; -0.872 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|DQ_buffer[13]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.819      ;
; -0.872 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|DQ_buffer[15]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.819      ;
; -0.857 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                        ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.148      ; 1.992      ;
; -0.856 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[0]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.803      ;
; -0.856 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[1]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.803      ;
; -0.856 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[2]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.803      ;
; -0.856 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[3]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.803      ;
; -0.856 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[4]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.803      ;
; -0.856 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[5]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.803      ;
; -0.856 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[6]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.803      ;
; -0.856 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[7]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.803      ;
; -0.856 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[13]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.803      ;
; -0.856 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[15]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.040     ; 1.803      ;
; -0.855 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                        ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.148      ; 1.990      ;
; -0.854 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                        ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.148      ; 1.989      ;
; -0.853 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                        ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.148      ; 1.988      ;
; -0.845 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|DQ_buffer[0]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.055     ; 1.777      ;
; -0.845 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|DQ_buffer[1]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.055     ; 1.777      ;
; -0.845 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|DQ_buffer[2]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.055     ; 1.777      ;
; -0.845 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|DQ_buffer[3]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.055     ; 1.777      ;
; -0.845 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|DQ_buffer[4]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.055     ; 1.777      ;
; -0.845 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|DQ_buffer[5]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.055     ; 1.777      ;
; -0.845 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|DQ_buffer[6]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.055     ; 1.777      ;
; -0.845 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|DQ_buffer[7]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.055     ; 1.777      ;
; -0.845 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|DQ_buffer[13]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.055     ; 1.777      ;
; -0.845 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|DQ_buffer[15]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.055     ; 1.777      ;
; -0.844 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|DQ_buffer[8]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.156      ; 1.987      ;
; -0.844 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|DQ_buffer[9]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.156      ; 1.987      ;
; -0.844 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|DQ_buffer[11]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.156      ; 1.987      ;
; -0.844 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|DQ_buffer[14]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.156      ; 1.987      ;
; -0.841 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                        ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.148      ; 1.976      ;
; -0.840 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|DQ_buffer[10]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.150      ; 1.977      ;
; -0.840 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                     ; SRAM_controller:SRAM|DQ_buffer[12]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.150      ; 1.977      ;
; -0.839 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                        ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.148      ; 1.974      ;
; -0.838 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                        ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.148      ; 1.973      ;
; -0.837 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                        ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.148      ; 1.972      ;
; -0.830 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                        ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.133      ; 1.950      ;
; -0.828 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                        ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.133      ; 1.948      ;
; -0.828 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[8]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.156      ; 1.971      ;
; -0.828 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[9]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.156      ; 1.971      ;
; -0.828 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[11]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.156      ; 1.971      ;
; -0.828 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[14]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.156      ; 1.971      ;
; -0.827 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                        ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.133      ; 1.947      ;
; -0.826 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                        ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.133      ; 1.946      ;
; -0.824 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[10]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.150      ; 1.961      ;
; -0.824 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[12]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.150      ; 1.961      ;
; -0.817 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|DQ_buffer[8]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.141      ; 1.945      ;
; -0.817 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|DQ_buffer[9]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.141      ; 1.945      ;
; -0.817 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|DQ_buffer[11]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.141      ; 1.945      ;
; -0.817 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|DQ_buffer[14]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.141      ; 1.945      ;
; -0.813 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|DQ_buffer[10]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.135      ; 1.935      ;
; -0.813 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb           ; SRAM_controller:SRAM|DQ_buffer[12]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; 0.135      ; 1.935      ;
; -0.805 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[2] ; SRAM_controller:SRAM|DQ_buffer[2]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.208     ; 1.584      ;
; -0.798 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[0]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.036     ; 1.749      ;
; -0.798 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[1]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.036     ; 1.749      ;
; -0.798 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[2]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.036     ; 1.749      ;
; -0.798 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[3]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.036     ; 1.749      ;
; -0.798 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[4]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.036     ; 1.749      ;
; -0.798 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[5]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.036     ; 1.749      ;
; -0.798 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[6]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.036     ; 1.749      ;
; -0.798 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[7]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.036     ; 1.749      ;
; -0.798 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[13]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.036     ; 1.749      ;
; -0.798 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb           ; SRAM_controller:SRAM|DQ_buffer[15]                                                                                                                      ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.036     ; 1.749      ;
; -0.796 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[4] ; SRAM_controller:SRAM|DQ_buffer[4]                                                                                                                       ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.208     ; 1.575      ;
; -0.791 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[0]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.675      ;
; -0.791 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[1]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.675      ;
; -0.791 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[2]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.675      ;
; -0.791 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[3]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.675      ;
; -0.791 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[4]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.675      ;
; -0.791 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[5]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.675      ;
; -0.791 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[6]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.675      ;
; -0.791 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[7]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.675      ;
; -0.791 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[8]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.675      ;
; -0.791 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[9]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.675      ;
; -0.791 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[10] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.675      ;
; -0.791 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[11] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.675      ;
; -0.791 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[12] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.675      ;
; -0.791 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[13] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.675      ;
; -0.791 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[14] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.675      ;
; -0.791 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[15] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.675      ;
; -0.790 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[0]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.674      ;
; -0.790 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[1]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.674      ;
; -0.790 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[2]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.674      ;
; -0.790 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[3]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.674      ;
; -0.790 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[4]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.674      ;
; -0.790 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[5]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.674      ;
; -0.790 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[6]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.674      ;
; -0.790 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[7]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.674      ;
; -0.790 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[8]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.674      ;
; -0.790 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[9]  ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.674      ;
; -0.790 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[10] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.674      ;
; -0.790 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|q_b[11] ; SRAM_CLK     ; SRAM_CLK    ; 1.000        ; -0.071     ; 1.674      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SRAM_CLK'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.177 ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                                                ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                                                ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                                                ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                                                ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.046      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.192      ; 0.481      ;
; 0.185 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.192      ; 0.481      ;
; 0.185 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.307      ;
; 0.192 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.315      ;
; 0.193 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.316      ;
; 0.194 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.316      ;
; 0.199 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.195      ; 0.498      ;
; 0.199 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.194      ; 0.497      ;
; 0.202 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[3]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.040      ; 0.326      ;
; 0.205 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.180      ; 0.489      ;
; 0.205 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.195      ; 0.504      ;
; 0.205 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.328      ;
; 0.206 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.193      ; 0.503      ;
; 0.206 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.328      ;
; 0.208 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[0]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.330      ;
; 0.208 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.331      ;
; 0.208 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.194      ; 0.506      ;
; 0.212 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.040      ; 0.336      ;
; 0.212 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.180      ; 0.496      ;
; 0.213 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.172      ; 0.489      ;
; 0.216 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.339      ;
; 0.216 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.339      ;
; 0.216 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.172      ; 0.492      ;
; 0.219 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.341      ;
; 0.223 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.346      ;
; 0.224 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[0]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.346      ;
; 0.226 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[0]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.349      ;
; 0.227 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.349      ;
; 0.233 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[0]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.356      ;
; 0.248 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.040      ; 0.372      ;
; 0.248 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.371      ;
; 0.249 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.372      ;
; 0.250 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.373      ;
; 0.251 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.374      ;
; 0.263 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.385      ;
; 0.264 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.040      ; 0.388      ;
; 0.264 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.387      ;
; 0.265 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.388      ;
; 0.268 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|altsyncram_mb41:fifo_ram|ram_block7a0~portb_address_reg0 ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.180      ; 0.554      ;
; 0.271 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.040      ; 0.395      ;
; 0.271 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.393      ;
; 0.277 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[4]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.040      ; 0.401      ;
; 0.278 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.400      ;
; 0.278 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[3]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.040      ; 0.403      ;
; 0.279 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.402      ;
; 0.280 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[3]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.402      ;
; 0.280 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[4]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.038      ; 0.402      ;
; 0.282 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|rdptr_g[4]                                               ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.405      ;
; 0.283 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_cjf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1]              ; SRAM_CLK     ; SRAM_CLK    ; 0.000        ; 0.039      ; 0.406      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.858   ; 0.177 ; N/A      ; N/A     ; -3.000              ;
;  BOARD_CLK       ; N/A      ; N/A   ; N/A      ; N/A     ; -3.000              ;
;  SRAM_CLK        ; -2.858   ; 0.177 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -705.044 ; 0.0   ; 0.0      ; 0.0     ; -682.506            ;
;  BOARD_CLK       ; N/A      ; N/A   ; N/A      ; N/A     ; -46.088             ;
;  SRAM_CLK        ; -705.044 ; 0.000 ; N/A      ; N/A     ; -636.418            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_CLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BOARD_CLK               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_CE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_UB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_LB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SRAM_CLK   ; SRAM_CLK ; 2477     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SRAM_CLK   ; SRAM_CLK ; 2477     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 54    ; 54   ;
+---------------------------------+-------+------+


+--------------------------------------------+
; Clock Status Summary                       ;
+-----------+-----------+------+-------------+
; Target    ; Clock     ; Type ; Status      ;
+-----------+-----------+------+-------------+
; BOARD_CLK ; BOARD_CLK ; Base ; Constrained ;
; SRAM_CLK  ; SRAM_CLK  ; Base ; Constrained ;
+-----------+-----------+------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; SRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; SRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 05 18:34:50 2018
Info: Command: quartus_sta Typhoon -c Typhoon
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Typhoon.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SRAM_CLK SRAM_CLK
    Info (332105): create_clock -period 1.000 -name BOARD_CLK BOARD_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.858
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.858            -705.044 SRAM_CLK 
Info (332146): Worst-case hold slack is 0.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.388               0.000 SRAM_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -636.418 SRAM_CLK 
    Info (332119):    -3.000             -46.088 BOARD_CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.540
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.540            -611.486 SRAM_CLK 
Info (332146): Worst-case hold slack is 0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.341               0.000 SRAM_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -629.554 SRAM_CLK 
    Info (332119):    -3.000             -45.384 BOARD_CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.872
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.872            -175.674 SRAM_CLK 
Info (332146): Worst-case hold slack is 0.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.177               0.000 SRAM_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -354.355 SRAM_CLK 
    Info (332119):    -3.000             -20.988 BOARD_CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Mon Nov 05 18:34:52 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


