

================================================================
== Vitis HLS Report for 'ludcmp_Pipeline_VITIS_LOOP_15_3'
================================================================
* Date:           Tue May  6 11:38:14 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        ludcmp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      165|  10.000 ns|  0.825 us|    2|  165|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_15_3  |        0|      163|        12|          4|          1|  0 ~ 39|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 4, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 15 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 16 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln13_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln13"   --->   Operation 17 'read' 'zext_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_ln14_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln14"   --->   Operation 18 'read' 'add_ln14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %j"   --->   Operation 19 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%w_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %w_1"   --->   Operation 20 'read' 'w_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln13_cast = zext i6 %zext_ln13_read"   --->   Operation 21 'zext' 'zext_ln13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %k"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %w_1_read, i64 %w"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%k_2 = load i6 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15]   --->   Operation 26 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.61ns)   --->   "%icmp_ln15 = icmp_eq  i6 %k_2, i6 %j_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15]   --->   Operation 28 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 39, i64 0"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln15 = add i6 %k_2, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15]   --->   Operation 30 'add' 'add_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.split, void %for.inc25.loopexit.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15]   --->   Operation 31 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i6 %k_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 32 'zext' 'zext_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.73ns)   --->   "%add_ln16 = add i11 %add_ln14_read, i11 %zext_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 33 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i11 %add_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 34 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 35 'getelementptr' 'A_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %k_2, i5 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 36 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %k_2, i3 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 37 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i9 %tmp_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 38 'zext' 'zext_ln16_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_1 = add i11 %zext_ln13_cast, i11 %zext_ln16_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 39 'add' 'add_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln16_2 = add i11 %add_ln16_1, i11 %tmp_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 40 'add' 'add_ln16_2' <Predicate = (!icmp_ln15)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i11 %add_ln16_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 41 'zext' 'zext_ln16_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i64 %A, i64 0, i64 %zext_ln16_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 42 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.64ns)   --->   "%A_load = load i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 43 'load' 'A_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_1 : Operation 44 [2/2] (1.64ns)   --->   "%A_load_2 = load i11 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 44 'load' 'A_load_2' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln15 = store i6 %add_ln15, i6 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15]   --->   Operation 45 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 46 [1/2] (1.64ns)   --->   "%A_load = load i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 46 'load' 'A_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_2 : Operation 47 [1/2] (1.64ns)   --->   "%A_load_2 = load i11 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 47 'load' 'A_load_2' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i64 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 48 'bitcast' 'bitcast_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i64 %A_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 49 'bitcast' 'bitcast_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 50 [5/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 50 'dmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 51 [4/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 51 'dmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 52 [3/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 52 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 53 [2/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 53 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 54 [1/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 54 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%w_load_3 = load i64 %w" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 55 'load' 'w_load_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [5/5] (2.89ns)   --->   "%w_5 = dsub i64 %w_load_3, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 56 'dsub' 'w_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%w_load = load i64 %w"   --->   Operation 64 'load' 'w_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %w_6_out, i64 %w_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 57 [4/5] (2.89ns)   --->   "%w_5 = dsub i64 %w_load_3, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 57 'dsub' 'w_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 58 [3/5] (2.89ns)   --->   "%w_5 = dsub i64 %w_load_3, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 58 'dsub' 'w_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 59 [2/5] (2.89ns)   --->   "%w_5 = dsub i64 %w_load_3, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 59 'dsub' 'w_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.28>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8]   --->   Operation 60 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/5] (2.89ns)   --->   "%w_5 = dsub i64 %w_load_3, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16]   --->   Operation 61 'dsub' 'w_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln15 = store i64 %w_5, i64 %w" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15]   --->   Operation 62 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15]   --->   Operation 63 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.42ns
The critical path consists of the following:
	'alloca' operation ('k') [8]  (0 ns)
	'load' operation ('k', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15) on local variable 'k' [19]  (0 ns)
	'add' operation ('add_ln16_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) [35]  (0.777 ns)
	'getelementptr' operation ('A_addr_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) [37]  (0 ns)
	'load' operation ('A_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) on array 'A' [41]  (1.65 ns)

 <State 2>: 1.65ns
The critical path consists of the following:
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) on array 'A' [39]  (1.65 ns)

 <State 3>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) [43]  (3.33 ns)

 <State 4>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) [43]  (3.33 ns)

 <State 5>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) [43]  (3.33 ns)

 <State 6>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) [43]  (3.33 ns)

 <State 7>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) [43]  (3.33 ns)

 <State 8>: 2.9ns
The critical path consists of the following:
	'load' operation ('w_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) on local variable 'w' [26]  (0 ns)
	'dsub' operation ('w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) [44]  (2.9 ns)

 <State 9>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) [44]  (2.9 ns)

 <State 10>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) [44]  (2.9 ns)

 <State 11>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) [44]  (2.9 ns)

 <State 12>: 3.28ns
The critical path consists of the following:
	'dsub' operation ('w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) [44]  (2.9 ns)
	'store' operation ('store_ln15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15) of variable 'w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16 on local variable 'w' [46]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
