// Seed: 307701905
module module_0 (
    input uwire id_0,
    input wire id_1,
    output tri1 id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wire id_6,
    output tri1 id_7,
    inout supply0 id_8,
    input wand id_9,
    input tri id_10,
    output wand id_11,
    input supply0 id_12
);
  wire id_14, id_15;
endmodule
module module_1 (
    inout tri id_0,
    input wor id_1,
    input wand id_2,
    output uwire id_3,
    input supply0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output wire id_7,
    input tri1 id_8,
    output supply1 id_9,
    output tri1 id_10,
    input uwire id_11,
    output supply1 id_12
);
  module_0(
      id_11, id_5, id_3, id_3, id_11, id_8, id_4, id_12, id_0, id_8, id_1, id_0, id_6
  );
  assign id_12 = 1;
  wire id_14;
  assign id_12 = 1;
endmodule
