# //  ModelSim SE 6.6d Nov  1 2010 
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -do \{do \{alu.fdo\}\} 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 2
#           Attempting to use alternate WLF file "./wlftxaagse".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxaagse
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-19) Failed to access library 'work.{alu' at "work.{alu".
# No such file or directory. (errno = ENOENT)
# ** Error: Library work.{alu not found.
# Error loading design
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/adder.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity adder
# -- Compiling architecture behavioral of adder
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/alu.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package mips_constant_pkg
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/alu_1bit.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity alu_1bit
# -- Compiling architecture behavioral of alu_1bit
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/alu_control.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mips_constant_pkg
# -- Compiling entity alu_control
# -- Compiling architecture behavioral of alu_control
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/com.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity com
# -- Compiling architecture behavioral of com
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/control_unit.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture behavioral of control_unit
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/full_adder.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/memory.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity memory
# -- Compiling architecture behavioral of memory
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/mips_constant_pkg.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package mips_constant_pkg
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/pc.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mips_constant_pkg
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/pc_handle.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity pc_handle
# -- Compiling architecture behavioral of pc_handle
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/processor.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mips_constant_pkg
# -- Compiling entity processor
# -- Compiling architecture behavioral of processor
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/register_file.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package mips_constant_pkg
# -- Compiling entity register_file
# -- Compiling architecture behavioral of register_file
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/shift_two.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_two
# -- Compiling architecture behavioral of shift_two
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/sign_extend.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sign_extend
# -- Compiling architecture behavioral of sign_extend
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/tb_adder.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_adder
# -- Compiling architecture behavior of tb_adder
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/tb_alu_control.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mips_constant_pkg
# -- Compiling entity tb_alu_control
# -- Compiling architecture behavior of tb_alu_control
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/tb_control_unit.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_control_unit
# -- Compiling architecture behavior of tb_control_unit
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/tb_pc.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_pc
# -- Compiling architecture behavior of tb_pc
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/tb_pc_handle.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_pc_handle
# -- Compiling architecture behavior of tb_pc_handle
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/tb_shift_two.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_shift_two
# -- Compiling architecture behavior of tb_shift_two
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/tb_sign_extend.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_sign_extend
# -- Compiling architecture behavior of tb_sign_extend
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/tb_toplevel.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_toplevel
# -- Compiling architecture behavior of tb_toplevel
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/toplevel.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package mips_constant_pkg
# -- Compiling entity toplevel
# -- Compiling architecture behavioral of toplevel
vcom -reportprogress 300 -work work Z:/github/tdt4255/oving1/adder.vhd Z:/github/tdt4255/oving1/alu.vhd Z:/github/tdt4255/oving1/alu_1bit.vhd Z:/github/tdt4255/oving1/alu_control.vhd Z:/github/tdt4255/oving1/com.vhd Z:/github/tdt4255/oving1/control_unit.vhd Z:/github/tdt4255/oving1/full_adder.vhd Z:/github/tdt4255/oving1/memory.vhd Z:/github/tdt4255/oving1/mips_constant_pkg.vhd Z:/github/tdt4255/oving1/pc.vhd Z:/github/tdt4255/oving1/pc_handle.vhd Z:/github/tdt4255/oving1/processor.vhd Z:/github/tdt4255/oving1/register_file.vhd Z:/github/tdt4255/oving1/shift_two.vhd Z:/github/tdt4255/oving1/sign_extend.vhd Z:/github/tdt4255/oving1/tb_adder.vhd Z:/github/tdt4255/oving1/tb_alu_control.vhd Z:/github/tdt4255/oving1/tb_control_unit.vhd Z:/github/tdt4255/oving1/tb_pc.vhd Z:/github/tdt4255/oving1/tb_pc_handle.vhd Z:/github/tdt4255/oving1/tb_shift_two.vhd Z:/github/tdt4255/oving1/tb_sign_extend.vhd Z:/github/tdt4255/oving1/tb_toplevel.vhd Z:/github/tdt4255/oving1/toplevel.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity adder
# -- Compiling architecture behavioral of adder
# -- Loading package mips_constant_pkg
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# -- Compiling entity alu_1bit
# -- Compiling architecture behavioral of alu_1bit
# -- Compiling entity alu_control
# -- Compiling architecture behavioral of alu_control
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity com
# -- Compiling architecture behavioral of com
# -- Compiling entity control_unit
# -- Compiling architecture behavioral of control_unit
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling entity memory
# -- Compiling architecture behavioral of memory
# -- Compiling package mips_constant_pkg
# -- Loading package mips_constant_pkg
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# -- Compiling entity pc_handle
# -- Compiling architecture behavioral of pc_handle
# -- Compiling entity processor
# -- Compiling architecture behavioral of processor
# -- Compiling entity register_file
# -- Compiling architecture behavioral of register_file
# -- Compiling entity shift_two
# -- Compiling architecture behavioral of shift_two
# -- Compiling entity sign_extend
# -- Compiling architecture behavioral of sign_extend
# -- Compiling entity tb_adder
# -- Compiling architecture behavior of tb_adder
# -- Compiling entity tb_alu_control
# -- Compiling architecture behavior of tb_alu_control
# -- Compiling entity tb_control_unit
# -- Compiling architecture behavior of tb_control_unit
# -- Compiling entity tb_pc
# -- Compiling architecture behavior of tb_pc
# -- Compiling entity tb_pc_handle
# -- Compiling architecture behavior of tb_pc_handle
# -- Compiling entity tb_shift_two
# -- Compiling architecture behavior of tb_shift_two
# -- Compiling entity tb_sign_extend
# -- Compiling architecture behavior of tb_sign_extend
# -- Compiling entity tb_toplevel
# -- Compiling architecture behavior of tb_toplevel
# -- Compiling entity toplevel
# -- Compiling architecture behavioral of toplevel
do tb_toplevel.fdo
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_toplevel
# -- Compiling architecture behavior of tb_toplevel
# vsim -lib work -voptargs=\"+acc\" -t 1ps work.tb_toplevel 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 2
#           Attempting to use alternate WLF file "./wlftj2c7ac".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj2c7ac
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:\github\tdt4255\oving1\work/@_opt/_deps" - file is inconsistent with version property.
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:\github\tdt4255\oving1\work/@_opt11/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:\github\tdt4255\oving1\work/@_opt12/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:\github\tdt4255\oving1\work/@_opt3/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:\github\tdt4255\oving1\work/@_opt4/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:\github\tdt4255\oving1\work/@_opt5/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:\github\tdt4255\oving1\work/@_opt6/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:\github\tdt4255\oving1\work/@_opt7/_deps" - file is inconsistent with version property.
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:\github\tdt4255\oving1\work/@_opt8/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:\github\tdt4255\oving1\work/@_opt9/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "com(behavioral)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "processor(behavioral)".
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_toplevel(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mips_constant_pkg
# Loading work.toplevel(behavioral)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.com(behavioral)#1
# Loading work.memory(behavioral)#1
# Loading work.processor(behavioral)#1
# Loading work.control_unit(behavioral)#1
# Loading work.alu(behavioral)#1
# Loading work.alu_1bit(behavioral)#1
# Loading work.full_adder(behavioral)#1
# Loading work.alu_control(behavioral)#1
# Loading work.pc(behavioral)#1
# Loading work.pc_handle(behavioral)#1
# Loading work.adder(behavioral)#1
# Loading work.shift_two(behavioral)#1
# Loading work.adder(behavioral)#2
# Loading work.register_file(behavioral)#1
# Loading work.sign_extend(behavioral)#1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_toplevel/uut/mips_sc_processor/inst_register_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_toplevel/uut/mips_sc_processor/inst_register_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_toplevel/uut/inst_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_toplevel/uut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_toplevel/uut/inst_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_toplevel/uut/inst_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ns  Iteration: 1  Instance: /tb_toplevel/uut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ns  Iteration: 1  Instance: /tb_toplevel/uut/inst_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ns  Iteration: 3  Instance: /tb_toplevel/uut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ns  Iteration: 4  Instance: /tb_toplevel/uut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ns  Iteration: 1  Instance: /tb_toplevel/uut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 1  Instance: /tb_toplevel/uut/data_mem
do Z:/github/tdt4255/oving1/toplevel.do
restart -f; run 5 us
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:\github\tdt4255\oving1\work/@_opt/_deps" - file is inconsistent with version property.
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:\github\tdt4255\oving1\work/@_opt11/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-56) Problem with optimized design dependency file "Z:\github\tdt4255\oving1\work/@_opt12/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_toplevel/uut/mips_sc_processor/inst_register_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_toplevel/uut/mips_sc_processor/inst_register_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_toplevel/uut/inst_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_toplevel/uut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_toplevel/uut/inst_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_toplevel/uut/inst_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ns  Iteration: 1  Instance: /tb_toplevel/uut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ns  Iteration: 1  Instance: /tb_toplevel/uut/inst_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ns  Iteration: 3  Instance: /tb_toplevel/uut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ns  Iteration: 4  Instance: /tb_toplevel/uut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ns  Iteration: 1  Instance: /tb_toplevel/uut/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ns  Iteration: 1  Instance: /tb_toplevel/uut/data_mem
