# Created by Microsemi Libero Software 11.9.6.7
# Sat Apr 22 14:58:36 2023

# (OPEN DESIGN)


# set default back-annotation base-name
set_defvar "BA_NAME" "top_ba"
set_defvar "KEEP_EXISTING_PHYSICAL_CONSTRAINTS" "1"
set_defvar "SDC_IMPORT_MERGE" "1"
set_defvar "IDE_DESIGNERVIEW_NAME" {Impl1}
set_defvar "IDE_DESIGNERVIEW_COUNT" "1"
set_defvar "IDE_DESIGNERVIEW_REV0" {Impl1}
set_defvar "IDE_DESIGNERVIEW_REVNUM0" "1"
set_defvar "IDE_DESIGNERVIEW_ROOTDIR" {C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\designer}
set_defvar "IDE_DESIGNERVIEW_LASTREV" "1"
