## FPGA pads constraints

### PMB
# PULP pad_pmb_vr1_pms0_sda - FPGA AC3 - FMC  D12
set_property -dict {PACKAGE_PIN AC3 IOSTANDARD LVCMOS18} [get_ports pad_pmb_vr1_pms0_sda_0]
# PULP pad_pmb_vr1_pms0_scl - FPGA AB3 - FMC  D11
set_property -dict {PACKAGE_PIN AB3 IOSTANDARD LVCMOS18} [get_ports pad_pmb_vr1_pms0_scl_0]
# PULP pad_pmb_vr1_pms0_alert_n - FPGA AC2 - FMC  C10
set_property -dict {PACKAGE_PIN AC2 IOSTANDARD LVCMOS18} [get_ports pad_pmb_vr1_pms0_alert_n_0]
# PULP pad_pmb_vr2_pms0_sda - FPGA W1 - FMC  D15
set_property -dict {PACKAGE_PIN W1 IOSTANDARD LVCMOS18} [get_ports pad_pmb_vr2_pms0_sda_0]
# PULP pad_pmb_vr2_pms0_scl - FPGA W2 - FMC  D14
set_property -dict {PACKAGE_PIN W2 IOSTANDARD LVCMOS18} [get_ports pad_pmb_vr2_pms0_scl_0]
# PULP pad_pmb_vr2_pms0_alert_n - FPGA AC1 - FMC  C11
set_property -dict {PACKAGE_PIN AC1 IOSTANDARD LVCMOS18} [get_ports pad_pmb_vr2_pms0_alert_n_0]
# PULP pad_pmb_vr3_pms0_sda - FPGA AC8 - FMC  D18
set_property -dict {PACKAGE_PIN AC8 IOSTANDARD LVCMOS18} [get_ports pad_pmb_vr3_pms0_sda_0]
# PULP pad_pmb_vr3_pms0_scl - FPGA AB8 - FMC  D17
set_property -dict {PACKAGE_PIN AB8 IOSTANDARD LVCMOS18} [get_ports pad_pmb_vr3_pms0_scl_0]
# PULP pad_pmb_vr3_pms0_alert_n - FPGA W5 - FMC  C14
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS18} [get_ports pad_pmb_vr3_pms0_alert_n_0]
# PULP pad_pmb_pol1_pms0_sda - FPGA N11 - FMC  D21
set_property -dict {PACKAGE_PIN N11 IOSTANDARD LVCMOS18} [get_ports pad_pmb_pol1_pms0_sda_0]
# PULP pad_pmb_pol1_pms0_scl - FPGA P11 - FMC  D20
set_property -dict {PACKAGE_PIN P11 IOSTANDARD LVCMOS18} [get_ports pad_pmb_pol1_pms0_scl_0]
# PULP pad_pmb_pol1_pms0_alert_n - FPGA W4 - FMC  C15
set_property -dict {PACKAGE_PIN W4 IOSTANDARD LVCMOS18} [get_ports pad_pmb_pol1_pms0_alert_n_0]
# PULP pad_pmb_ibc_pms0_sda - FPGA K15 - FMC  D27
set_property -dict {PACKAGE_PIN K15 IOSTANDARD LVCMOS18} [get_ports pad_pmb_ibc_pms0_sda_0]
# PULP pad_pmb_ibc_pms0_scl - FPGA L15 - FMC  D26
set_property -dict {PACKAGE_PIN L15 IOSTANDARD LVCMOS18} [get_ports pad_pmb_ibc_pms0_scl_0]
# PULP pad_pmb_ibc_pms0_alert_n - FPGA AC6 - FMC  C19
set_property -dict {PACKAGE_PIN AC6 IOSTANDARD LVCMOS18} [get_ports pad_pmb_ibc_pms0_alert_n_0]

### I2C
# PULP pad_i2c2_pms0_sda - FPGA AH3 - FMC  D12
set_property -dict {PACKAGE_PIN AH3 IOSTANDARD LVCMOS18} [get_ports pad_i2c2_pms0_sda_0]
# PULP pad_i2c2_pms0_scl - FPGA AG3 - FMC  D11
set_property -dict {PACKAGE_PIN AG3 IOSTANDARD LVCMOS18} [get_ports pad_i2c2_pms0_scl_0]
# PULP pad_i2c2_pms0_smbalert_n - FPGA AH2 - FMC  C10
set_property -dict {PACKAGE_PIN AH2 IOSTANDARD LVCMOS18} [get_ports pad_i2c2_pms0_smbalert_n_0]
# PULP pad_i2c3_pms0_sda - FPGA AE1 - FMC  D15
set_property -dict {PACKAGE_PIN AE1 IOSTANDARD LVCMOS18} [get_ports pad_i2c3_pms0_sda_0]
# PULP pad_i2c3_pms0_scl - FPGA AE2 - FMC  D14
set_property -dict {PACKAGE_PIN AE2 IOSTANDARD LVCMOS18} [get_ports pad_i2c3_pms0_scl_0]
# PULP pad_i2c3_pms0_smbalert_n - FPGA AJ2 - FMC  C11
set_property -dict {PACKAGE_PIN AJ2 IOSTANDARD LVCMOS18} [get_ports pad_i2c3_pms0_smbalert_n_0]
# PULP pad_i2c4_pms0_sda - FPGA AH8 - FMC  D18
set_property -dict {PACKAGE_PIN AH8 IOSTANDARD LVCMOS18} [get_ports pad_i2c4_pms0_sda_0]
# PULP pad_i2c4_pms0_scl - FPGA AG8 - FMC  D17
set_property -dict {PACKAGE_PIN AG8 IOSTANDARD LVCMOS18} [get_ports pad_i2c4_pms0_scl_0]
# PULP pad_i2c4_pms0_smbalert_n - FPGA AH4 - FMC  C14
set_property -dict {PACKAGE_PIN AH4 IOSTANDARD LVCMOS18} [get_ports pad_i2c4_pms0_smbalert_n_0]
# PULP pad_i2c5_pms0_sda - FPGA AA5 - FMC  D21
set_property -dict {PACKAGE_PIN AA5 IOSTANDARD LVCMOS18} [get_ports pad_i2c5_pms0_sda_0]
# PULP pad_i2c5_pms0_scl - FPGA Y5 - FMC  D20
set_property -dict {PACKAGE_PIN Y5 IOSTANDARD LVCMOS18} [get_ports pad_i2c5_pms0_scl_0]
# PULP pad_i2c5_pms0_smbalert_n - FPGA AJ4 - FMC  C15
set_property -dict {PACKAGE_PIN AJ4 IOSTANDARD LVCMOS18} [get_ports pad_i2c5_pms0_smbalert_n_0]
# PULP pad_i2c6_pms0_slv_sda - FPGA AF12 - FMC  D24
set_property -dict {PACKAGE_PIN AF12 IOSTANDARD LVCMOS18} [get_ports pad_i2c6_pms0_slv_sda_0]
# PULP pad_i2c6_pms0_slv_scl - FPGA AE12 - FMC  D23
set_property -dict {PACKAGE_PIN AE12 IOSTANDARD LVCMOS18} [get_ports pad_i2c6_pms0_slv_scl_0]

### AVS
# PULP pad_pms_avs_clk_vr1 - FPGA Y2 - FMC  G9
set_property -dict {PACKAGE_PIN Y2 IOSTANDARD LVCMOS18} [get_ports pad_pms_avs_clk_vr1_0]
# PULP pad_pms_avs_mdata_vr1 - FPGA Y4 - FMC  G6
set_property -dict {PACKAGE_PIN Y4 IOSTANDARD LVCMOS18} [get_ports pad_pms_avs_mdata_vr1_0]
# PULP pad_pms_avs_sdata_vr1 - FPGA Y3 - FMC  G7
set_property -dict {PACKAGE_PIN Y3 IOSTANDARD LVCMOS18} [get_ports pad_pms_avs_sdata_vr1_0]
# PULP pad_pms_avs_clk_vr2 - FPGA Y1 - FMC  G10
set_property -dict {PACKAGE_PIN Y1 IOSTANDARD LVCMOS18} [get_ports pad_pms_avs_clk_vr2_0]
# PULP pad_pms_avs_mdata_vr2 - FPGA V4 - FMC  G12
set_property -dict {PACKAGE_PIN V4 IOSTANDARD LVCMOS18} [get_ports pad_pms_avs_mdata_vr2_0]
# PULP pad_pms_avs_sdata_vr2 - FPGA V3 - FMC  G13
set_property -dict {PACKAGE_PIN V3 IOSTANDARD LVCMOS18} [get_ports pad_pms_avs_sdata_vr2_0]
# PULP pad_pms_avs_clk_vr3 - FPGA Y12 - FMC  G18
set_property -dict {PACKAGE_PIN Y12 IOSTANDARD LVCMOS18} [get_ports pad_pms_avs_clk_vr3_0]
# PULP pad_pms_avs_mdata_vr3 - FPGA W7 - FMC  G15
set_property -dict {PACKAGE_PIN W7 IOSTANDARD LVCMOS18} [get_ports pad_pms_avs_mdata_vr3_0]
# PULP pad_pms_avs_sdata_vr3 - FPGA W6 - FMC  G16
set_property -dict {PACKAGE_PIN W6 IOSTANDARD LVCMOS18} [get_ports pad_pms_avs_sdata_vr3_0]
# PULP pad_pms_avs_clk_ibc - FPGA AA12 - FMC  G19
set_property -dict {PACKAGE_PIN AA12 IOSTANDARD LVCMOS18} [get_ports pad_pms_avs_clk_ibc_0]
# PULP pad_pms_avs_mdata_ibc - FPGA N13 - FMC  G21
set_property -dict {PACKAGE_PIN N13 IOSTANDARD LVCMOS18} [get_ports pad_pms_avs_mdata_ibc_0]
# PULP pad_pms_avs_sdata_ibc - FPGA M13 - FMC  G22
set_property -dict {PACKAGE_PIN M13 IOSTANDARD LVCMOS18} [get_ports pad_pms_avs_sdata_ibc_0]

### QSPI
# PULP pad_pms_bios_spi_cs0_n - FPGA V2 - FMC  H7
set_property -dict {PACKAGE_PIN V2 IOSTANDARD LVCMOS18} [get_ports pad_pms_bios_spi_cs0_n_0]
# PULP pad_pms_bios_spi_clk - FPGA V1 - FMC  H8
set_property -dict {PACKAGE_PIN V1 IOSTANDARD LVCMOS18} [get_ports pad_pms_bios_spi_clk_0]
# PULP pad_pms_bios_spi_io0 - FPGA AA2 - FMC  H10
set_property -dict {PACKAGE_PIN AA2 IOSTANDARD LVCMOS18} [get_ports pad_pms_bios_spi_io0_0]
# PULP pad_pms_bios_spi_io1 - FPGA AA1 - FMC  H11
set_property -dict {PACKAGE_PIN AA1 IOSTANDARD LVCMOS18} [get_ports pad_pms_bios_spi_io1_0]
# PULP pad_pms_bios_spi_io2 - FPGA U5 - FMC  H13
set_property -dict {PACKAGE_PIN U5 IOSTANDARD LVCMOS18} [get_ports pad_pms_bios_spi_io2_0]
# PULP pad_pms_bios_spi_io3 - FPGA U4 - FMC  H14
set_property -dict {PACKAGE_PIN U4 IOSTANDARD LVCMOS18} [get_ports pad_pms_bios_spi_io3_0]

### INTER SOCKET
# PULP pad_i2c7_pms0_sda - FPGA R12 - FMC  D27
set_property -dict {PACKAGE_PIN R12 IOSTANDARD LVCMOS18} [get_ports pad_i2c7_pms0_sda_0]
# PULP pad_i2c7_pms0_scl - FPGA T12 - FMC  D26
set_property -dict {PACKAGE_PIN T12 IOSTANDARD LVCMOS18} [get_ports pad_i2c7_pms0_scl_0]
# PULP pad_pms0_pms1_smbalert_n - FPGA AH6 - FMC  C19
set_property -dict {PACKAGE_PIN AH6 IOSTANDARD LVCMOS18} [get_ports pad_pms0_pms1_smbalert_n_0]
# PULP pad_pms0_pms1_spi_cs_n - FPGA AB6 - FMC  H16
set_property -dict {PACKAGE_PIN AB6 IOSTANDARD LVCMOS18} [get_ports pad_pms0_pms1_spi_cs_n_0]
# PULP pad_pms0_pms1_spi_clk - FPGA AB5 - FMC  H17
set_property -dict {PACKAGE_PIN AB5 IOSTANDARD LVCMOS18} [get_ports pad_pms0_pms1_spi_clk_0]
# PULP pad_pms0_pms1_spi_miso - FPGA Y10 - FMC  H19
set_property -dict {PACKAGE_PIN Y10 IOSTANDARD LVCMOS18} [get_ports pad_pms0_pms1_spi_miso_0]
# PULP pad_pms0_pms1_spi_mosi - FPGA Y9 - FMC  H20
set_property -dict {PACKAGE_PIN Y9 IOSTANDARD LVCMOS18} [get_ports pad_pms0_pms1_spi_mosi_0]

### UART
# PULP pad_uart1_pms0_rxd - FPGA E13 - FMC  G33
set_property -dict {PACKAGE_PIN E13 IOSTANDARD LVCMOS18} [get_ports pad_uart1_pms0_rxd_0]
# PULP pad_uart1_pms0_txd - FPGA F13 - FMC  G34
set_property -dict {PACKAGE_PIN F13 IOSTANDARD LVCMOS18} [get_ports pad_uart1_pms0_txd_0]

### GPIO
# PULP pad_pms0_slp_s3_n - FPGA AD7 - FMC  G15
set_property -dict {PACKAGE_PIN AD7 IOSTANDARD LVCMOS18} [get_ports pad_pms0_slp_s3_n_0]
# PULP pad_pms0_slp_s4_n - FPGA AD6 - FMC  G16
set_property -dict {PACKAGE_PIN AD6 IOSTANDARD LVCMOS18} [get_ports pad_pms0_slp_s4_n_0]
# PULP pad_pms0_slp_s5_n - FPGA AG10 - FMC  G18
set_property -dict {PACKAGE_PIN AG10 IOSTANDARD LVCMOS18} [get_ports pad_pms0_slp_s5_n_0]
# PULP pad_pms0_sys_reset_n - FPGA AE5 - FMC  G6
set_property -dict {PACKAGE_PIN AE5 IOSTANDARD LVCMOS18} [get_ports pad_pms0_sys_reset_n_0]
# PULP pad_pms0_sys_rsmrst_n - FPGA AH1 - FMC  G9
set_property -dict {PACKAGE_PIN AH1 IOSTANDARD LVCMOS18} [get_ports pad_pms0_sys_rsmrst_n_0]
# PULP pad_pms0_sys_pwgd_in - FPGA AE3 - FMC  G12
set_property -dict {PACKAGE_PIN AE3 IOSTANDARD LVCMOS18} [get_ports pad_pms0_sys_pwgd_in_0]
# PULP pad_pms0_pwr_btn_n - FPGA AF5 - FMC  G7
set_property -dict {PACKAGE_PIN AF5 IOSTANDARD LVCMOS18} [get_ports pad_pms0_pwr_btn_n_0]
# PULP pad_pms0_pwgd_out - FPGA AF3 - FMC  G13
set_property -dict {PACKAGE_PIN AF3 IOSTANDARD LVCMOS18} [get_ports pad_pms0_pwgd_out_0]
# PULP pad_pms0_throttle_0 - FPGA AB11 - FMC  G21
set_property -dict {PACKAGE_PIN AB11 IOSTANDARD LVCMOS18} [get_ports pad_pms0_throttle_0_0]
# PULP pad_pms0_throttle_1 - FPGA AB10 - FMC  G22
set_property -dict {PACKAGE_PIN AB10 IOSTANDARD LVCMOS18} [get_ports pad_pms0_throttle_1_0]
# PULP pad_pms0_thermtrip_n - FPGA AG9 - FMC  G19
set_property -dict {PACKAGE_PIN AG9 IOSTANDARD LVCMOS18} [get_ports pad_pms0_thermtrip_n_0]
# PULP pad_pms0_errcode_0 - FPGA AD2 - FMC  H7
set_property -dict {PACKAGE_PIN AD2 IOSTANDARD LVCMOS18} [get_ports pad_pms0_errcode_0_0]
# PULP pad_pms0_errcode_1 - FPGA AD1 - FMC  H8
set_property -dict {PACKAGE_PIN AD1 IOSTANDARD LVCMOS18} [get_ports pad_pms0_errcode_1_0]
# PULP pad_pms0_errcode_2 - FPGA AF2 - FMC  H10
set_property -dict {PACKAGE_PIN AF2 IOSTANDARD LVCMOS18} [get_ports pad_pms0_errcode_2_0]
# PULP pad_pms0_errcode_3 - FPGA AF1 - FMC  H11
set_property -dict {PACKAGE_PIN AF1 IOSTANDARD LVCMOS18} [get_ports pad_pms0_errcode_3_0]
# PULP pad_pms0_reset_out_n - FPGA AJ1 - FMC  G10
set_property -dict {PACKAGE_PIN AJ1 IOSTANDARD LVCMOS18} [get_ports pad_pms0_reset_out_n_0]
# PULP pad_pms0_socket_id_0 - FPGA AD4 - FMC  H13
set_property -dict {PACKAGE_PIN AD4 IOSTANDARD LVCMOS18} [get_ports pad_pms0_socket_id_0_0]
# PULP pad_pms0_socket_id_1 - FPGA AE4 - FMC  H14
set_property -dict {PACKAGE_PIN AE4 IOSTANDARD LVCMOS18} [get_ports pad_pms0_socket_id_1_0]
# PULP pad_pms0_strap_0 - FPGA AE8 - FMC  H16
set_property -dict {PACKAGE_PIN AE8 IOSTANDARD LVCMOS18} [get_ports pad_pms0_strap_0_0]
# PULP pad_pms0_strap_1 - FPGA AF8 - FMC  H17
set_property -dict {PACKAGE_PIN AF8 IOSTANDARD LVCMOS18} [get_ports pad_pms0_strap_1_0]
# PULP pad_pms0_strap_2 - FPGA AD10 - FMC  H19
set_property -dict {PACKAGE_PIN AD10 IOSTANDARD LVCMOS18} [get_ports pad_pms0_strap_2_0]
# PULP pad_pms0_strap_3 - FPGA AE9 - FMC  H20
set_property -dict {PACKAGE_PIN AE9 IOSTANDARD LVCMOS18} [get_ports pad_pms0_strap_3_0]


### JTAG ON PMOD 0
set_property -dict {PACKAGE_PIN A20 IOSTANDARD LVCMOS33} [get_ports jtag_tms_i_0]
set_property -dict {PACKAGE_PIN B20 IOSTANDARD LVCMOS33} [get_ports jtag_tdi_i_0]
set_property -dict {PACKAGE_PIN A22 IOSTANDARD LVCMOS33} [get_ports jtag_tdo_o_0]
set_property -dict {PACKAGE_PIN A21 IOSTANDARD LVCMOS33} [get_ports jtag_tck_i_0]
set_property -dict {PACKAGE_PIN B21 IOSTANDARD LVCMOS33} [get_ports jtag_trst_ni_0]

# BOOTMODE SELECTION FROM SW13 ON ZCU102
set_property -dict {PACKAGE_PIN AK13 IOSTANDARD LVCMOS33} [get_ports pad_bootsel0]
set_property -dict {PACKAGE_PIN AL13 IOSTANDARD LVCMOS33} [get_ports pad_bootsel1]
set_property -dict {PACKAGE_PIN AP12 IOSTANDARD LVCMOS33} [get_ports pad_bootsel_valid]
set_property -dict {PACKAGE_PIN AN12 IOSTANDARD LVCMOS33} [get_ports pad_fc_fetch_en]
set_property -dict {PACKAGE_PIN AN13 IOSTANDARD LVCMOS33} [get_ports pad_fc_fetch_en_valid]

# MAILBOX TEST INTERRUPT SIGNALS ON PMOD 1
set_property -dict {PACKAGE_PIN D20 IOSTANDARD LVCMOS33} [get_ports pad_doorbell_irq]
set_property -dict {PACKAGE_PIN E20 IOSTANDARD LVCMOS33} [get_ports pad_completion_irq]