
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   359918000                       # Number of ticks simulated
final_tick                               2267537157000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              274918060                       # Simulator instruction rate (inst/s)
host_op_rate                                274908383                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              531461117                       # Simulator tick rate (ticks/s)
host_mem_usage                                 812044                       # Number of bytes of host memory used
host_seconds                                     0.68                       # Real time elapsed on the host
sim_insts                                   186168291                       # Number of instructions simulated
sim_ops                                     186168291                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus04.inst       123648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       210240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst        35136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data        82432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst       108480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data       593664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1153664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       123648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst        35136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst       108480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        267264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       572480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          572480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         1932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         3285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst          549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data         1288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst         1695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data         9276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8945                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8945                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus04.inst    343544919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data    584133053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst     97622236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data    229029946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst    301401986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data   1649442373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data       177818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3205352330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst    343544919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst     97622236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst    301401986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        742569141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1590584522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1590584522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1590584522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst    343544919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data    584133053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst     97622236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data    229029946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst    301401986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data   1649442373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data       177818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4795936852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.855710                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.280511                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.575199                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852110                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001123                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853234                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428074                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853229                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574845                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609088                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001123                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610211                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         233.521299                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   232.946808                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574491                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.454974                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.456096                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362757000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          362921500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.730575                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.156438                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.574136                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881165                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882286                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141302000     91.48%     91.48% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154460500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         62961500     75.80%     75.80% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.20%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4895                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.303465                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67515                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4895                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.792646                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.045434                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.258031                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.046964                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.863785                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.910749                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131523                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131523                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31321                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31321                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25783                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25783                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          587                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          587                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57104                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57104                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57104                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57104                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2860                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2860                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2125                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2125                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           19                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4985                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4985                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4985                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4985                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34181                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34181                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27908                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27908                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62089                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62089                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62089                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62089                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083672                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083672                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076143                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076143                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080288                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080288                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080288                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080288                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2980                       # number of writebacks
system.cpu04.dcache.writebacks::total            2980                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2441                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999373                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            270043                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2441                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.628021                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.400812                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.598561                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051564                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948435                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          343902                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         343902                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168288                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168288                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168288                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168288                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168288                       # number of overall hits
system.cpu04.icache.overall_hits::total        168288                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2442                       # number of overall misses
system.cpu04.icache.overall_misses::total         2442                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170730                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170730                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170730                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170730                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170730                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170730                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014303                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014303                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014303                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014303                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014303                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014303                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2441                       # number of writebacks
system.cpu04.icache.writebacks::total            2441                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              356017000     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363072000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1921214000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1868                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.542795                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39795                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1868                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.303533                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    64.939390                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.603404                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126835                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702350                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829185                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81939                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81939                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23770                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23770                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12960                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12960                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36730                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36730                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36730                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36730                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1547                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1547                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          644                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          644                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2191                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2191                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2191                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2191                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061105                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061105                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056294                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056294                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056294                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056294                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          812                       # number of writebacks
system.cpu05.dcache.writebacks::total             812                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.161605                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.838395                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383128                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616872                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558715000     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568491000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1709006500     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12293                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.833357                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155493                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12293                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.648906                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.591851                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.241506                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210140                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621565                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831706                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357105                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357105                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77163                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77163                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157237                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157237                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157237                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157237                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5613                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5613                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12471                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12471                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12471                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12471                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067810                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067810                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073485                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073485                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073485                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073485                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8096                       # number of writebacks
system.cpu06.dcache.writebacks::total            8096                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875820                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.354113                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.521707                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.403035                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596722                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.189136                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.044292                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144844                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685633                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002236                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687869                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.455704                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.311128                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144576                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707639                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002235                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709874                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.267083                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.122861                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.144222                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791256                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002235                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793490                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.091977                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.948109                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143867                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775289                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777523                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998789                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855275                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143513                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765342                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002233                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998658                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855499                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.143159                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777062                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002233                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998527                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.855723                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142805                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796593                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002232                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362811000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.855946                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142451                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786828                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002231                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362766000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          362975500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.132102                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.706996                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.425107                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892006                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006690                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898696                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18759                       # number of replacements
system.l2.tags.tagsinuse                  4008.844509                       # Cycle average of tags in use
system.l2.tags.total_refs                       21444                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18759                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.143131                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1726.886081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        1.318767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        1.604511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.886949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       17.555200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       38.578095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        2.497277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.010370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.570994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        1.003190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst   402.864172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   331.375974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst   133.169405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data   147.100252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst   439.984138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data   761.439133                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.421603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.004286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.009418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.098356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.080902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.032512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.035913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.107418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.185898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978722                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    420905                       # Number of tag accesses
system.l2.tags.data_accesses                   420905                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11891                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11891                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         4950                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4950                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  110                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data           70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data          505                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   797                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst          510                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          734                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst         2762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4006                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         1038                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data         2438                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4176                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst          510                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         1260                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          734                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          768                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst         2762                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data         2943                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8979                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst          510                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         1260                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          734                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          768                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst         2762                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data         2943                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2.overall_hits::total                    8979                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus04.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         1711                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data         6104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8358                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         1932                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst          549                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst         1695                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4176                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         1574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data          746                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data         3177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5497                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus04.inst         1932                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         3285                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst          549                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data         1288                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst         1695                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data         9281                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18031                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus04.inst         1932                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         3285                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst          549                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data         1288                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst         1695                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data         9281                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data            1                       # number of overall misses
system.l2.overall_misses::total                 18031                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        11891                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11891                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         4950                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4950                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              131                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         1933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data          612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data         6609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         2612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data         1444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data         5615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         2442                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data         4545                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data         2056                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data        12224                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27010                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         2442                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data         4545                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data         2056                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data        12224                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27010                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.037037                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.160305                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.885153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.885621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.923589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.912944                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.427903                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.380301                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.510389                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.602603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.516620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.565806                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.568283                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.722772                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.427903                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.626459                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.380301                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.759244                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.667568                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.722772                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.427903                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.626459                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.380301                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.759244                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.667568                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8945                       # number of writebacks
system.l2.writebacks::total                      8945                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9673                       # Transaction distribution
system.membus.trans_dist::WriteReq                 34                       # Transaction distribution
system.membus.trans_dist::WriteResp                34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8945                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7064                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              139                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             98                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              32                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8593                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8353                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9673                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1726144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1726416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1726416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34546                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34546    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34546                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534662365                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532337821.064942                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2324543.935057                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534662450                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532337906.021370                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2324543.978630                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534662535                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532337990.977798                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2324544.022202                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534662620                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532338075.934225                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2324544.065775                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34674                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8140                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28496                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4587                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63170                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12727                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308227                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170618                       # Number of instructions committed
system.switch_cpus04.committedOps              170618                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164800                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17807                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164800                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227339                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116779                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63434                       # number of memory refs
system.switch_cpus04.num_load_insts             34878                       # Number of load instructions
system.switch_cpus04.num_store_insts            28556                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235082.199414                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73144.800586                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237308                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762692                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23487                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2828      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99820     58.47%     60.12% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35831     20.99%     81.23% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28836     16.89%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170730                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534662899                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3636065923.066924                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898596975.933076                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198162                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801838                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535074315                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1658886023.331096                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2876188291.668904                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634210                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365790                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534662875                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532338330.803508                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2324544.196492                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534662960                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532338415.759935                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2324544.240064                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534663045                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532338500.716363                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2324544.283637                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534663130                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532338585.672791                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2324544.327209                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534663215                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532338670.629218                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2324544.370782                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534663300                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532338755.585646                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2324544.414354                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534663385                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532338840.542073                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2324544.457926                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534663470                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532338925.498501                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2324544.501499                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534663645                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531772138.313376                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2891506.686623                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000638                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999362                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        55504                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         9360                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2850                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1626                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18516                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                34                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               34                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11891                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4950                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5113                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             244                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            99                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9395                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9395                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8182                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10334                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         6469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        14457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         3091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         5808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        11754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side        36727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 78530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       257728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       505552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       115712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side       192472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       467008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      1322176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2864400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18759                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            74297                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.863951                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.708176                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59725     80.39%     80.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5456      7.34%     87.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2270      3.06%     90.79% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1413      1.90%     92.69% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1166      1.57%     94.26% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    846      1.14%     95.40% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    436      0.59%     95.98% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    216      0.29%     96.27% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    124      0.17%     96.44% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    132      0.18%     96.62% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   235      0.32%     96.93% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   211      0.28%     97.22% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   109      0.15%     97.36% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   167      0.22%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   310      0.42%     98.01% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  1434      1.93%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    47      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              74297                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116624                       # Number of seconds simulated
sim_ticks                                116624480500                       # Number of ticks simulated
final_tick                               2384523163500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1558745                       # Simulator instruction rate (inst/s)
host_op_rate                                  1558745                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              103799549                       # Simulator tick rate (ticks/s)
host_mem_usage                                 842060                       # Number of bytes of host memory used
host_seconds                                  1123.55                       # Real time elapsed on the host
sim_insts                                  1751335437                       # Number of instructions simulated
sim_ops                                    1751335437                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst        69312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data       692288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst        24064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data       612672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst      2392576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data     12143360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst       333824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data      2532416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst        48000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data      1312640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst        50304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data      1747968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data         8640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst       279232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data      2255872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst       182656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data       878208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst        56064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data       106368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst       318592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data      1636096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.inst        22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data       615296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst        18624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data       662272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst        96064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data      3220288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst       107648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data      2232064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst        85184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data      1480704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36225152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst        69312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst        24064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst      2392576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst       333824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst        48000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst        50304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst       279232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst       182656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst        56064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst       318592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus11.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst        18624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst        96064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst       107648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst        85184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4088000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     21115136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21115136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst         1083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data        10817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst          376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data         9573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst        37384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data       189740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst         5216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data        39569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst          750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data        20510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst          786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data        27312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data          135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst         4363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data        35248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst         2854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data        13722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst          876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data         1662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst         4978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data        25564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.inst          353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data         9614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst          291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data        10348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst         1501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data        50317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst         1682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data        34876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst         1331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data        23136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              566018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        329924                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             329924                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst       594318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data      5936044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst       206337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data      5253374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst     20515212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data    104123594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst      2862384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data     21714275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst       411577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data     11255270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst       431333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data     14988002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst        27987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data        74084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst      2394283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data     19343040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst      1566189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data      7530220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst       480722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data       912056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst      2731776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data     14028753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.inst       193716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data      5275873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst       159692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data      5678671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst       823704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data     27612453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst       923031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data     19138898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst       730413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data     12696340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             310613619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst       594318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst       206337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst     20515212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst      2862384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst       411577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst       431333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst        27987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst      2394283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst      1566189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst       480722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst      2731776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus11.inst       193716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst       159692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst       823704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst       923031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst       730413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35052675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       181052348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            181052348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       181052348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst       594318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data      5936044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst       206337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data      5253374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst     20515212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data    104123594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst      2862384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data     21714275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst       411577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data     11255270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst       431333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data     14988002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst        27987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data        74084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst      2394283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data     19343040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst      1566189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data      7530220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst       480722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data       912056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst      2731776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data     14028753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.inst       193716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data      5275873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst       159692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data      5678671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst       823704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data     27612453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst       923031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data     19138898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst       730413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data     12696340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            491665967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    150                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                  1847001                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                 615164     49.94%     49.94% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   185      0.02%     49.95% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   119      0.01%     49.96% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   128      0.01%     49.97% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                616254     50.03%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total            1231850                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                  615164     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    185      0.02%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    119      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    128      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                 615040     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total             1230636                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           100800957500     86.28%     86.28% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              13875000      0.01%     86.29% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               5831000      0.00%     86.30% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              19689000      0.02%     86.31% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31           15992209500     13.69%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       116832562000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.998030                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.999014                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::71                       1     33.33%     33.33% # number of syscalls executed
system.cpu00.kern.syscall::73                       1     33.33%     66.67% # number of syscalls executed
system.cpu00.kern.syscall::74                       1     33.33%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    3                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                  59      0.00%      0.00% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  98      0.01%      0.01% # number of callpals executed
system.cpu00.kern.callpal::swpipl              617173     33.44%     33.45% # number of callpals executed
system.cpu00.kern.callpal::rdps                   241      0.01%     33.46% # number of callpals executed
system.cpu00.kern.callpal::rti                 614245     33.28%     66.74% # number of callpals executed
system.cpu00.kern.callpal::callsys             613813     33.26%     99.99% # number of callpals executed
system.cpu00.kern.callpal::rdunique               119      0.01%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total              1845748                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel          614345                       # number of protection mode switches
system.cpu00.kern.mode_switch::user            613864                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel            613864                      
system.cpu00.kern.mode_good::user              613864                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.999217                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.999608                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     103177289500     83.18%     83.18% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user        20871020500     16.82%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     98                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements           24089                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         470.100697                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          68766234                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           24089                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs         2854.673668                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    74.051994                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   396.048703                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.144633                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.773533                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.918165                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          389                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses       139431173                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses      139431173                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data     38251819                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      38251819                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data     29880648                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total     29880648                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data         2896                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         2896                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data         2267                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         2267                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data     68132467                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       68132467                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data     68132467                       # number of overall hits
system.cpu00.dcache.overall_hits::total      68132467                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data        20404                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        20404                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data         7930                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         7930                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data       614352                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total       614352                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data       614721                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total       614721                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data        28334                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        28334                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data        28334                       # number of overall misses
system.cpu00.dcache.overall_misses::total        28334                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data     38272223                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     38272223                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data     29888578                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total     29888578                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data       617248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total       617248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data       616988                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total       616988                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data     68160801                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     68160801                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data     68160801                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     68160801                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.000533                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.000533                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.000265                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.000265                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.995308                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.995308                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.996326                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.996326                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.000416                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.000416                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.000416                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.000416                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         7866                       # number of writebacks
system.cpu00.dcache.writebacks::total            7866                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7739                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs         170067977                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7739                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs        21975.446052                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   148.732813                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   363.267187                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.290494                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.709506                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          325                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses       340680701                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses      340680701                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst    170328742                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total     170328742                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst    170328742                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total      170328742                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst    170328742                       # number of overall hits
system.cpu00.icache.overall_hits::total     170328742                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst         7739                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         7739                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst         7739                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         7739                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst         7739                       # number of overall misses
system.cpu00.icache.overall_misses::total         7739                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst    170336481                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total    170336481                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst    170336481                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total    170336481                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst    170336481                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total    170336481                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000045                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000045                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7739                       # number of writebacks
system.cpu00.icache.writebacks::total            7739                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    156                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                  1846509                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                 614972     49.96%     49.96% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   119      0.01%     49.97% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                   132      0.01%     49.98% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                615808     50.02%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total            1231031                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                  614972     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    119      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                    132      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                 614844     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total             1230067                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           100913090000     86.37%     86.37% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               5831000      0.00%     86.38% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              20214500      0.02%     86.40% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31           15892548000     13.60%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       116831683500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.998435                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.999217                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::wripir                  44      0.00%      0.00% # number of callpals executed
system.cpu01.kern.callpal::swpctx                 104      0.01%      0.01% # number of callpals executed
system.cpu01.kern.callpal::swpipl              616348     33.40%     33.41% # number of callpals executed
system.cpu01.kern.callpal::rdps                   239      0.01%     33.42% # number of callpals executed
system.cpu01.kern.callpal::rti                 614432     33.29%     66.71% # number of callpals executed
system.cpu01.kern.callpal::callsys             614180     33.28%     99.99% # number of callpals executed
system.cpu01.kern.callpal::rdunique               124      0.01%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total              1845471                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel          614325                       # number of protection mode switches
system.cpu01.kern.mode_switch::user            614221                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle               211                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel            614264                      
system.cpu01.kern.mode_good::user              614221                      
system.cpu01.kern.mode_good::idle                  43                      
system.cpu01.kern.mode_switch_good::kernel     0.999901                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.203791                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.999814                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel      64113250000     50.35%     50.35% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user        20040596500     15.74%     66.09% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle        43176885000     33.91%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                    104                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements           22149                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         448.718067                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs          68447285                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           22149                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs         3090.310398                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle    2299103933500                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    55.254828                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   393.463239                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.107920                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.768483                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.876402                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3          440                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses       138676073                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses      138676073                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data     37912389                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total      37912389                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data     29847670                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total     29847670                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data         1301                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         1301                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data          952                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          952                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data     67760059                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total       67760059                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data     67760059                       # number of overall hits
system.cpu01.dcache.overall_hits::total      67760059                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data        19325                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        19325                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data         6975                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         6975                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data       614659                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total       614659                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data       614924                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total       614924                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data        26300                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        26300                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data        26300                       # number of overall misses
system.cpu01.dcache.overall_misses::total        26300                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data     37931714                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total     37931714                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data     29854645                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total     29854645                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data       615960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total       615960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data       615876                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total       615876                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data     67786359                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total     67786359                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data     67786359                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total     67786359                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.000509                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.000509                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.000234                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.000234                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.997888                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.997888                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.998454                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.998454                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.000388                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.000388                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.000388                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.000388                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         7011                       # number of writebacks
system.cpu01.dcache.writebacks::total            7011                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            6269                       # number of replacements
system.cpu01.icache.tags.tagsinuse         508.414399                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs         174025226                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            6269                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        27759.646834                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle    2311853989000                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   157.839744                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   350.574655                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.308281                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.684716                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.992997                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          344                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4           80                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses       336915756                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses      336915756                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst    168448452                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total     168448452                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst    168448452                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total      168448452                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst    168448452                       # number of overall hits
system.cpu01.icache.overall_hits::total     168448452                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst         6284                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         6284                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst         6284                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         6284                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst         6284                       # number of overall misses
system.cpu01.icache.overall_misses::total         6284                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst    168454736                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total    168454736                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst    168454736                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total    168454736                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst    168454736                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total    168454736                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000037                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000037                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         6269                       # number of writebacks
system.cpu01.icache.writebacks::total            6269                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    487                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    32925                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   5926     36.55%     36.55% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   121      0.75%     37.30% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   119      0.73%     38.03% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    40      0.25%     38.28% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 10006     61.72%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              16212                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    5911     49.00%     49.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    121      1.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    119      0.99%     50.99% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     40      0.33%     51.32% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   5873     48.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               12064                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           115594157000     98.94%     98.94% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               8651500      0.01%     98.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               5831000      0.00%     98.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               5931000      0.01%     98.96% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            1217913500      1.04%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       116832484000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.997469                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.586948                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.744140                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        1      0.15%      0.15% # number of syscalls executed
system.cpu02.kern.syscall::3                      546     80.18%     80.32% # number of syscalls executed
system.cpu02.kern.syscall::4                        8      1.17%     81.50% # number of syscalls executed
system.cpu02.kern.syscall::6                       21      3.08%     84.58% # number of syscalls executed
system.cpu02.kern.syscall::17                      16      2.35%     86.93% # number of syscalls executed
system.cpu02.kern.syscall::45                      21      3.08%     90.01% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.15%     90.16% # number of syscalls executed
system.cpu02.kern.syscall::71                      32      4.70%     94.86% # number of syscalls executed
system.cpu02.kern.syscall::73                      15      2.20%     97.06% # number of syscalls executed
system.cpu02.kern.syscall::74                      17      2.50%     99.56% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      0.15%     99.71% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      0.15%     99.85% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      0.15%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  681                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                1167      4.16%      4.16% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 351      1.25%      5.41% # number of callpals executed
system.cpu02.kern.callpal::tbi                      3      0.01%      5.42% # number of callpals executed
system.cpu02.kern.callpal::swpipl               14418     51.40%     56.83% # number of callpals executed
system.cpu02.kern.callpal::rdps                   875      3.12%     59.95% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.00%     59.95% # number of callpals executed
system.cpu02.kern.callpal::rti                   1515      5.40%     65.35% # number of callpals executed
system.cpu02.kern.callpal::callsys                786      2.80%     68.15% # number of callpals executed
system.cpu02.kern.callpal::imb                      2      0.01%     68.16% # number of callpals executed
system.cpu02.kern.callpal::rdunique              8929     31.83%    100.00% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                28048                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            1865                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              1257                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              1256                      
system.cpu02.kern.mode_good::user                1257                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.673458                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.804933                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      97643023500     83.01%     83.01% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        19980662000     16.99%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    351                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements          299025                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         470.601561                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          12064801                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          299025                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           40.347132                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     0.232480                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   470.369080                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.000454                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.918690                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.919144                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        25062962                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       25062962                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data      8129962                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       8129962                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data      3863019                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      3863019                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        37428                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        37428                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        39518                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        39518                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data     11992981                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       11992981                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data     11992981                       # number of overall hits
system.cpu02.dcache.overall_hits::total      11992981                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data       184295                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       184295                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data       118330                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       118330                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         4298                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         4298                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data         1863                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         1863                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data       302625                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       302625                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data       302625                       # number of overall misses
system.cpu02.dcache.overall_misses::total       302625                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data      8314257                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      8314257                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data      3981349                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      3981349                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        41726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        41726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        41381                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        41381                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data     12295606                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     12295606                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data     12295606                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     12295606                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.022166                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.022166                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.029721                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.029721                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.103005                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.103005                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.045021                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.045021                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.024612                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.024612                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.024612                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.024612                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       159312                       # number of writebacks
system.cpu02.dcache.writebacks::total          159312                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          173371                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          47613148                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          173371                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          274.631559                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     0.652623                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.347377                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.001275                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.998725                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          471                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        95710395                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       95710395                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst     47595141                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      47595141                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst     47595141                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       47595141                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst     47595141                       # number of overall hits
system.cpu02.icache.overall_hits::total      47595141                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       173371                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       173371                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       173371                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       173371                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       173371                       # number of overall misses
system.cpu02.icache.overall_misses::total       173371                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst     47768512                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     47768512                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst     47768512                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     47768512                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst     47768512                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     47768512                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.003629                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.003629                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.003629                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.003629                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.003629                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.003629                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       173371                       # number of writebacks
system.cpu02.icache.writebacks::total          173371                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                    199                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                  1851337                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                 615993     49.95%     49.95% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   119      0.01%     49.96% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   162      0.01%     49.97% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                616987     50.03%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total            1233261                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                  615991     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    119      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    162      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                 615837     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total             1232109                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           100714132000     86.20%     86.20% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               5831000      0.00%     86.21% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              26621000      0.02%     86.23% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31           16085057000     13.77%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       116831641000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                0.999997                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.998136                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.999066                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::3                       77     86.52%     86.52% # number of syscalls executed
system.cpu03.kern.syscall::6                        2      2.25%     88.76% # number of syscalls executed
system.cpu03.kern.syscall::45                       3      3.37%     92.13% # number of syscalls executed
system.cpu03.kern.syscall::71                       4      4.49%     96.63% # number of syscalls executed
system.cpu03.kern.syscall::73                       3      3.37%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                   89                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                 150      0.01%      0.01% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 289      0.02%      0.02% # number of callpals executed
system.cpu03.kern.callpal::tbi                      1      0.00%      0.02% # number of callpals executed
system.cpu03.kern.callpal::swpipl              618196     33.42%     33.45% # number of callpals executed
system.cpu03.kern.callpal::rdps                   285      0.02%     33.46% # number of callpals executed
system.cpu03.kern.callpal::rti                 614786     33.24%     66.70% # number of callpals executed
system.cpu03.kern.callpal::callsys             614419     33.22%     99.93% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.00%     99.93% # number of callpals executed
system.cpu03.kern.callpal::rdunique              1382      0.07%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total              1849509                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel          615075                       # number of protection mode switches
system.cpu03.kern.mode_switch::user            614552                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel            614552                      
system.cpu03.kern.mode_good::user              614552                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.999150                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.999575                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      90294974500     77.70%     77.70% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        25917662000     22.30%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    289                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements           69108                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         465.425216                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs          71360018                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           69108                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs         1032.586936                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     1.903507                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   463.521710                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.003718                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.905316                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.909034                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          406                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses       144776530                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses      144776530                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data     40178749                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total      40178749                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data     30545815                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total     30545815                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         6786                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         6786                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data         6442                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         6442                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data     70724564                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total       70724564                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data     70724564                       # number of overall hits
system.cpu03.dcache.overall_hits::total      70724564                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data        49851                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        49851                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data        25475                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        25475                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data       615420                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total       615420                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data       615503                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total       615503                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data        75326                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        75326                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data        75326                       # number of overall misses
system.cpu03.dcache.overall_misses::total        75326                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data     40228600                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total     40228600                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data     30571290                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total     30571290                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data       622206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total       622206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data       621945                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total       621945                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data     70799890                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total     70799890                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data     70799890                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total     70799890                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.001239                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.001239                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.000833                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.000833                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.989094                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.989094                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.989642                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.989642                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.001064                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.001064                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.001064                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.001064                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        31159                       # number of writebacks
system.cpu03.dcache.writebacks::total           31159                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements           26119                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs         174381966                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs           26119                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         6676.441135                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     1.356596                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   510.643404                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.002650                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.997350                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          361                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses       362783821                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses      362783821                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst    181352732                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total     181352732                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst    181352732                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total      181352732                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst    181352732                       # number of overall hits
system.cpu03.icache.overall_hits::total     181352732                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst        26119                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total        26119                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst        26119                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total        26119                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst        26119                       # number of overall misses
system.cpu03.icache.overall_misses::total        26119                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst    181378851                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total    181378851                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst    181378851                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total    181378851                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst    181378851                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total    181378851                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000144                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000144                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks        26119                       # number of writebacks
system.cpu03.icache.writebacks::total           26119                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                    163                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                  1538444                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                 505754     49.94%     49.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   119      0.01%     49.96% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                   143      0.01%     49.97% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                506616     50.03%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total            1012632                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                  505754     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    119      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                    143      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                 505614     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total             1011630                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           103642011000     88.71%     88.71% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               5831000      0.00%     88.72% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              21476500      0.02%     88.73% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31           13162322500     11.27%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       116831641000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.998022                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.999010                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::wripir                  59      0.00%      0.00% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 156      0.01%      0.01% # number of callpals executed
system.cpu04.kern.callpal::swpipl              507341     33.43%     33.44% # number of callpals executed
system.cpu04.kern.callpal::rdps                   239      0.02%     33.46% # number of callpals executed
system.cpu04.kern.callpal::rti                 505029     33.27%     66.73% # number of callpals executed
system.cpu04.kern.callpal::callsys             504763     33.26%     99.99% # number of callpals executed
system.cpu04.kern.callpal::rdunique               217      0.01%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total              1517804                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel          505185                       # number of protection mode switches
system.cpu04.kern.mode_switch::user            504819                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel            504819                      
system.cpu04.kern.mode_good::user              504819                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.999276                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.999638                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      83854635000     72.36%     72.36% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user        32038074000     27.64%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    156                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements          291639                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         472.328654                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs          63258598                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          291639                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          216.907197                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   472.328654                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.922517                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.922517                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          439                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses       129210501                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses      129210501                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data     36694233                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total      36694233                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data     26198679                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total     26198679                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         1772                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1772                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         1147                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1147                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data     62892912                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total       62892912                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data     62892912                       # number of overall hits
system.cpu04.dcache.overall_hits::total      62892912                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data       273481                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       273481                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data        24236                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        24236                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data       505392                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total       505392                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data       505898                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total       505898                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data       297717                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       297717                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data       297717                       # number of overall misses
system.cpu04.dcache.overall_misses::total       297717                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data     36967714                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total     36967714                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data     26222915                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total     26222915                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data       507164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total       507164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data       507045                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total       507045                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data     63190629                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total     63190629                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data     63190629                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total     63190629                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.007398                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.007398                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.000924                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.000924                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.996506                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.996506                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.997738                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.997738                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.004711                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.004711                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.004711                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.004711                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        31492                       # number of writebacks
system.cpu04.dcache.writebacks::total           31492                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements           31532                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs         165571143                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs           31532                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         5250.892522                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.218034                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.781966                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000426                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999574                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          358                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses       339714420                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses      339714420                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst    169809912                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total     169809912                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst    169809912                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total      169809912                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst    169809912                       # number of overall hits
system.cpu04.icache.overall_hits::total     169809912                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst        31532                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        31532                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst        31532                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        31532                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst        31532                       # number of overall misses
system.cpu04.icache.overall_misses::total        31532                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst    169841444                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total    169841444                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst    169841444                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total    169841444                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst    169841444                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total    169841444                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000186                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000186                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000186                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000186                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000186                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000186                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks        31532                       # number of writebacks
system.cpu04.icache.writebacks::total           31532                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    220                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                    23602                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    855     31.01%     31.01% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   119      4.32%     35.33% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                   135      4.90%     40.22% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  1648     59.78%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               2757                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     855     46.59%     46.59% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    119      6.49%     53.08% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                    135      7.36%     60.44% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    726     39.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                1835                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           116574638500     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               5831000      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              20522500      0.02%     99.80% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             230660000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       116831652000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.440534                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.665579                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::wripir                  45      1.44%      1.44% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 110      3.52%      4.96% # number of callpals executed
system.cpu05.kern.callpal::swpipl                2194     70.21%     75.17% # number of callpals executed
system.cpu05.kern.callpal::rdps                   247      7.90%     83.07% # number of callpals executed
system.cpu05.kern.callpal::rti                    310      9.92%     92.99% # number of callpals executed
system.cpu05.kern.callpal::callsys                 54      1.73%     94.72% # number of callpals executed
system.cpu05.kern.callpal::rdunique               165      5.28%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                 3125                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             420                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                87                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                87                      
system.cpu05.kern.mode_good::user                  87                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.207143                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.343195                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      89791925500     77.51%     77.51% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user        26053225500     22.49%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    110                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements          287180                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         468.405730                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs          10054456                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          287180                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           35.010990                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   468.405730                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.914855                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.914855                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          439                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        23551337                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       23551337                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data      9383134                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       9383134                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data      1948295                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      1948295                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         1432                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         1432                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          970                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          970                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data     11331429                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total       11331429                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data     11331429                       # number of overall hits
system.cpu05.dcache.overall_hits::total      11331429                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data       271103                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       271103                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data        22969                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        22969                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data          544                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          544                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data          884                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          884                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data       294072                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       294072                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data       294072                       # number of overall misses
system.cpu05.dcache.overall_misses::total       294072                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data      9654237                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      9654237                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data      1971264                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      1971264                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data         1976                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         1976                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data         1854                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         1854                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data     11625501                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total     11625501                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data     11625501                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total     11625501                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.028081                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.028081                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.011652                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.011652                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.275304                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.275304                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.476807                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.476807                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.025295                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.025295                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.025295                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.025295                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        27929                       # number of writebacks
system.cpu05.dcache.writebacks::total           27929                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements           29788                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs          43393977                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs           29788                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1456.760340                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    28.059745                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   483.940255                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.054804                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.945196                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          263                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses       105575208                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses      105575208                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst     52742922                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total      52742922                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst     52742922                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total       52742922                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst     52742922                       # number of overall hits
system.cpu05.icache.overall_hits::total      52742922                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst        29788                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total        29788                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst        29788                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total        29788                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst        29788                       # number of overall misses
system.cpu05.icache.overall_misses::total        29788                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst     52772710                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total     52772710                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst     52772710                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total     52772710                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst     52772710                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total     52772710                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000564                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000564                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000564                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000564                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000564                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000564                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks        29788                       # number of writebacks
system.cpu05.icache.writebacks::total           29788                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    209                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     2375                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    612     28.64%     28.64% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   119      5.57%     34.21% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    90      4.21%     38.42% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  1316     61.58%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               2137                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     612     45.57%     45.57% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    119      8.86%     54.43% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     90      6.70%     61.13% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    522     38.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                1343                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           116747236000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               5831000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              14805000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              63725500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       116831597500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.396657                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.628451                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                1719     79.36%     79.36% # number of callpals executed
system.cpu06.kern.callpal::rdps                   238     10.99%     90.35% # number of callpals executed
system.cpu06.kern.callpal::rti                    209      9.65%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 2166                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             209                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements             433                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         409.041801                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              1873                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             433                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            4.325635                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   409.041801                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.798910                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.798910                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          144607                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         144607                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        43907                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         43907                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        25031                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        25031                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data          712                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          712                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data          485                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          485                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data        68938                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          68938                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data        68938                       # number of overall hits
system.cpu06.dcache.overall_hits::total         68938                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data          995                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          995                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data          188                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          188                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          120                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          285                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          285                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data         1183                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         1183                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data         1183                       # number of overall misses
system.cpu06.dcache.overall_misses::total         1183                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        44902                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        44902                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        25219                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        25219                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data          832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data          770                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          770                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data        70121                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        70121                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data        70121                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        70121                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.022159                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.022159                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.007455                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.007455                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.144231                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.144231                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.370130                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.370130                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.016871                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.016871                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.016871                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.016871                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu06.dcache.writebacks::total              95                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             403                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             29681                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             403                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           73.650124                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          407329                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         407329                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       203060                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        203060                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       203060                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         203060                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       203060                       # number of overall hits
system.cpu06.icache.overall_hits::total        203060                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst          403                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          403                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst          403                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          403                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst          403                       # number of overall misses
system.cpu06.icache.overall_misses::total          403                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       203463                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       203463                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       203463                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       203463                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       203463                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       203463                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.001981                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.001981                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.001981                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.001981                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.001981                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.001981                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          403                       # number of writebacks
system.cpu06.icache.writebacks::total             403                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    217                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                    23450                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    832     31.42%     31.42% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   119      4.49%     35.91% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                   135      5.10%     41.01% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  1562     58.99%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               2648                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     832     46.53%     46.53% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    119      6.66%     53.19% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                    135      7.55%     60.74% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    702     39.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                1788                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           116589674000     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               5831000      0.00%     99.80% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              20487000      0.02%     99.82% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             215595000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       116831587000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.449424                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.675227                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::wripir                  21      0.70%      0.70% # number of callpals executed
system.cpu07.kern.callpal::swpctx                 112      3.74%      4.45% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.03%      4.48% # number of callpals executed
system.cpu07.kern.callpal::swpipl                2078     69.45%     73.93% # number of callpals executed
system.cpu07.kern.callpal::rdps                   246      8.22%     82.15% # number of callpals executed
system.cpu07.kern.callpal::rti                    316     10.56%     92.71% # number of callpals executed
system.cpu07.kern.callpal::callsys                 57      1.91%     94.62% # number of callpals executed
system.cpu07.kern.callpal::imb                      1      0.03%     94.65% # number of callpals executed
system.cpu07.kern.callpal::rdunique               160      5.35%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 2992                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             428                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                95                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                95                      
system.cpu07.kern.mode_good::user                  95                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.221963                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.363289                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      89684226500     77.66%     77.66% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user        25798599000     22.34%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                    112                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements          286775                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         469.965323                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs          11093805                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          286775                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           38.684701                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   469.965323                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.917901                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.917901                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          441                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses        23258402                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses       23258402                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data      9240717                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       9240717                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data      1946107                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total      1946107                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         1412                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         1412                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data          954                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          954                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data     11186824                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total       11186824                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data     11186824                       # number of overall hits
system.cpu07.dcache.overall_hits::total      11186824                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data       270988                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       270988                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data        21748                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        21748                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data          490                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          490                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data          811                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          811                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data       292736                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       292736                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data       292736                       # number of overall misses
system.cpu07.dcache.overall_misses::total       292736                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data      9511705                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      9511705                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data      1967855                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total      1967855                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data         1765                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         1765                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data     11479560                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total     11479560                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data     11479560                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total     11479560                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.028490                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.028490                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.011052                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.011052                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.257624                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.257624                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.459490                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.459490                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.025501                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.025501                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.025501                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.025501                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        27594                       # number of writebacks
system.cpu07.dcache.writebacks::total           27594                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements           29730                       # number of replacements
system.cpu07.icache.tags.tagsinuse         510.149174                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs          42178707                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs           29730                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1418.725429                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    2361343219000                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    44.745057                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   465.404117                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.087393                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.908992                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.996385                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          253                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          173                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses       104477582                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses      104477582                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst     52194187                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total      52194187                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst     52194187                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total       52194187                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst     52194187                       # number of overall hits
system.cpu07.icache.overall_hits::total      52194187                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst        29736                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total        29736                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst        29736                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total        29736                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst        29736                       # number of overall misses
system.cpu07.icache.overall_misses::total        29736                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst     52223923                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total     52223923                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst     52223923                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total     52223923                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst     52223923                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total     52223923                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000569                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000569                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000569                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000569                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000569                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000569                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks        29730                       # number of writebacks
system.cpu07.icache.writebacks::total           29730                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    155                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                  1846987                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                 615097     49.96%     49.96% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   119      0.01%     49.97% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                   130      0.01%     49.98% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                615889     50.02%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total            1231235                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                  615097     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    119      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                    130      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                 614971     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total             1230317                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           100715425500     86.36%     86.36% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               5831000      0.00%     86.36% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              20058500      0.02%     86.38% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31           15882775000     13.62%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       116624090000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.998509                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.999254                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                  36      0.00%      0.00% # number of callpals executed
system.cpu08.kern.callpal::swpctx                 116      0.01%      0.01% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.00%      0.01% # number of callpals executed
system.cpu08.kern.callpal::swpipl              616573     33.41%     33.42% # number of callpals executed
system.cpu08.kern.callpal::rdps                   242      0.01%     33.43% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.00%     33.43% # number of callpals executed
system.cpu08.kern.callpal::rti                 614413     33.29%     66.72% # number of callpals executed
system.cpu08.kern.callpal::callsys             614151     33.28%     99.99% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.00%     99.99% # number of callpals executed
system.cpu08.kern.callpal::rdunique               120      0.01%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total              1845655                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel          614530                       # number of protection mode switches
system.cpu08.kern.mode_switch::user            614202                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel            614203                      
system.cpu08.kern.mode_good::user              614202                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.999468                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.999734                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel      94748009000     82.21%     82.21% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user        20504179500     17.79%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                    116                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements           28034                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         473.806539                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs          68584777                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           28034                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs         2446.485589                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   473.806539                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.925403                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.925403                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          439                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses       139153009                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses      139153009                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data     38104913                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total      38104913                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data     29884240                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total     29884240                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         1839                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         1839                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data         1490                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         1490                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data     67989153                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total       67989153                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data     67989153                       # number of overall hits
system.cpu08.dcache.overall_hits::total      67989153                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data        22785                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        22785                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         8951                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         8951                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data       614688                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total       614688                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data       614885                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total       614885                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data        31736                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        31736                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data        31736                       # number of overall misses
system.cpu08.dcache.overall_misses::total        31736                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data     38127698                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total     38127698                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data     29893191                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total     29893191                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data       616527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total       616527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data       616375                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total       616375                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data     68020889                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total     68020889                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data     68020889                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total     68020889                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.000598                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.000598                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.000299                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.000299                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.997017                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.997017                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.997583                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.997583                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.000467                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.000467                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.000467                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.000467                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        10554                       # number of writebacks
system.cpu08.dcache.writebacks::total           10554                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            9221                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.999836                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs         163763529                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            9221                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs        17759.844811                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.000225                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.999611                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     0.999999                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses       338930386                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses      338930386                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst    169451360                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total     169451360                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst    169451360                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total      169451360                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst    169451360                       # number of overall hits
system.cpu08.icache.overall_hits::total     169451360                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         9222                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         9222                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         9222                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         9222                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         9222                       # number of overall misses
system.cpu08.icache.overall_misses::total         9222                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst    169460582                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total    169460582                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst    169460582                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total    169460582                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst    169460582                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total    169460582                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000054                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000054                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         9221                       # number of writebacks
system.cpu08.icache.writebacks::total            9221                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    213                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     3130                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    692     30.00%     30.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   119      5.16%     35.15% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    91      3.94%     39.10% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  1405     60.90%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               2307                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     692     46.04%     46.04% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    119      7.92%     53.96% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     91      6.05%     60.01% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    601     39.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                1503                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           116738948000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               5831000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              14979500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              71881500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       116831640000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.427758                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.651495                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  57      2.37%      2.37% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      0.17%      2.53% # number of callpals executed
system.cpu09.kern.callpal::swpipl                1820     75.55%     78.08% # number of callpals executed
system.cpu09.kern.callpal::rdps                   241     10.00%     88.09% # number of callpals executed
system.cpu09.kern.callpal::rti                    277     11.50%     99.58% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      0.37%     99.96% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.04%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 2409                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             334                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                67                      
system.cpu09.kern.mode_good::user                  67                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.200599                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.334165                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1286201000     99.35%     99.35% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8448000      0.65%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            2807                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         390.235153                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             49139                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            2807                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           17.505878                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     0.392976                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   389.842176                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.000768                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.761411                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.762178                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          231150                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         231150                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        68457                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         68457                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        39022                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        39022                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data         1174                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         1174                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          934                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          934                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data       107479                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         107479                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data       107479                       # number of overall hits
system.cpu09.dcache.overall_hits::total        107479                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         2757                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2757                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          940                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          940                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data          157                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          289                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          289                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         3697                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         3697                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         3697                       # number of overall misses
system.cpu09.dcache.overall_misses::total         3697                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        71214                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        71214                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        39962                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        39962                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data         1331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         1331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data         1223                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         1223                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data       111176                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       111176                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data       111176                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       111176                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038714                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038714                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.023522                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.023522                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.117956                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.117956                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.236304                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.236304                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.033254                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.033254                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.033254                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.033254                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1309                       # number of writebacks
system.cpu09.dcache.writebacks::total            1309                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            2022                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            154404                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            2022                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           76.362018                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    35.704173                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   476.295827                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.069735                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.930265                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          703974                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         703974                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       348954                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        348954                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       348954                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         348954                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       348954                       # number of overall hits
system.cpu09.icache.overall_hits::total        348954                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         2022                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         2022                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         2022                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         2022                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         2022                       # number of overall misses
system.cpu09.icache.overall_misses::total         2022                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       350976                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       350976                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       350976                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       350976                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       350976                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       350976                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.005761                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.005761                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.005761                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.005761                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.005761                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.005761                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         2022                       # number of writebacks
system.cpu09.icache.writebacks::total            2022                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    229                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                    11682                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    875     31.38%     31.38% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   119      4.27%     35.65% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                   137      4.91%     40.57% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  1657     59.43%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               2788                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     875     46.69%     46.69% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    119      6.35%     53.04% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                    137      7.31%     60.35% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    743     39.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                1874                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           116564175500     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               5831000      0.00%     99.78% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              20620500      0.02%     99.79% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             241056500      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       116831683500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.448401                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.672166                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::71                       1     25.00%     25.00% # number of syscalls executed
system.cpu10.kern.syscall::73                       2     50.00%     75.00% # number of syscalls executed
system.cpu10.kern.syscall::74                       1     25.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    4                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                  42      1.34%      1.34% # number of callpals executed
system.cpu10.kern.callpal::swpctx                 117      3.72%      5.06% # number of callpals executed
system.cpu10.kern.callpal::swpipl                2218     70.61%     75.68% # number of callpals executed
system.cpu10.kern.callpal::rdps                   250      7.96%     83.64% # number of callpals executed
system.cpu10.kern.callpal::rti                    315     10.03%     93.66% # number of callpals executed
system.cpu10.kern.callpal::callsys                 57      1.81%     95.48% # number of callpals executed
system.cpu10.kern.callpal::rdunique               142      4.52%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 3141                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             432                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                81                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                81                      
system.cpu10.kern.mode_good::user                  81                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.187500                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.315789                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2364783552000     99.23%     99.23% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user        18366417000      0.77%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                    117                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements          126144                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         459.130874                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           8531462                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          126144                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           67.632721                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    2302072294500                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    69.667432                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   389.463442                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.136069                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.760671                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.896740                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3          445                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        15738534                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       15738534                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data      6679870                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       6679870                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data       989840                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       989840                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data         1510                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         1510                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data         1020                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         1020                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data      7669710                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        7669710                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data      7669710                       # number of overall hits
system.cpu10.dcache.overall_hits::total       7669710                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data       117556                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       117556                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data        13108                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        13108                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data          524                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          524                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data          856                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          856                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data       130664                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       130664                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data       130664                       # number of overall misses
system.cpu10.dcache.overall_misses::total       130664                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data      6797426                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      6797426                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data      1002948                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      1002948                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data         2034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         2034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data         1876                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         1876                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data      7800374                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      7800374                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data      7800374                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      7800374                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.017294                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.017294                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.013069                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.013069                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.257620                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.257620                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.456290                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.456290                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.016751                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.016751                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.016751                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.016751                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        15801                       # number of writebacks
system.cpu10.dcache.writebacks::total           15801                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements           16985                       # number of replacements
system.cpu10.icache.tags.tagsinuse         488.869779                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs          36733168                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs           16985                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         2162.682838                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    2370122952500                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   132.389531                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   356.480248                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.258573                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.696250                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.954824                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          414                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses        74915444                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses       74915444                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst     37432114                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total      37432114                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst     37432114                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total       37432114                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst     37432114                       # number of overall hits
system.cpu10.icache.overall_hits::total      37432114                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst        17072                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total        17072                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst        17072                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total        17072                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst        17072                       # number of overall misses
system.cpu10.icache.overall_misses::total        17072                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst     37449186                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total     37449186                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst     37449186                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total     37449186                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst     37449186                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total     37449186                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000456                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000456                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000456                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000456                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000456                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000456                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks        16985                       # number of writebacks
system.cpu10.icache.writebacks::total           16985                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    206                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                   562120                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                 186837     49.86%     49.86% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   119      0.03%     49.89% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                   130      0.03%     49.92% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                187666     50.08%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total             374752                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                  186837     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    119      0.03%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                    130      0.03%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                 186710     49.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total              373796                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           111827984000     95.72%     95.72% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               5831000      0.00%     95.72% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              20015000      0.02%     95.74% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            4977853500      4.26%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       116831683500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.994906                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.997449                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::wripir                  46      0.01%      0.01% # number of callpals executed
system.cpu11.kern.callpal::swpctx                 102      0.02%      0.03% # number of callpals executed
system.cpu11.kern.callpal::swpipl              188205     33.54%     33.57% # number of callpals executed
system.cpu11.kern.callpal::rdps                   243      0.04%     33.61% # number of callpals executed
system.cpu11.kern.callpal::rti                 186298     33.20%     66.82% # number of callpals executed
system.cpu11.kern.callpal::callsys             186048     33.16%     99.98% # number of callpals executed
system.cpu11.kern.callpal::rdunique               124      0.02%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total               561066                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel          186400                       # number of protection mode switches
system.cpu11.kern.mode_switch::user            186072                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel            186072                      
system.cpu11.kern.mode_good::user              186072                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.998240                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.999119                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2367506701000     99.34%     99.34% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user        15646628000      0.66%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                    102                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements           23275                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         456.679638                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs          25355663                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           23275                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs         1089.394758                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2302125740000                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    67.149439                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   389.530199                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.131151                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.760801                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.891952                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3          441                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        49622830                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       49622830                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data     14992464                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total      14992464                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data      9309043                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      9309043                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         1423                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         1423                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data          920                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          920                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data     24301507                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total       24301507                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data     24301507                       # number of overall hits
system.cpu11.dcache.overall_hits::total      24301507                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data        20451                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        20451                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data         7276                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         7276                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data       186525                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total       186525                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data       186835                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total       186835                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data        27727                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        27727                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data        27727                       # number of overall misses
system.cpu11.dcache.overall_misses::total        27727                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data     15012915                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total     15012915                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data      9316319                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      9316319                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data       187948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       187948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data       187755                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       187755                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data     24329234                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total     24329234                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data     24329234                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total     24329234                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.001362                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.001362                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.000781                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.000781                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.992429                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.992429                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.995100                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.995100                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.001140                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.001140                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.001140                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.001140                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         7336                       # number of writebacks
system.cpu11.dcache.writebacks::total            7336                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            6564                       # number of replacements
system.cpu11.icache.tags.tagsinuse         489.128964                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          72369828                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            6564                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        11025.263254                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    2361340859500                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   136.026306                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   353.102658                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.265676                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.689654                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.955330                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          344                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4           80                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses       141258493                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses      141258493                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst     70619270                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total      70619270                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst     70619270                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total       70619270                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst     70619270                       # number of overall hits
system.cpu11.icache.overall_hits::total      70619270                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         6651                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         6651                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         6651                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         6651                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         6651                       # number of overall misses
system.cpu11.icache.overall_misses::total         6651                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst     70625921                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total     70625921                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst     70625921                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total     70625921                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst     70625921                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total     70625921                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000094                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000094                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000094                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000094                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000094                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000094                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         6564                       # number of writebacks
system.cpu11.icache.writebacks::total            6564                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    155                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                  1846371                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                 614917     49.96%     49.96% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   119      0.01%     49.97% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                   129      0.01%     49.98% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                615750     50.02%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total            1230915                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                  614917     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    119      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                    129      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                 614791     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total             1229956                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           100920218500     86.38%     86.38% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               5831000      0.00%     86.39% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              19665500      0.02%     86.40% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31           15885968500     13.60%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       116831683500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.998443                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.999221                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::71                       2     40.00%     40.00% # number of syscalls executed
system.cpu12.kern.syscall::73                       1     20.00%     60.00% # number of syscalls executed
system.cpu12.kern.syscall::74                       2     40.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    5                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                  75      0.00%      0.00% # number of callpals executed
system.cpu12.kern.callpal::swpctx                 100      0.01%      0.01% # number of callpals executed
system.cpu12.kern.callpal::swpipl              616306     33.40%     33.41% # number of callpals executed
system.cpu12.kern.callpal::rdps                   242      0.01%     33.42% # number of callpals executed
system.cpu12.kern.callpal::rti                 614362     33.29%     66.71% # number of callpals executed
system.cpu12.kern.callpal::callsys             614112     33.28%     99.99% # number of callpals executed
system.cpu12.kern.callpal::rdunique               115      0.01%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total              1845312                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel          614462                       # number of protection mode switches
system.cpu12.kern.mode_switch::user            614153                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel            614153                      
system.cpu12.kern.mode_good::user              614153                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.999497                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.999748                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2362882078500     99.15%     99.15% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user        20272598500      0.85%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                    100                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements           23741                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         462.653709                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs          69316314                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           23741                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs         2919.688050                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    2298748966500                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    69.265997                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   393.387712                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.135285                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.768335                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.903621                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3          425                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       138848925                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      138848925                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data     37990163                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total      37990163                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data     29853823                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     29853823                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data         1428                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         1428                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data          915                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          915                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data     67843986                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total       67843986                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data     67843986                       # number of overall hits
system.cpu12.dcache.overall_hits::total      67843986                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data        20274                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        20274                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data         7655                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         7655                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data       614617                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total       614617                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data       614926                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total       614926                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data        27929                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        27929                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data        27929                       # number of overall misses
system.cpu12.dcache.overall_misses::total        27929                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data     38010437                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total     38010437                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data     29861478                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     29861478                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data       616045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       616045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data       615841                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       615841                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data     67871915                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total     67871915                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data     67871915                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total     67871915                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.000533                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.000533                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.000256                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.000256                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.997682                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.997682                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.998514                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.998514                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.000411                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.000411                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.000411                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.000411                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         7782                       # number of writebacks
system.cpu12.dcache.writebacks::total            7782                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            6760                       # number of replacements
system.cpu12.icache.tags.tagsinuse         488.987069                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         170768956                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            6760                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        25261.679882                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    2382835677000                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   138.553288                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   350.433781                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.270612                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.684441                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.955053                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses       337846821                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses      337846821                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst    168913140                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     168913140                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst    168913140                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      168913140                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst    168913140                       # number of overall hits
system.cpu12.icache.overall_hits::total     168913140                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst         6847                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         6847                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst         6847                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         6847                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst         6847                       # number of overall misses
system.cpu12.icache.overall_misses::total         6847                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst    168919987                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    168919987                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst    168919987                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    168919987                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst    168919987                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    168919987                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000041                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000041                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         6760                       # number of writebacks
system.cpu12.icache.writebacks::total            6760                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    150                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                  1848087                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                 615379     49.95%     49.95% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   119      0.01%     49.96% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                   126      0.01%     49.97% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                616378     50.03%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total            1232002                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                  615379     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    119      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                    126      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                 615259     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total             1230883                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           100842303000     86.31%     86.31% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               5831000      0.00%     86.32% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              19411000      0.02%     86.34% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31           15964138500     13.66%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       116831683500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.998185                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.999092                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::wripir                 116      0.01%      0.01% # number of callpals executed
system.cpu13.kern.callpal::swpctx                 126      0.01%      0.01% # number of callpals executed
system.cpu13.kern.callpal::swpipl              617196     33.42%     33.44% # number of callpals executed
system.cpu13.kern.callpal::rdps                   241      0.01%     33.45% # number of callpals executed
system.cpu13.kern.callpal::rti                 614561     33.28%     66.73% # number of callpals executed
system.cpu13.kern.callpal::callsys             614166     33.26%     99.99% # number of callpals executed
system.cpu13.kern.callpal::rdunique               141      0.01%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total              1846547                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel          614687                       # number of protection mode switches
system.cpu13.kern.mode_switch::user            614361                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel            614361                      
system.cpu13.kern.mode_good::user              614361                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.999470                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.999735                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2362937749500     99.15%     99.15% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user        20213563500      0.85%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                    126                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements           65627                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         459.670663                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs          69837754                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           65627                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs         1064.161915                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    2291716413000                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    69.979612                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   389.691051                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.136679                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.761115                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.897794                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3          440                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       139891689                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      139891689                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data     37997364                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total      37997364                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data     30299486                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     30299486                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         2751                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         2751                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data         2248                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         2248                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data     68296850                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total       68296850                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data     68296850                       # number of overall hits
system.cpu13.dcache.overall_hits::total      68296850                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data        23874                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        23874                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data        47692                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        47692                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data       614975                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total       614975                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data       615283                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total       615283                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data        71566                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        71566                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data        71566                       # number of overall misses
system.cpu13.dcache.overall_misses::total        71566                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data     38021238                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total     38021238                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data     30347178                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     30347178                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data       617726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       617726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data       617531                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       617531                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data     68368416                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total     68368416                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data     68368416                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total     68368416                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.000628                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.000628                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.001572                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.001572                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.995547                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.995547                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.996360                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.996360                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.001047                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.001047                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.001047                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.001047                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        48565                       # number of writebacks
system.cpu13.dcache.writebacks::total           48565                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            9669                       # number of replacements
system.cpu13.icache.tags.tagsinuse         491.916709                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         171109904                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            9669                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        17696.752922                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    2311851038500                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   117.261604                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   374.655105                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.229027                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.731748                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.960775                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses       338672374                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses      338672374                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst    169321553                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     169321553                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst    169321553                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      169321553                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst    169321553                       # number of overall hits
system.cpu13.icache.overall_hits::total     169321553                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         9756                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         9756                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         9756                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         9756                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         9756                       # number of overall misses
system.cpu13.icache.overall_misses::total         9756                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst    169331309                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    169331309                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst    169331309                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    169331309                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst    169331309                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    169331309                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000058                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000058                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000058                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000058                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000058                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000058                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         9669                       # number of writebacks
system.cpu13.icache.writebacks::total            9669                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    218                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                    23627                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    858     31.02%     31.02% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   119      4.30%     35.32% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                   135      4.88%     40.20% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  1654     59.80%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               2766                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     858     46.61%     46.61% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    119      6.46%     53.07% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                    135      7.33%     60.40% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    729     39.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                1841                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           116576061000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               5831000      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              20378500      0.02%     99.80% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             229413000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       116831683500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.440750                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.665582                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::wripir                  48      1.53%      1.53% # number of callpals executed
system.cpu14.kern.callpal::swpctx                 110      3.50%      5.03% # number of callpals executed
system.cpu14.kern.callpal::swpipl                2201     70.03%     75.06% # number of callpals executed
system.cpu14.kern.callpal::rdps                   246      7.83%     82.88% # number of callpals executed
system.cpu14.kern.callpal::rti                    312      9.93%     92.81% # number of callpals executed
system.cpu14.kern.callpal::callsys                 56      1.78%     94.59% # number of callpals executed
system.cpu14.kern.callpal::rdunique               170      5.41%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 3143                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             422                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                90                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                90                      
system.cpu14.kern.mode_good::user                  90                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.213270                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.351562                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2357194524000     98.91%     98.91% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user        25951629500      1.09%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                    110                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements          288335                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         459.064364                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs          10910950                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          288335                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           37.841226                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    2302122461000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    69.263524                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   389.800839                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.135280                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.761330                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.896610                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3          438                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        23453871                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       23453871                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data      9332460                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       9332460                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data      1948147                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      1948147                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data         1520                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         1520                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data          884                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          884                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data     11280607                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total       11280607                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data     11280607                       # number of overall hits
system.cpu14.dcache.overall_hits::total      11280607                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data       271608                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       271608                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data        23713                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        23713                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data          542                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          542                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          985                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          985                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data       295321                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       295321                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data       295321                       # number of overall misses
system.cpu14.dcache.overall_misses::total       295321                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data      9604068                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      9604068                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data      1971860                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      1971860                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data         2062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         2062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data         1869                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         1869                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data     11575928                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total     11575928                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data     11575928                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total     11575928                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.028281                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.028281                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.012026                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.012026                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.262852                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.262852                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.527020                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.527020                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.025512                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.025512                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.025512                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.025512                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        28492                       # number of writebacks
system.cpu14.dcache.writebacks::total           28492                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements           29408                       # number of replacements
system.cpu14.icache.tags.tagsinuse         488.782773                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          44248381                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs           29408                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1504.637548                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    2361343098000                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   135.601507                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   353.181266                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.264847                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.689807                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.954654                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          248                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses       105172451                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses      105172451                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst     52541983                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total      52541983                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst     52541983                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total       52541983                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst     52541983                       # number of overall hits
system.cpu14.icache.overall_hits::total      52541983                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst        29495                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total        29495                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst        29495                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total        29495                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst        29495                       # number of overall misses
system.cpu14.icache.overall_misses::total        29495                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst     52571478                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total     52571478                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst     52571478                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total     52571478                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst     52571478                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total     52571478                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000561                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000561                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000561                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000561                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000561                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000561                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks        29408                       # number of writebacks
system.cpu14.icache.writebacks::total           29408                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    219                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                    24269                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   1019     30.70%     30.70% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   119      3.59%     34.29% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   217      6.54%     40.83% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                  1964     59.17%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total               3319                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    1019     43.77%     43.77% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    119      5.11%     48.88% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    217      9.32%     58.20% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    973     41.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                2328                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           116539850000     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               5831000      0.00%     99.76% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              22956500      0.02%     99.77% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             263046000      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       116831683500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.495418                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.701416                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::wripir                  62      1.66%      1.66% # number of callpals executed
system.cpu15.kern.callpal::swpctx                 116      3.10%      4.76% # number of callpals executed
system.cpu15.kern.callpal::swpipl                2745     73.40%     78.16% # number of callpals executed
system.cpu15.kern.callpal::rdps                   246      6.58%     84.73% # number of callpals executed
system.cpu15.kern.callpal::rti                    321      8.58%     93.32% # number of callpals executed
system.cpu15.kern.callpal::callsys                 63      1.68%     95.00% # number of callpals executed
system.cpu15.kern.callpal::rdunique               187      5.00%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                 3740                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             437                       # number of protection mode switches
system.cpu15.kern.mode_switch::user               100                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel               100                      
system.cpu15.kern.mode_good::user                 100                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.228833                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.372439                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2357128085000     98.91%     98.91% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user        26019868000      1.09%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                    116                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements          288558                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         488.685115                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs          12025198                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          288558                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           41.673417                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2302065549000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    68.011182                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   420.673933                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.132834                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.821629                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.954463                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3          441                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        23562840                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       23562840                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data      9373314                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       9373314                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data      1961401                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      1961401                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         1700                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         1700                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data         1010                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1010                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data     11334715                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total       11334715                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data     11334715                       # number of overall hits
system.cpu15.dcache.overall_hits::total      11334715                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data       271897                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       271897                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data        23434                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        23434                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data          701                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          701                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data         1157                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         1157                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data       295331                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       295331                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data       295331                       # number of overall misses
system.cpu15.dcache.overall_misses::total       295331                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data      9645211                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      9645211                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data      1984835                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      1984835                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         2401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         2401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data         2167                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         2167                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data     11630046                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total     11630046                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data     11630046                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total     11630046                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.028190                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.028190                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.011807                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.011807                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.291962                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.291962                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.533918                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.533918                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.025394                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.025394                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.025394                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.025394                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        29074                       # number of writebacks
system.cpu15.dcache.writebacks::total           29074                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements           31114                       # number of replacements
system.cpu15.icache.tags.tagsinuse         491.274061                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          47617573                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs           31114                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1530.422736                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    2311860834000                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   127.777595                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   363.496466                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.249566                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.709954                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.959520                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          314                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          109                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses       105622413                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses      105622413                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst     52764414                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total      52764414                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst     52764414                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total       52764414                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst     52764414                       # number of overall hits
system.cpu15.icache.overall_hits::total      52764414                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst        31195                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total        31195                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst        31195                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total        31195                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst        31195                       # number of overall misses
system.cpu15.icache.overall_misses::total        31195                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst     52795609                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total     52795609                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst     52795609                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total     52795609                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst     52795609                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total     52795609                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000591                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000591                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000591                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000591                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000591                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000591                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks        31114                       # number of writebacks
system.cpu15.icache.writebacks::total           31114                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2578                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2578                       # Transaction distribution
system.iobus.trans_dist::WriteReq               80057                       # Transaction distribution
system.iobus.trans_dist::WriteResp              80057                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        12784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        22150                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  165270                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        51136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          832                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         2034                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3267                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        58205                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4626845                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                71560                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71560                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::0           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644040                       # Number of tag accesses
system.iocache.tags.data_accesses              644040                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          200                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              200                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          200                       # number of demand (read+write) misses
system.iocache.demand_misses::total               200                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          200                       # number of overall misses
system.iocache.overall_misses::total              200                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          200                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            200                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          200                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             200                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          200                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            200                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    593244                       # number of replacements
system.l2.tags.tagsinuse                  3961.306431                       # Cycle average of tags in use
system.l2.tags.total_refs                     2758382                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    593244                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.649658                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1672.977954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.001710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.041829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst    27.074594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data    47.220546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     2.262336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data    31.232063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst   173.690396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data   637.490069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst    25.417077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data   120.108540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     6.206298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data    72.057780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst    44.331450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data    87.772316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     0.362262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data     0.590963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst    48.643622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data   145.682970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst   201.005074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data    56.138223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     2.783203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data     1.459545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst    65.466302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data    79.274637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst     9.170817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data    34.076938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst     2.386619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data    31.488204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst    13.676836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data    46.648045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst    15.499227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data   149.215732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst    23.542092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data    86.310161                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.408442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.006610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.011528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.007625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.042405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.155637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.006205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.029323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.001515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.017592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.010823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.021429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.000144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.011876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.035567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.049074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.013706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.000679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.000356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.015983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.019354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.002239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.008320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.000583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.007688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.003339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.011389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.003784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.036430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.005748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.021072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967116                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          396                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2372                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1062                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994629                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31164330                       # Number of tag accesses
system.l2.tags.data_accesses                 31164330                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       441371                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           441371                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       137541                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           137541                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data           85                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus01.data           45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data           57                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data           97                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data          110                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data           86                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus07.data           75                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data           58                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data           42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus11.data           55                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data           52                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus13.data           68                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data          199                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data          301                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1334                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data           32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus01.data           12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus03.data           23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data           15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus05.data           12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus07.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus08.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus10.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus11.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus12.data           15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus13.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus14.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus15.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                204                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data          633                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data          607                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data        23339                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data         4921                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data        13726                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data         8566                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data        12960                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data          721                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data         3586                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus11.data          611                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data          698                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus13.data         1418                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data        10349                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data        11202                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 93412                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst         6656                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst         5908                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst       135986                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst        20903                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst        30782                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst        29002                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst          352                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst        25373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst         6368                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst         1146                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst        12094                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst         6298                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst         6556                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst         8255                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst        27813                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst        29864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             353356                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data        10792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data        10181                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data        81137                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data        20796                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data       250740                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data       244907                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data          328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data       233845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data        11498                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data         1072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data        93854                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data        11017                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data        10809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data        11290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data       238021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data       248130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1478417                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst         6656                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data        11425                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst         5908                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data        10788                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst       135986                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data       104476                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst        20903                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data        25717                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst        30782                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data       264466                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst        29002                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data       253473                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst          352                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data          328                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst        25373                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data       246805                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst         6368                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data        12219                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst         1146                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data         1147                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst        12094                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data        97440                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst         6298                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data        11628                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst         6556                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data        11507                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst         8255                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data        12708                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst        27813                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data       248370                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst        29864                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data       259332                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1925185                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst         6656                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data        11425                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst         5908                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data        10788                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst       135986                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data       104476                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst        20903                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data        25717                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst        30782                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data       264466                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst        29002                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data       253473                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst          352                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data          328                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst        25373                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data       246805                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst         6368                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data        12219                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst         1146                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data         1147                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst        12094                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data        97440                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst         6298                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data        11628                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst         6556                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data        11507                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst         8255                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data        12708                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst        27813                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data       248370                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst        29864                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data       259332                       # number of overall hits
system.l2.overall_hits::total                 1925185                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data          723                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data          411                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data          412                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data          617                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data         1008                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data         1018                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data          138                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data          648                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data          348                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data          144                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data          504                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data          425                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data          451                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data          715                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data          690                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data          970                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               9222                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data          224                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data           80                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data          141                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data          134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data          214                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data          107                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data           79                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data          117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data          116                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data           78                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data          121                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data          115                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data          134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data          223                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data          194                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data          202                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2279                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data         5338                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data         4773                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data        92759                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data        17574                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         7014                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data        10622                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data           43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data         6677                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data         6879                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data          701                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data         7861                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data         4978                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data         5397                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data        43091                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data        10288                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data         8433                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              232428                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst         1083                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst          376                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst        37385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst         5216                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst          750                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst          786                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst         4363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst         2854                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst          876                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst         4978                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus11.inst          353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst          291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst         1501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst         1682                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst         1331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            63876                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data         5490                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data         4817                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data        97060                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data        22025                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data        13561                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data        16958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data           92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data        29012                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data         6850                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data          962                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data        17710                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data         4644                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data         4956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data         7286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data        24818                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data        14918                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          271159                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst         1083                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data        10828                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst          376                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data         9590                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst        37385                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data       189819                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst         5216                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data        39599                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst          750                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data        20575                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst          786                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data        27580                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data          135                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst         4363                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data        35689                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst         2854                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data        13729                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst          876                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data         1663                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst         4978                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data        25571                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.inst          353                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data         9622                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst          291                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data        10353                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst         1501                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data        50377                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst         1682                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data        35106                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst         1331                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data        23351                       # number of demand (read+write) misses
system.l2.demand_misses::total                 567463                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst         1083                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data        10828                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst          376                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data         9590                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst        37385                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data       189819                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst         5216                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data        39599                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst          750                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data        20575                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst          786                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data        27580                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst           51                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data          135                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst         4363                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data        35689                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst         2854                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data        13729                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst          876                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data         1663                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst         4978                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data        25571                       # number of overall misses
system.l2.overall_misses::switch_cpus11.inst          353                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data         9622                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst          291                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data        10353                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst         1501                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data        50377                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst         1682                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data        35106                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst         1331                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data        23351                       # number of overall misses
system.l2.overall_misses::total                567463                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       441371                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       441371                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       137541                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       137541                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data          808                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data          456                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data          469                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data          714                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data         1118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data         1104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data          138                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data          723                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data          406                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data          148                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data          546                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data          480                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data          503                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data          783                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data          889                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data         1271                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10556                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data          256                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data           92                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data          165                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data          157                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data          229                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data          119                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data           82                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data          123                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data          120                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data           78                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data          128                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data          131                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data          233                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data          202                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data          219                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2483                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data         5971                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data         5380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data       116098                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data        22495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data        20740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data        19188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data           43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data        19637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data         7600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data          776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data        11447                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data         5589                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data         6095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data        44509                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data        20637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data        19635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            325840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst         7739                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst         6284                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst       173371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst        26119                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst        31532                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst        29788                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst          403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst        29736                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst         9222                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst         2022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst        17072                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst         6651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst         6847                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst         9756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst        29495                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst        31195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         417232                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data        16282                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data        14998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data       178197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data        42821                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data       264301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data       261865                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data          420                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data       262857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data        18348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data         2034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data       111564                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data        15661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data        15765                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data        18576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data       262839                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data       263048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1749576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst         7739                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data        22253                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst         6284                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data        20378                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst       173371                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data       294295                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst        26119                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data        65316                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst        31532                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data       285041                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst        29788                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data       281053                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst          403                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data          463                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst        29736                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data       282494                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst         9222                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data        25948                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst         2022                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data         2810                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst        17072                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data       123011                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst         6651                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data        21250                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst         6847                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data        21860                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst         9756                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data        63085                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst        29495                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data       283476                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst        31195                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data       282683                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2492648                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst         7739                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data        22253                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst         6284                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data        20378                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst       173371                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data       294295                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst        26119                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data        65316                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst        31532                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data       285041                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst        29788                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data       281053                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst          403                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data          463                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst        29736                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data       282494                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst         9222                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data        25948                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst         2022                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data         2810                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst        17072                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data       123011                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst         6651                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data        21250                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst         6847                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data        21860                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst         9756                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data        63085                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst        29495                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data       283476                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst        31195                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data       282683                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2492648                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.894802                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data     0.901316                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.878465                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.864146                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.901610                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.922101                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data     0.896266                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.972973                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data     0.885417                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.896620                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data     0.913155                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.776153                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.763179                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.873626                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data     0.869565                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.854545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data     0.853503                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.934498                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data     0.899160                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.963415                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data     0.951220                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data     0.966667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data     0.945312                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data     0.877863                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data     0.899329                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data     0.957082                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data     0.960396                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data     0.922374                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.917841                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.893988                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.887175                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.798972                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.781240                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.338187                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.553575                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.340021                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.905132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.903351                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.686730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data     0.890678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.885480                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data     0.968141                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.498522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.429488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.713319                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.139941                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.059835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.215636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.199701                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.023785                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.026386                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.126551                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.146725                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.309477                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.433234                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.291589                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus11.inst     0.053075                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.042500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.153854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.057027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.042667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.153095                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.337182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.321176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.544678                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.514350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.051309                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.064759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.219048                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.110372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.373338                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.472960                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.158743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.296533                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.314367                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.392227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.094423                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.056712                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154986                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.139941                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.486586                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.059835                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.470606                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.215636                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.644996                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.199701                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.606268                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.023785                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.072183                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.026386                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.098131                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.126551                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.291577                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.146725                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.126335                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.309477                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.529097                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.433234                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.591815                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.291589                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.207876                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.inst     0.053075                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.452800                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.042500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.473605                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.153854                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.798558                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.057027                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.123841                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.042667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.082605                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.227655                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.139941                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.486586                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.059835                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.470606                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.215636                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.644996                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.199701                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.606268                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.023785                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.072183                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.026386                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.098131                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.126551                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.291577                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.146725                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.126335                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.309477                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.529097                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.433234                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.591815                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.291589                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.207876                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.inst     0.053075                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.452800                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.042500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.473605                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.153854                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.798558                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.057027                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.123841                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.042667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.082605                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.227655                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               258564                       # number of writebacks
system.l2.writebacks::total                    258564                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2378                       # Transaction distribution
system.membus.trans_dist::ReadResp             337613                       # Transaction distribution
system.membus.trans_dist::WriteReq               8697                       # Transaction distribution
system.membus.trans_dist::WriteResp              8697                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       329924                       # Transaction distribution
system.membus.trans_dist::CleanEvict           265885                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            23533                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq        4389901                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           12945                       # Transaction distribution
system.membus.trans_dist::ReadExReq            242341                       # Transaction distribution
system.membus.trans_dist::ReadExResp           230984                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        335235                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       214480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       214480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        22150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6094223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6116373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6330853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4579840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4579840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        58205                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     52773312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     52831517                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                57411357                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           5669454                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 5669454    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5669454                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits           38889474                       # DTB read hits
system.switch_cpus00.dtb.read_misses              624                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses        5546576                       # DTB read accesses
system.switch_cpus00.dtb.write_hits          31120304                       # DTB write hits
system.switch_cpus00.dtb.write_misses             108                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses        943090                       # DTB write accesses
system.switch_cpus00.dtb.data_hits           70009778                       # DTB hits
system.switch_cpus00.dtb.data_misses              732                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses        6489666                       # DTB accesses
system.switch_cpus00.itb.fetch_hits          64526458                       # ITB hits
system.switch_cpus00.itb.fetch_misses              89                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses      64526547                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles              233665363                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts         170335749                       # Number of instructions committed
system.switch_cpus00.committedOps           170335749                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses    155363578                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses     11723410                       # Number of float alu accesses
system.switch_cpus00.num_func_calls           2507846                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts     13644247                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts          155363578                       # number of integer instructions
system.switch_cpus00.num_fp_insts            11723410                       # number of float instructions
system.switch_cpus00.num_int_register_reads    226211914                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    109233703                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads     13394866                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes     11206808                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs            70012223                       # number of memory refs
system.switch_cpus00.num_load_insts          38891211                       # Number of load instructions
system.switch_cpus00.num_store_insts         31121012                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     63024855.075589                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     170640507.924411                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.730277                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.269723                       # Percentage of idle cycles
system.switch_cpus00.Branches                19723116                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass      1239559      0.73%      0.73% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu        76364449     44.83%     45.56% # Class of executed instruction
system.switch_cpus00.op_class::IntMult         113778      0.07%     45.63% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     45.63% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd       5166995      3.03%     48.66% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp        183952      0.11%     48.77% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt       2403924      1.41%     50.18% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult      2533620      1.49%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv          2593      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt          824      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     51.67% # Class of executed instruction
system.switch_cpus00.op_class::MemRead       39513066     23.20%     74.87% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite      31121414     18.27%     93.14% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess     11692307      6.86%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total        170336481                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits           38546904                       # DTB read hits
system.switch_cpus01.dtb.read_misses              605                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses        5245420                       # DTB read accesses
system.switch_cpus01.dtb.write_hits          31084695                       # DTB write hits
system.switch_cpus01.dtb.write_misses             102                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses        926512                       # DTB write accesses
system.switch_cpus01.dtb.data_hits           69631599                       # DTB hits
system.switch_cpus01.dtb.data_misses              707                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses        6171932                       # DTB accesses
system.switch_cpus01.itb.fetch_hits          62850568                       # ITB hits
system.switch_cpus01.itb.fetch_misses              80                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses      62850648                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles              233663523                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts         168454029                       # Number of instructions committed
system.switch_cpus01.committedOps           168454029                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses    153912879                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses     11076384                       # Number of float alu accesses
system.switch_cpus01.num_func_calls           2483495                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts     13492193                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts          153912879                       # number of integer instructions
system.switch_cpus01.num_fp_insts            11076384                       # number of float instructions
system.switch_cpus01.num_int_register_reads    223833011                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes    108221605                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads     12725683                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes     10591367                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs            69633683                       # number of memory refs
system.switch_cpus01.num_load_insts          38548279                       # Number of load instructions
system.switch_cpus01.num_store_insts         31085404                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     64909462.307615                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     168754060.692385                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.722210                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.277790                       # Percentage of idle cycles
system.switch_cpus01.Branches                19514160                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass      1238706      0.74%      0.74% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu        75409513     44.77%     45.50% # Class of executed instruction
system.switch_cpus01.op_class::IntMult         113165      0.07%     45.57% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     45.57% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd       4883828      2.90%     48.47% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp        181400      0.11%     48.57% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt       2270643      1.35%     49.92% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult      2411718      1.43%     51.35% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv          2593      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt          824      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     51.36% # Class of executed instruction
system.switch_cpus01.op_class::MemRead       39165626     23.25%     74.61% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite      31085554     18.45%     93.06% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess     11691166      6.94%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total        168454736                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits            8345529                       # DTB read hits
system.switch_cpus02.dtb.read_misses             1805                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses        6970879                       # DTB read accesses
system.switch_cpus02.dtb.write_hits           4025273                       # DTB write hits
system.switch_cpus02.dtb.write_misses            1212                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  1                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses       3084609                       # DTB write accesses
system.switch_cpus02.dtb.data_hits           12370802                       # DTB hits
system.switch_cpus02.dtb.data_misses             3017                       # DTB misses
system.switch_cpus02.dtb.data_acv                   1                       # DTB access violations
system.switch_cpus02.dtb.data_accesses       10055488                       # DTB accesses
system.switch_cpus02.itb.fetch_hits          40188634                       # ITB hits
system.switch_cpus02.itb.fetch_misses            1580                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses      40190214                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles              233665530                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts          47765494                       # Number of instructions committed
system.switch_cpus02.committedOps            47765494                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses     44029333                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses      4181677                       # Number of float alu accesses
system.switch_cpus02.num_func_calls            714171                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts      3203014                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts           44029333                       # number of integer instructions
system.switch_cpus02.num_fp_insts             4181677                       # number of float instructions
system.switch_cpus02.num_int_register_reads     70036699                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes     35603954                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads      5435942                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes      3525053                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs            12387871                       # number of memory refs
system.switch_cpus02.num_load_insts           8359006                       # Number of load instructions
system.switch_cpus02.num_store_insts          4028865                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     185810593.508573                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     47854936.491427                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.204801                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.795199                       # Percentage of idle cycles
system.switch_cpus02.Branches                 4147283                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass       764612      1.60%      1.60% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        31076260     65.06%     66.66% # Class of executed instruction
system.switch_cpus02.op_class::IntMult         435348      0.91%     67.57% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     67.57% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd       1647793      3.45%     71.02% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp        353677      0.74%     71.76% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt        258556      0.54%     72.30% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult       608637      1.27%     73.57% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv         16069      0.03%     73.61% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt        16000      0.03%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus02.op_class::MemRead        8428868     17.65%     91.29% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite       4032035      8.44%     99.73% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess       130657      0.27%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total         47768512                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits           40847711                       # DTB read hits
system.switch_cpus03.dtb.read_misses              940                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses        7350422                       # DTB read accesses
system.switch_cpus03.dtb.write_hits          31807381                       # DTB write hits
system.switch_cpus03.dtb.write_misses             295                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses       1463558                       # DTB write accesses
system.switch_cpus03.dtb.data_hits           72655092                       # DTB hits
system.switch_cpus03.dtb.data_misses             1235                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses        8813980                       # DTB accesses
system.switch_cpus03.itb.fetch_hits          74642897                       # ITB hits
system.switch_cpus03.itb.fetch_misses             314                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses      74643211                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles              233663481                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts         181377616                       # Number of instructions committed
system.switch_cpus03.committedOps           181377616                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses    164854821                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses     13611765                       # Number of float alu accesses
system.switch_cpus03.num_func_calls           2530780                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts     14183947                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts          164854821                       # number of integer instructions
system.switch_cpus03.num_fp_insts            13611765                       # number of float instructions
system.switch_cpus03.num_int_register_reads    242290224                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    117095093                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads     16059636                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes     13047320                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs            72660758                       # number of memory refs
system.switch_cpus03.num_load_insts          40851786                       # Number of load instructions
system.switch_cpus03.num_store_insts         31808972                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     51962176.120973                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     181701304.879027                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.777620                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.222380                       # Percentage of idle cycles
system.switch_cpus03.Branches                20296835                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass      1283010      0.71%      0.71% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu        82796587     45.65%     46.36% # Class of executed instruction
system.switch_cpus03.op_class::IntMult         116373      0.06%     46.42% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     46.42% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd       6018527      3.32%     49.74% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp        275824      0.15%     49.89% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt       2807186      1.55%     51.44% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult      3075866      1.70%     53.13% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv          2626      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt          824      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     53.14% # Class of executed instruction
system.switch_cpus03.op_class::MemRead       41479204     22.87%     76.00% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite      31809492     17.54%     93.54% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess     11713332      6.46%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total        181378851                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits           37471603                       # DTB read hits
system.switch_cpus04.dtb.read_misses            19309                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses       10064702                       # DTB read accesses
system.switch_cpus04.dtb.write_hits          27234600                       # DTB write hits
system.switch_cpus04.dtb.write_misses             935                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses       2422336                       # DTB write accesses
system.switch_cpus04.dtb.data_hits           64706203                       # DTB hits
system.switch_cpus04.dtb.data_misses            20244                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses       12487038                       # DTB accesses
system.switch_cpus04.itb.fetch_hits          82803916                       # ITB hits
system.switch_cpus04.itb.fetch_misses             134                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses      82804050                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles              233663445                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts         169821200                       # Number of instructions committed
system.switch_cpus04.committedOps           169821200                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses    147796441                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses     22980490                       # Number of float alu accesses
system.switch_cpus04.num_func_calls           2174809                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts     13412719                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts          147796441                       # number of integer instructions
system.switch_cpus04.num_fp_insts            22980490                       # number of float instructions
system.switch_cpus04.num_int_register_reads    225520181                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    103234405                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads     29621540                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes     21052643                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs            64730511                       # number of memory refs
system.switch_cpus04.num_load_insts          37494187                       # Number of load instructions
system.switch_cpus04.num_store_insts         27236324                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     63520221.372803                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     170143223.627197                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.728155                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.271845                       # Percentage of idle cycles
system.switch_cpus04.Branches                18837948                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass      1251439      0.74%      0.74% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu        73899917     43.51%     44.25% # Class of executed instruction
system.switch_cpus04.op_class::IntMult         782144      0.46%     44.71% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     44.71% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd       9868518      5.81%     50.52% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp        196932      0.12%     50.63% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt       3172170      1.87%     52.50% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult      5466610      3.22%     55.72% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv        116735      0.07%     55.79% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt        37080      0.02%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     55.81% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       38002966     22.38%     78.19% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      27236523     16.04%     94.22% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess      9810410      5.78%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        169841444                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits            9653278                       # DTB read hits
system.switch_cpus05.dtb.read_misses            19219                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses        9531859                       # DTB read accesses
system.switch_cpus05.dtb.write_hits           1973195                       # DTB write hits
system.switch_cpus05.dtb.write_misses             895                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses       1906922                       # DTB write accesses
system.switch_cpus05.dtb.data_hits           11626473                       # DTB hits
system.switch_cpus05.dtb.data_misses            20114                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses       11438781                       # DTB accesses
system.switch_cpus05.itb.fetch_hits          52153478                       # ITB hits
system.switch_cpus05.itb.fetch_misses             110                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses      52153588                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles              233663524                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts          52752596                       # Number of instructions committed
system.switch_cpus05.committedOps            52752596                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses     36583477                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses     22617082                       # Number of float alu accesses
system.switch_cpus05.num_func_calls            150685                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts      3828287                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts           36583477                       # number of integer instructions
system.switch_cpus05.num_fp_insts            22617082                       # number of float instructions
system.switch_cpus05.num_int_register_reads     69036837                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes     24903612                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads     29053152                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes     20695350                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs            11650150                       # number of memory refs
system.switch_cpus05.num_load_insts           9675432                       # Number of load instructions
system.switch_cpus05.num_store_insts          1974718                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     180797129.081582                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     52866394.918418                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.226250                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.773750                       # Percentage of idle cycles
system.switch_cpus05.Branches                 4715285                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass       240542      0.46%      0.46% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu        21403012     40.56%     41.01% # Class of executed instruction
system.switch_cpus05.op_class::IntMult         785620      1.49%     42.50% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     42.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd       9702920     18.39%     60.89% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp        172688      0.33%     61.21% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt       3093736      5.86%     67.08% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult      5347832     10.13%     77.21% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv        116723      0.22%     77.43% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt        37080      0.07%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus05.op_class::MemRead        9680718     18.34%     95.85% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite       1974838      3.74%     99.59% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess       217001      0.41%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total         52772710                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              45734                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             26256                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits              71990                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits             32934                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses         32934                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles              233663404                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            203463                       # Number of instructions committed
system.switch_cpus06.committedOps              203463                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       193709                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8354                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        14666                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             193709                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads       260923                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       151395                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs               72199                       # number of memory refs
system.switch_cpus06.num_load_insts             45734                       # Number of load instructions
system.switch_cpus06.num_store_insts            26465                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     233459788.852852                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     203615.147148                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000871                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999129                       # Percentage of idle cycles
system.switch_cpus06.Branches                   27274                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         1249      0.61%      0.61% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          117320     57.66%     58.28% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            599      0.29%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          47401     23.30%     81.87% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         26465     13.01%     94.87% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess        10429      5.13%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           203463                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits            9510673                       # DTB read hits
system.switch_cpus07.dtb.read_misses            19182                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses        9397400                       # DTB read accesses
system.switch_cpus07.dtb.write_hits           1969715                       # DTB write hits
system.switch_cpus07.dtb.write_misses             901                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses       1906623                       # DTB write accesses
system.switch_cpus07.dtb.data_hits           11480388                       # DTB hits
system.switch_cpus07.dtb.data_misses            20083                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses       11304023                       # DTB accesses
system.switch_cpus07.itb.fetch_hits          51643195                       # ITB hits
system.switch_cpus07.itb.fetch_misses             121                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses      51643316                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles              233663391                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts          52203840                       # Number of instructions committed
system.switch_cpus07.committedOps            52203840                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses     35967917                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses     22645776                       # Number of float alu accesses
system.switch_cpus07.num_func_calls            149257                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts      3740140                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts           35967917                       # number of integer instructions
system.switch_cpus07.num_fp_insts            22645776                       # number of float instructions
system.switch_cpus07.num_int_register_reads     68218679                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes     24441768                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads     29254652                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes     20734442                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs            11504016                       # number of memory refs
system.switch_cpus07.num_load_insts           9532789                       # Number of load instructions
system.switch_cpus07.num_store_insts          1971227                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     181346774.216816                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     52316616.783184                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.223897                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.776103                       # Percentage of idle cycles
system.switch_cpus07.Branches                 4594337                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass       240456      0.46%      0.46% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu        20913974     40.05%     40.51% # Class of executed instruction
system.switch_cpus07.op_class::IntMult         774814      1.48%     41.99% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     41.99% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd       9722186     18.62%     60.61% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp        193104      0.37%     60.98% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt       3103466      5.94%     66.92% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult      5398490     10.34%     77.26% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv        116736      0.22%     77.48% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt        37080      0.07%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     77.55% # Class of executed instruction
system.switch_cpus07.op_class::MemRead        9535956     18.26%     95.81% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite       1971260      3.77%     99.59% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess       216401      0.41%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total         52223923                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits           38743345                       # DTB read hits
system.switch_cpus08.dtb.read_misses              735                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses        5428872                       # DTB read accesses
system.switch_cpus08.dtb.write_hits          31123754                       # DTB write hits
system.switch_cpus08.dtb.write_misses             131                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses        947509                       # DTB write accesses
system.switch_cpus08.dtb.data_hits           69867099                       # DTB hits
system.switch_cpus08.dtb.data_misses              866                       # DTB misses
system.switch_cpus08.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus08.dtb.data_accesses        6376381                       # DTB accesses
system.switch_cpus08.itb.fetch_hits          63779211                       # ITB hits
system.switch_cpus08.itb.fetch_misses             207                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses      63779418                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles              233247887                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts         169459706                       # Number of instructions committed
system.switch_cpus08.committedOps           169459706                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses    154784481                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses     11311252                       # Number of float alu accesses
system.switch_cpus08.num_func_calls           2488204                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts     13597952                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts          154784481                       # number of integer instructions
system.switch_cpus08.num_fp_insts            11311252                       # number of float instructions
system.switch_cpus08.num_int_register_reads    225150650                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes    108828349                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads     12895211                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes     10809645                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs            69869488                       # number of memory refs
system.switch_cpus08.num_load_insts          38744960                       # Number of load instructions
system.switch_cpus08.num_store_insts         31124528                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     63788032.286695                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     169459854.713305                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.726523                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.273477                       # Percentage of idle cycles
system.switch_cpus08.Branches                19646233                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass      1243137      0.73%      0.73% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu        76007354     44.85%     45.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult         113286      0.07%     45.65% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     45.65% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd       4983436      2.94%     48.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp        173744      0.10%     48.70% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt       2317304      1.37%     50.06% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult      2436746      1.44%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv          2599      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt          824      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     51.50% # Class of executed instruction
system.switch_cpus08.op_class::MemRead       39363125     23.23%     74.73% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite      31124890     18.37%     93.10% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess     11694137      6.90%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total        169460582                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              72008                       # DTB read hits
system.switch_cpus09.dtb.read_misses              326                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1922                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             41408                       # DTB write hits
system.switch_cpus09.dtb.write_misses              39                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           954                       # DTB write accesses
system.switch_cpus09.dtb.data_hits             113416                       # DTB hits
system.switch_cpus09.dtb.data_misses              365                       # DTB misses
system.switch_cpus09.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2876                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             56193                       # ITB hits
system.switch_cpus09.itb.fetch_misses             125                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         56318                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles              233663493                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            350590                       # Number of instructions committed
system.switch_cpus09.committedOps              350590                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       335515                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls             11320                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        34069                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             335515                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads       447811                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       257296                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs              114724                       # number of memory refs
system.switch_cpus09.num_load_insts             72887                       # Number of load instructions
system.switch_cpus09.num_store_insts            41837                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     233311981.398921                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     351511.601079                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001504                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998496                       # Percentage of idle cycles
system.switch_cpus09.Branches                   50736                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         4038      1.15%      1.15% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          212025     60.41%     61.56% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            744      0.21%     61.77% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     61.77% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.01%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     61.78% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          75601     21.54%     83.32% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         41859     11.93%     95.25% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess        16674      4.75%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           350976                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits            6797797                       # DTB read hits
system.switch_cpus10.dtb.read_misses             7786                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses        6658877                       # DTB read accesses
system.switch_cpus10.dtb.write_hits           1004931                       # DTB write hits
system.switch_cpus10.dtb.write_misses             398                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses        931686                       # DTB write accesses
system.switch_cpus10.dtb.data_hits            7802728                       # DTB hits
system.switch_cpus10.dtb.data_misses             8184                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses        7590563                       # DTB accesses
system.switch_cpus10.itb.fetch_hits          36780649                       # ITB hits
system.switch_cpus10.itb.fetch_misses             102                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses      36780751                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles              233663596                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts          37441002                       # Number of instructions committed
system.switch_cpus10.committedOps            37441002                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses     26322071                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses     15709651                       # Number of float alu accesses
system.switch_cpus10.num_func_calls             76412                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts      2678394                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts           26322071                       # number of integer instructions
system.switch_cpus10.num_fp_insts            15709651                       # number of float instructions
system.switch_cpus10.num_int_register_reads     48575599                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes     18082984                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads     19146305                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes     14657185                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs             7813223                       # number of memory refs
system.switch_cpus10.num_load_insts           6807246                       # Number of load instructions
system.switch_cpus10.num_store_insts          1005977                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     196147965.683082                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     37515630.316918                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.160554                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.839446                       # Percentage of idle cycles
system.switch_cpus10.Branches                 3346663                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass        99376      0.27%      0.27% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu        15819983     42.24%     42.51% # Class of executed instruction
system.switch_cpus10.op_class::IntMult         375721      1.00%     43.51% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     43.51% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd       6821646     18.22%     61.73% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp        170848      0.46%     62.18% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt       2625128      7.01%     69.19% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult      3560408      9.51%     78.70% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv         46632      0.12%     78.83% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt        14826      0.04%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus10.op_class::MemRead        6810688     18.19%     97.05% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite       1006083      2.69%     99.74% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess        97847      0.26%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total         37449186                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits           15200083                       # DTB read hits
system.switch_cpus11.dtb.read_misses              628                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses        5013905                       # DTB read accesses
system.switch_cpus11.dtb.write_hits           9690227                       # DTB write hits
system.switch_cpus11.dtb.write_misses              99                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses        510817                       # DTB write accesses
system.switch_cpus11.dtb.data_hits           24890310                       # DTB hits
system.switch_cpus11.dtb.data_misses              727                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses        5524722                       # DTB accesses
system.switch_cpus11.itb.fetch_hits          38221588                       # ITB hits
system.switch_cpus11.itb.fetch_misses              78                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses      38221666                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles              233663573                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts          70625194                       # Number of instructions committed
system.switch_cpus11.committedOps            70625194                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses     60519361                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses     11486619                       # Number of float alu accesses
system.switch_cpus11.num_func_calls            771380                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts      5444318                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts           60519361                       # number of integer instructions
system.switch_cpus11.num_fp_insts            11486619                       # number of float instructions
system.switch_cpus11.num_int_register_reads     92922100                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes     42409360                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads     13158876                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes     10981230                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs            24892418                       # number of memory refs
system.switch_cpus11.num_load_insts          15201491                       # Number of load instructions
system.switch_cpus11.num_store_insts          9690927                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     162912239.028584                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     70751333.971416                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.302791                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.697209                       # Percentage of idle cycles
system.switch_cpus11.Branches                 7635467                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass       382940      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu        31392961     44.45%     44.99% # Class of executed instruction
system.switch_cpus11.op_class::IntMult         117050      0.17%     45.16% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     45.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd       5061610      7.17%     52.32% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp        183956      0.26%     52.58% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt       2353585      3.33%     55.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult      2491902      3.53%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv          2605      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt          824      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus11.op_class::MemRead       15390728     21.79%     81.24% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite       9691078     13.72%     94.96% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess      3556682      5.04%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total         70625921                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits           38625725                       # DTB read hits
system.switch_cpus12.dtb.read_misses              631                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses        5325072                       # DTB read accesses
system.switch_cpus12.dtb.write_hits          31091548                       # DTB write hits
system.switch_cpus12.dtb.write_misses             102                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses        931938                       # DTB write accesses
system.switch_cpus12.dtb.data_hits           69717273                       # DTB hits
system.switch_cpus12.dtb.data_misses              733                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses        6257010                       # DTB accesses
system.switch_cpus12.itb.fetch_hits          63312360                       # ITB hits
system.switch_cpus12.itb.fetch_misses              79                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses      63312439                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles              233663522                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts         168919254                       # Number of instructions committed
system.switch_cpus12.committedOps           168919254                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses    154242380                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses     11277243                       # Number of float alu accesses
system.switch_cpus12.num_func_calls           2483369                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts     13529718                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts          154242380                       # number of integer instructions
system.switch_cpus12.num_fp_insts            11277243                       # number of float instructions
system.switch_cpus12.num_int_register_reads    224411791                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes    108438250                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads     12948122                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes     10783549                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs            69719385                       # number of memory refs
system.switch_cpus12.num_load_insts          38627113                       # Number of load instructions
system.switch_cpus12.num_store_insts         31092272                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     64443384.124024                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     169220137.875976                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.724204                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.275796                       # Percentage of idle cycles
system.switch_cpus12.Branches                19557727                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass      1239238      0.73%      0.73% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu        75616093     44.76%     45.50% # Class of executed instruction
system.switch_cpus12.op_class::IntMult         111882      0.07%     45.56% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     45.56% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd       4972309      2.94%     48.51% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp        183952      0.11%     48.62% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt       2312407      1.37%     49.99% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult      2453500      1.45%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv          2593      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt          824      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     51.44% # Class of executed instruction
system.switch_cpus12.op_class::MemRead       39244596     23.23%     74.67% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite      31092459     18.41%     93.08% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess     11690134      6.92%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total        168919987                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits           38638019                       # DTB read hits
system.switch_cpus13.dtb.read_misses              682                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses        5274986                       # DTB read accesses
system.switch_cpus13.dtb.write_hits          31579058                       # DTB write hits
system.switch_cpus13.dtb.write_misses             516                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses       1229824                       # DTB write accesses
system.switch_cpus13.dtb.data_hits           70217077                       # DTB hits
system.switch_cpus13.dtb.data_misses             1198                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses        6504810                       # DTB accesses
system.switch_cpus13.itb.fetch_hits          63211506                       # ITB hits
system.switch_cpus13.itb.fetch_misses              97                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses      63211603                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles              233663517                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts         169330111                       # Number of instructions committed
system.switch_cpus13.committedOps           169330111                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses    154501109                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses     10700553                       # Number of float alu accesses
system.switch_cpus13.num_func_calls           2502979                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts     13492151                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts          154501109                       # number of integer instructions
system.switch_cpus13.num_fp_insts            10700553                       # number of float instructions
system.switch_cpus13.num_int_register_reads    224389817                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes    108463083                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads     12457598                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes     10241175                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs            70219959                       # number of memory refs
system.switch_cpus13.num_load_insts          38639646                       # Number of load instructions
system.switch_cpus13.num_store_insts         31580313                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     64031306.656958                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     169632210.343042                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.725968                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.274032                       # Percentage of idle cycles
system.switch_cpus13.Branches                19493112                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass      1732616      1.02%      1.02% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu        75464540     44.57%     45.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult         102548      0.06%     45.65% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     45.65% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd       4723577      2.79%     48.44% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp        194160      0.11%     48.55% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt       2195382      1.30%     49.85% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult      2372536      1.40%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv          2595      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt          824      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     51.25% # Class of executed instruction
system.switch_cpus13.op_class::MemRead       39260263     23.19%     74.44% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite      31580833     18.65%     93.09% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess     11701435      6.91%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total        169331309                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits            9603194                       # DTB read hits
system.switch_cpus14.dtb.read_misses            19125                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses        9480939                       # DTB read accesses
system.switch_cpus14.dtb.write_hits           1973884                       # DTB write hits
system.switch_cpus14.dtb.write_misses             995                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses       1907033                       # DTB write accesses
system.switch_cpus14.dtb.data_hits           11577078                       # DTB hits
system.switch_cpus14.dtb.data_misses            20120                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses       11387972                       # DTB accesses
system.switch_cpus14.itb.fetch_hits          51950435                       # ITB hits
system.switch_cpus14.itb.fetch_misses             111                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses      51950546                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles              233663585                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts          52551358                       # Number of instructions committed
system.switch_cpus14.committedOps            52551358                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses     36341237                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses     22633133                       # Number of float alu accesses
system.switch_cpus14.num_func_calls            150887                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts      3786988                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts           36341237                       # number of integer instructions
system.switch_cpus14.num_fp_insts            22633133                       # number of float instructions
system.switch_cpus14.num_int_register_reads     68749150                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes     24732096                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads     29155746                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes     20716565                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs            11600765                       # number of memory refs
system.switch_cpus14.num_load_insts           9625255                       # Number of load instructions
system.switch_cpus14.num_store_insts          1975510                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     180998762.985553                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     52664822.014447                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.225387                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.774613                       # Percentage of idle cycles
system.switch_cpus14.Branches                 4664032                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass       240601      0.46%      0.46% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu        21199961     40.33%     40.78% # Class of executed instruction
system.switch_cpus14.op_class::IntMult         785375      1.49%     42.28% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     42.28% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd       9713344     18.48%     60.75% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp        182896      0.35%     61.10% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt       3098982      5.89%     67.00% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult      5373490     10.22%     77.22% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv        116721      0.22%     77.44% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt        37080      0.07%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus14.op_class::MemRead        9630254     18.32%     95.83% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite       1975641      3.76%     99.59% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess       217133      0.41%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total         52571478                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits            9644613                       # DTB read hits
system.switch_cpus15.dtb.read_misses            19237                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses        9501056                       # DTB read accesses
system.switch_cpus15.dtb.write_hits           1987165                       # DTB write hits
system.switch_cpus15.dtb.write_misses             917                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses       1910483                       # DTB write accesses
system.switch_cpus15.dtb.data_hits           11631778                       # DTB hits
system.switch_cpus15.dtb.data_misses            20154                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses       11411539                       # DTB accesses
system.switch_cpus15.itb.fetch_hits          52092504                       # ITB hits
system.switch_cpus15.itb.fetch_misses             122                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses      52092626                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles              233663586                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts          52775455                       # Number of instructions committed
system.switch_cpus15.committedOps            52775455                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses     36498331                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses     22716490                       # Number of float alu accesses
system.switch_cpus15.num_func_calls            154211                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts      3803575                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts           36498331                       # number of integer instructions
system.switch_cpus15.num_fp_insts            22716490                       # number of float instructions
system.switch_cpus15.num_int_register_reads     69029019                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes     24840589                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads     29272398                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes     20797430                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs            11655594                       # number of memory refs
system.switch_cpus15.num_load_insts           9666849                       # Number of load instructions
system.switch_cpus15.num_store_insts          1988745                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     180774224.325543                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     52889361.674457                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.226348                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.773652                       # Percentage of idle cycles
system.switch_cpus15.Branches                 4685617                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass       241308      0.46%      0.46% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu        21283784     40.31%     40.77% # Class of executed instruction
system.switch_cpus15.op_class::IntMult         785931      1.49%     42.26% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     42.26% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd       9750872     18.47%     60.73% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp        186772      0.35%     61.08% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt       3116387      5.90%     66.98% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult      5396992     10.22%     77.21% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv        116760      0.22%     77.43% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt        37086      0.07%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::MemRead        9670767     18.32%     95.82% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite       1989034      3.77%     99.58% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess       219916      0.42%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total         52795609                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     13941218                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6152056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      6525007                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         124788                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        76039                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        48749                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               2378                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           6649258                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              8697                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             8697                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441371                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       137541                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          695034                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23423                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq       4390105                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        4413528                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           337197                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          337197                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        417232                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6229648                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        16490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      2532954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side        12942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side      2525110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side       451158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       891561                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side        63602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side      2667859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        67941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side      2766340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side        60859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       712129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         3717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side        60553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       689214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side        20480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side      2540439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         4962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side        10713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side        36363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       334406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side        13747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       816071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side        14691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side      2530325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side        21315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side      2658402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side        59868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       702726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side        66166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       737335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              24091306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       560064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side     41540656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       426112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side     41390776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side     17778368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     29767657                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side      2398912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side     46058480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side      2330176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side     53270856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side      1988544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side     20521040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        29760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        82056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side      1972288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side     20452888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       720512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side     41985064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       188160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side       321636                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side      1234624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      9331464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       454144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     14101048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       502016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     41545296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       739776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side     46909000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side      1943872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     20651688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side      2238144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     20654424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              484089501                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          736364                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         14688657                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.224328                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.855881                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3156269     21.49%     21.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9823291     66.88%     88.36% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 607018      4.13%     92.50% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 382547      2.60%     95.10% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 194522      1.32%     96.43% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  82925      0.56%     96.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  42469      0.29%     97.28% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  48323      0.33%     97.61% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  46242      0.31%     97.92% # Request fanout histogram
system.tol2bus.snoop_fanout::9                  46333      0.32%     98.24% # Request fanout histogram
system.tol2bus.snoop_fanout::10                 50792      0.35%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::11                 45724      0.31%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::12                 43988      0.30%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::13                 31321      0.21%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::14                 26048      0.18%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 58063      0.40%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  2782      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14688657                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.089547                       # Number of seconds simulated
sim_ticks                                 89546997500                       # Number of ticks simulated
final_tick                               2474070161000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                4204768                       # Simulator instruction rate (inst/s)
host_op_rate                                  4204768                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              142912647                       # Simulator tick rate (ticks/s)
host_mem_usage                                 843084                       # Number of bytes of host memory used
host_seconds                                   626.59                       # Real time elapsed on the host
sim_insts                                  2634646417                       # Number of instructions simulated
sim_ops                                    2634646417                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst       236416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data      3104704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst        22848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data      2424640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst      1047488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data     22837440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst       275520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data      4350208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst       156416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data      2650176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst       202624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data      3941312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst       529408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data      5505856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst       350784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data      4823104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst       179712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data      4248768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.inst        76224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data      3688704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst        29952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data      2683648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst       561472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data      6212544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst        35456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data      2480768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst       215168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data      4072640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           76947456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst       236416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst        22848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst      1047488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst       275520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       156416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst       202624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst       529408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst       350784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst       179712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus11.inst        76224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst        29952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst       561472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst        35456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst       215168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3919744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     31327552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31327552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst         3694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data        48511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst          357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data        37885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst        16367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data       356835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst         4305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data        67972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         2444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data        41409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst         3166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data        61583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst         8272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data        86029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst         5481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data        75361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data           27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst         2808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data        66387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.inst         1191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data        57636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst          468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data        41932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst         8773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data        97071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst          554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data        38762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst         3362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data        63635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1202304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        489493                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             489493                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst      2640133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data     34671224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst       255151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data     27076731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst     11697634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data    255033007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst      3076820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data     48580166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst      1746748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data     29595364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst      2262767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data     44013893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst         2859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data        16438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst      5912069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data     61485657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst      3917317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data     53861147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data        19297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst      2006901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data     47447353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.inst       851218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data     41192939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst       334484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data     29969157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst      6270138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data     69377469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst       395949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data     27703531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst      2402850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data     45480475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             859296885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst      2640133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst       255151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst     11697634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst      3076820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst      1746748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst      2262767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst         2859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst      5912069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst      3917317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst      2006901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus11.inst       851218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst       334484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst      6270138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst       395949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst      2402850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         43773037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       349844806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            349844806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       349844806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst      2640133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data     34671224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst       255151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data     27076731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst     11697634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data    255033007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst      3076820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data     48580166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst      1746748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data     29595364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst      2262767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data     44013893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst         2859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data        16438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst      5912069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data     61485657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst      3917317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data     53861147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data        19297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst      2006901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data     47447353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.inst       851218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data     41192939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst       334484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data     29969157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst      6270138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data     69377469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst       395949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data     27703531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst      2402850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data     45480475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1209141691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    144                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    46980                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    897     31.51%     31.51% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    84      2.95%     34.46% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    92      3.23%     37.69% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    82      2.88%     40.57% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  1692     59.43%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               2847                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     897     45.53%     45.53% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     84      4.26%     49.80% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     92      4.67%     54.47% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     82      4.16%     58.63% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    815     41.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                1970                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            88963400500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6300000      0.01%     99.72% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               4508000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              13518000      0.02%     99.74% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             228805000      0.26%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        89216531500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.481678                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.691956                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                  20      0.62%      0.62% # number of callpals executed
system.cpu00.kern.callpal::swpctx                 119      3.69%      4.31% # number of callpals executed
system.cpu00.kern.callpal::swpipl                2275     70.54%     74.85% # number of callpals executed
system.cpu00.kern.callpal::rdps                   185      5.74%     80.59% # number of callpals executed
system.cpu00.kern.callpal::rti                    314      9.74%     90.33% # number of callpals executed
system.cpu00.kern.callpal::callsys                 54      1.67%     92.00% # number of callpals executed
system.cpu00.kern.callpal::rdunique               258      8.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 3225                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             431                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                84                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                84                      
system.cpu00.kern.mode_good::user                  84                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.194896                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.326214                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel      61409646000     67.79%     67.79% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user        29173955500     32.21%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                    119                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements          589961                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         491.862923                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          13915093                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          589961                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           23.586462                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   491.862923                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.960670                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.960670                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          325                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        29981466                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       29981466                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data     10326778                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      10326778                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data      3764560                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      3764560                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data         1893                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         1893                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data         1541                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1541                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data     14091338                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       14091338                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data     14091338                       # number of overall hits
system.cpu00.dcache.overall_hits::total      14091338                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data       560055                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       560055                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data        36756                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        36756                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data          581                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          581                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data          826                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          826                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data       596811                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       596811                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data       596811                       # number of overall misses
system.cpu00.dcache.overall_misses::total       596811                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data     10886833                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     10886833                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data      3801316                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      3801316                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data         2474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         2474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data         2367                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         2367                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data     14688149                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     14688149                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data     14688149                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     14688149                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.051443                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.051443                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.009669                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.009669                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.234842                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.234842                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.348965                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.348965                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.040632                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.040632                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.040632                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.040632                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        48585                       # number of writebacks
system.cpu00.dcache.writebacks::total           48585                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements           58591                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          54318786                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs           58591                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          927.084126                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst     0.002904                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   511.997096                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.000006                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.999994                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          229                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses       117942189                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses      117942189                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst     58883208                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      58883208                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst     58883208                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       58883208                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst     58883208                       # number of overall hits
system.cpu00.icache.overall_hits::total      58883208                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst        58591                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        58591                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst        58591                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        58591                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst        58591                       # number of overall misses
system.cpu00.icache.overall_misses::total        58591                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst     58941799                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     58941799                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst     58941799                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     58941799                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst     58941799                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     58941799                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000994                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000994                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000994                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000994                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000994                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000994                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks        58591                       # number of writebacks
system.cpu00.icache.writebacks::total           58591                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    144                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                    46947                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    642     31.07%     31.07% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    92      4.45%     35.53% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    82      3.97%     39.50% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  1250     60.50%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               2066                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     642     46.66%     46.66% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     92      6.69%     53.34% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     82      5.96%     59.30% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    560     40.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                1376                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            89029459500     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               4508000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              13518000      0.02%     99.81% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             173325500      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        89220811000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.448000                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.666021                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    1                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                  20      0.80%      0.80% # number of callpals executed
system.cpu01.kern.callpal::swpctx                 119      4.76%      5.56% # number of callpals executed
system.cpu01.kern.callpal::swpipl                1662     66.53%     72.10% # number of callpals executed
system.cpu01.kern.callpal::rdps                   184      7.37%     79.46% # number of callpals executed
system.cpu01.kern.callpal::rti                    230      9.21%     88.67% # number of callpals executed
system.cpu01.kern.callpal::callsys                 56      2.24%     90.91% # number of callpals executed
system.cpu01.kern.callpal::rdunique               227      9.09%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 2498                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel             123                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                86                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle               226                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel               123                      
system.cpu01.kern.mode_good::user                  86                      
system.cpu01.kern.mode_good::idle                  37                      
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.163717                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.565517                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel        153480500      0.17%      0.17% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user        29306688500     32.35%     32.52% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle        61126329000     67.48%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                    119                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements          593639                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         488.086356                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs          13571706                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          593639                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           22.861884                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   488.086356                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.953294                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.953294                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          323                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        30022549                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       30022549                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data     10342860                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total      10342860                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data      3765985                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      3765985                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data         1040                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         1040                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data          800                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          800                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data     14108845                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total       14108845                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data     14108845                       # number of overall hits
system.cpu01.dcache.overall_hits::total      14108845                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data       562086                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       562086                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data        38042                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        38042                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data          510                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          510                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data          716                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          716                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data       600128                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       600128                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data       600128                       # number of overall misses
system.cpu01.dcache.overall_misses::total       600128                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data     10904946                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total     10904946                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data      3804027                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      3804027                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data         1550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         1550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data         1516                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         1516                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data     14708973                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total     14708973                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data     14708973                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total     14708973                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.051544                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.051544                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.010000                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.010000                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.329032                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.329032                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.472296                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.472296                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.040800                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.040800                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.040800                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.040800                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        50851                       # number of writebacks
system.cpu01.dcache.writebacks::total           50851                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements           55828                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs          53674687                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs           55828                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          961.429516                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst     3.026424                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   508.973576                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.005911                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.994089                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses       118173164                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses      118173164                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst     59002840                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total      59002840                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst     59002840                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total       59002840                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst     59002840                       # number of overall hits
system.cpu01.icache.overall_hits::total      59002840                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst        55828                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total        55828                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst        55828                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total        55828                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst        55828                       # number of overall misses
system.cpu01.icache.overall_misses::total        55828                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst     59058668                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total     59058668                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst     59058668                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total     59058668                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst     59058668                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total     59058668                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000945                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000945                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000945                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000945                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000945                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000945                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks        55828                       # number of writebacks
system.cpu01.icache.writebacks::total           55828                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     59                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    21016                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   3875     44.73%     44.73% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                     4      0.05%     44.77% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    92      1.06%     45.83% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    16      0.18%     46.02% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  4677     53.98%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               8664                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    3867     49.39%     49.39% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                      4      0.05%     49.44% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     92      1.17%     50.61% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     16      0.20%     50.82% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   3851     49.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                7830                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            89199306500     99.61%     99.61% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21                286000      0.00%     99.61% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               4508000      0.01%     99.62% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               1792000      0.00%     99.62% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             340977500      0.38%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        89546870000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.997935                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.823391                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.903740                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                      308     51.51%     51.51% # number of syscalls executed
system.cpu02.kern.syscall::4                      228     38.13%     89.63% # number of syscalls executed
system.cpu02.kern.syscall::6                        9      1.51%     91.14% # number of syscalls executed
system.cpu02.kern.syscall::17                      12      2.01%     93.14% # number of syscalls executed
system.cpu02.kern.syscall::45                       9      1.51%     94.65% # number of syscalls executed
system.cpu02.kern.syscall::71                      10      1.67%     96.32% # number of syscalls executed
system.cpu02.kern.syscall::73                      22      3.68%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  598                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 687      4.32%      4.32% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  97      0.61%      4.93% # number of callpals executed
system.cpu02.kern.callpal::swpipl                7393     46.53%     51.46% # number of callpals executed
system.cpu02.kern.callpal::rdps                   700      4.41%     55.87% # number of callpals executed
system.cpu02.kern.callpal::rti                   1159      7.29%     63.16% # number of callpals executed
system.cpu02.kern.callpal::callsys                641      4.03%     67.20% # number of callpals executed
system.cpu02.kern.callpal::rdunique              5212     32.80%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                15889                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            1256                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              1097                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              1097                      
system.cpu02.kern.mode_good::user                1097                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.873408                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.932427                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      33814445000     37.76%     37.76% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        55732425000     62.24%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     97                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements          452518                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         476.934879                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          30449302                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          452518                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           67.288598                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   476.934879                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.931513                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.931513                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          203                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        62341669                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       62341669                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data     23942921                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total      23942921                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data      6492936                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      6492936                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        23517                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        23517                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        25494                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        25494                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data     30435857                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       30435857                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data     30435857                       # number of overall hits
system.cpu02.dcache.overall_hits::total      30435857                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data       225445                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       225445                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data       228154                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       228154                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         3279                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         3279                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data         1019                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         1019                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data       453599                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       453599                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data       453599                       # number of overall misses
system.cpu02.dcache.overall_misses::total       453599                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data     24168366                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total     24168366                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data      6721090                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      6721090                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        26796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        26796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        26513                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        26513                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data     30889456                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     30889456                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data     30889456                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     30889456                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.009328                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.009328                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.033946                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.033946                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.122369                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.122369                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.038434                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.038434                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.014685                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.014685                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.014685                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.014685                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       266113                       # number of writebacks
system.cpu02.dcache.writebacks::total          266113                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           91049                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         115910903                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           91049                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1273.060693                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          285                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses       233770669                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses      233770669                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst    116748761                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total     116748761                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst    116748761                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total      116748761                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst    116748761                       # number of overall hits
system.cpu02.icache.overall_hits::total     116748761                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        91049                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        91049                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        91049                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        91049                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        91049                       # number of overall misses
system.cpu02.icache.overall_misses::total        91049                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst    116839810                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total    116839810                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst    116839810                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total    116839810                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst    116839810                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total    116839810                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000779                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000779                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000779                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000779                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000779                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000779                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        91049                       # number of writebacks
system.cpu02.icache.writebacks::total           91049                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                    145                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    46534                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    629     31.32%     31.32% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    92      4.58%     35.91% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    83      4.13%     40.04% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  1204     59.96%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               2008                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     629     46.59%     46.59% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     92      6.81%     53.41% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     83      6.15%     59.56% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    546     40.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                1350                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            89037335000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               4508000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              13630000      0.02%     99.82% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             163524000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        89218997000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.453488                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.672311                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   6      0.25%      0.25% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 121      5.00%      5.25% # number of callpals executed
system.cpu03.kern.callpal::swpipl                1605     66.32%     71.57% # number of callpals executed
system.cpu03.kern.callpal::rdps                   184      7.60%     79.17% # number of callpals executed
system.cpu03.kern.callpal::rti                    228      9.42%     88.60% # number of callpals executed
system.cpu03.kern.callpal::callsys                 52      2.15%     90.74% # number of callpals executed
system.cpu03.kern.callpal::rdunique               224      9.26%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 2420                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             349                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                83                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                83                      
system.cpu03.kern.mode_good::user                  83                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.237822                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.384259                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      61403627000     67.79%     67.79% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        29178966500     32.21%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    121                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements          588018                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         488.422348                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs          13974105                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          588018                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           23.764757                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   488.422348                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.953950                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.953950                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          317                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        29873894                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       29873894                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data     10296122                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total      10296122                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data      3746857                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      3746857                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         1023                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         1023                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          755                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          755                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data     14042979                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total       14042979                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data     14042979                       # number of overall hits
system.cpu03.dcache.overall_hits::total      14042979                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data       558692                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       558692                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data        35559                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        35559                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data          485                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          485                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data          711                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          711                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data       594251                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       594251                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data       594251                       # number of overall misses
system.cpu03.dcache.overall_misses::total       594251                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data     10854814                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total     10854814                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data      3782416                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      3782416                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data         1508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         1508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data     14637230                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total     14637230                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data     14637230                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total     14637230                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.051470                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.051470                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.009401                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.009401                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.321618                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.321618                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.484993                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.484993                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.040599                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.040599                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.040599                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.040599                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        47941                       # number of writebacks
system.cpu03.dcache.writebacks::total           47941                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements           55336                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs          57335970                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs           55336                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1036.142294                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          273                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses       117622572                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses      117622572                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst     58728282                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total      58728282                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst     58728282                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total       58728282                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst     58728282                       # number of overall hits
system.cpu03.icache.overall_hits::total      58728282                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst        55336                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total        55336                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst        55336                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total        55336                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst        55336                       # number of overall misses
system.cpu03.icache.overall_misses::total        55336                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst     58783618                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total     58783618                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst     58783618                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total     58783618                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst     58783618                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total     58783618                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000941                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000941                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000941                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000941                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000941                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000941                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks        55336                       # number of writebacks
system.cpu03.icache.writebacks::total           55336                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                    140                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    47456                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    913     31.03%     31.03% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    92      3.13%     34.16% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    82      2.79%     36.95% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  1855     63.05%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               2942                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     913     47.58%     47.58% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     92      4.79%     52.37% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     82      4.27%     56.64% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    832     43.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                1919                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            88923716000     99.66%     99.66% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               4508000      0.01%     99.66% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              13499000      0.02%     99.68% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             287022000      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        89228745000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.448518                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.652277                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        2    100.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    2                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                 153      4.16%      4.16% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 149      4.05%      8.22% # number of callpals executed
system.cpu04.kern.callpal::swpipl                2489     67.71%     75.92% # number of callpals executed
system.cpu04.kern.callpal::rdps                   184      5.01%     80.93% # number of callpals executed
system.cpu04.kern.callpal::rti                    279      7.59%     88.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                104      2.83%     91.35% # number of callpals executed
system.cpu04.kern.callpal::rdunique               318      8.65%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 3676                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             428                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               136                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel               136                      
system.cpu04.kern.mode_good::user                 136                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.317757                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.482270                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      61490004000     67.87%     67.87% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user        29104396000     32.13%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    149                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements          586783                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         487.803720                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs          14183116                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          586783                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           24.170973                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   487.803720                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.952742                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.952742                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          195                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        29994756                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       29994756                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data     10324127                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total      10324127                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data      3774156                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      3774156                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         1731                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1731                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         1317                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1317                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data     14098283                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total       14098283                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data     14098283                       # number of overall hits
system.cpu04.dcache.overall_hits::total      14098283                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data       558125                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       558125                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data        38829                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        38829                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          883                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          883                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data         1208                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         1208                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data       596954                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       596954                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data       596954                       # number of overall misses
system.cpu04.dcache.overall_misses::total       596954                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data     10882252                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total     10882252                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data      3812985                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      3812985                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         2614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         2614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         2525                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         2525                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data     14695237                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total     14695237                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data     14695237                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total     14695237                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.051288                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.051288                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.010183                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.010183                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.337796                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.337796                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.478416                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.478416                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.040622                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.040622                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.040622                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.040622                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        50668                       # number of writebacks
system.cpu04.dcache.writebacks::total           50668                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements           56784                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs          56649270                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs           56784                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          997.627325                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst          512                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          210                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses       117919738                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses      117919738                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst     58874693                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total      58874693                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst     58874693                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total       58874693                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst     58874693                       # number of overall hits
system.cpu04.icache.overall_hits::total      58874693                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst        56784                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        56784                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst        56784                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        56784                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst        56784                       # number of overall misses
system.cpu04.icache.overall_misses::total        56784                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst     58931477                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total     58931477                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst     58931477                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total     58931477                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst     58931477                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total     58931477                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000964                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000964                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000964                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000964                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000964                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000964                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks        56784                       # number of writebacks
system.cpu04.icache.writebacks::total           56784                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    145                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                    45874                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    636     31.15%     31.15% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    92      4.51%     35.65% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    83      4.06%     39.72% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  1231     60.28%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               2042                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     636     46.63%     46.63% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     92      6.74%     53.37% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     83      6.09%     59.46% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    553     40.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                1364                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            89035776500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               4508000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              14129500      0.02%     99.82% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             163650500      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        89218064500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.449228                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.667973                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   6      0.24%      0.24% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 121      4.85%      5.09% # number of callpals executed
system.cpu05.kern.callpal::tbi                      1      0.04%      5.13% # number of callpals executed
system.cpu05.kern.callpal::swpipl                1633     65.45%     70.58% # number of callpals executed
system.cpu05.kern.callpal::rdps                   184      7.37%     77.96% # number of callpals executed
system.cpu05.kern.callpal::rti                    234      9.38%     87.33% # number of callpals executed
system.cpu05.kern.callpal::callsys                 57      2.28%     89.62% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.04%     89.66% # number of callpals executed
system.cpu05.kern.callpal::rdunique               258     10.34%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                 2495                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             355                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                89                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                89                      
system.cpu05.kern.mode_good::user                  89                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.250704                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.400901                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      61282235500     67.65%     67.65% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user        29304726000     32.35%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    121                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements          588370                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         490.637931                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs          14821295                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          588370                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           25.190433                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   490.637931                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.958277                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.958277                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          318                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        30032248                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       30032248                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data     10345938                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total      10345938                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data      3772373                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      3772373                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         1156                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         1156                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          819                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          819                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data     14118311                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total       14118311                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data     14118311                       # number of overall hits
system.cpu05.dcache.overall_hits::total      14118311                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data       560318                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       560318                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data        36714                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        36714                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data          513                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          513                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data          725                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          725                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data       597032                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       597032                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data       597032                       # number of overall misses
system.cpu05.dcache.overall_misses::total       597032                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data     10906256                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total     10906256                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data      3809087                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      3809087                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data         1669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         1669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data         1544                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         1544                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data     14715343                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total     14715343                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data     14715343                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total     14715343                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.051376                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.051376                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.009639                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.009639                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.307370                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.307370                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.469560                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.469560                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.040572                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.040572                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.040572                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.040572                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        47976                       # number of writebacks
system.cpu05.dcache.writebacks::total           47976                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements           56431                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs          58191037                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs           56431                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1031.189187                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     0.002875                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   511.997125                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.000006                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.999994                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          225                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses       118206041                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses      118206041                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst     59018374                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total      59018374                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst     59018374                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total       59018374                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst     59018374                       # number of overall hits
system.cpu05.icache.overall_hits::total      59018374                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst        56431                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total        56431                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst        56431                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total        56431                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst        56431                       # number of overall misses
system.cpu05.icache.overall_misses::total        56431                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst     59074805                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total     59074805                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst     59074805                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total     59074805                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst     59074805                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total     59074805                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000955                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000955                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000955                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000955                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000955                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000955                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks        56431                       # number of writebacks
system.cpu05.icache.writebacks::total           56431                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    137                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1714                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    413     26.99%     26.99% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    92      6.01%     33.01% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    45      2.94%     35.95% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   980     64.05%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               1530                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     413     44.99%     44.99% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     92     10.02%     55.01% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     45      4.90%     59.91% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    368     40.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 918                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            89099998000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               4508000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               7402500      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              48557000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        89160465500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.375510                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.600000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                1256     79.64%     79.64% # number of callpals executed
system.cpu06.kern.callpal::rdps                   184     11.67%     91.31% # number of callpals executed
system.cpu06.kern.callpal::rti                    137      8.69%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 1577                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             137                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements             211                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         407.381322                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs               426                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             211                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            2.018957                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   407.381322                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.795667                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.795667                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          102857                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         102857                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        31644                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         31644                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        17525                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        17525                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data          495                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          495                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data          281                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          281                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data        49169                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          49169                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data        49169                       # number of overall hits
system.cpu06.dcache.overall_hits::total         49169                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data          646                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          646                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data          208                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          208                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data           60                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          205                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          205                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data          854                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          854                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data          854                       # number of overall misses
system.cpu06.dcache.overall_misses::total          854                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        32290                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        32290                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        17733                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        17733                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data          486                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          486                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data        50023                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        50023                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data        50023                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        50023                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.020006                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.020006                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.011730                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.011730                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.108108                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.108108                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.421811                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.421811                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.017072                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.017072                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.017072                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.017072                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu06.dcache.writebacks::total              14                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             186                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              2294                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             186                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           12.333333                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          290118                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         290118                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       144780                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        144780                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       144780                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         144780                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       144780                       # number of overall hits
system.cpu06.icache.overall_hits::total        144780                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst          186                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          186                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst          186                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          186                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst          186                       # number of overall misses
system.cpu06.icache.overall_misses::total          186                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       144966                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       144966                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       144966                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       144966                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       144966                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       144966                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.001283                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.001283                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.001283                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.001283                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.001283                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.001283                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          186                       # number of writebacks
system.cpu06.icache.writebacks::total             186                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    145                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                    46226                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    627     30.98%     30.98% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    92      4.55%     35.52% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    83      4.10%     39.62% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  1222     60.38%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               2024                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     627     46.58%     46.58% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     92      6.84%     53.42% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     83      6.17%     59.58% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    544     40.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                1346                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            89045358500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               4508000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              13630000      0.02%     99.82% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             161178500      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        89224675000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.445172                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.665020                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                   6      0.24%      0.24% # number of callpals executed
system.cpu07.kern.callpal::swpctx                 121      4.90%      5.15% # number of callpals executed
system.cpu07.kern.callpal::swpipl                1623     65.79%     70.94% # number of callpals executed
system.cpu07.kern.callpal::rdps                   184      7.46%     78.39% # number of callpals executed
system.cpu07.kern.callpal::rti                    226      9.16%     87.56% # number of callpals executed
system.cpu07.kern.callpal::callsys                 50      2.03%     89.58% # number of callpals executed
system.cpu07.kern.callpal::rdunique               257     10.42%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 2467                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             347                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                81                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                81                      
system.cpu07.kern.mode_good::user                  81                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.233429                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.378505                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      61124436000     67.47%     67.47% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user        29469294000     32.53%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                    121                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements          597818                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         487.922245                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs          14106010                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          597818                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           23.595827                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   487.922245                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.952973                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.952973                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          322                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses        30193508                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses       30193508                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data     10401410                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total      10401410                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data      3786223                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total      3786223                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         1153                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         1153                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data          815                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          815                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data     14187633                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total       14187633                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data     14187633                       # number of overall hits
system.cpu07.dcache.overall_hits::total      14187633                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data       568058                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       568058                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data        36390                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        36390                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data          470                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          470                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data          714                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          714                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data       604448                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       604448                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data       604448                       # number of overall misses
system.cpu07.dcache.overall_misses::total       604448                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data     10969468                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total     10969468                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data      3822613                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total      3822613                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data         1623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         1623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data         1529                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         1529                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data     14792081                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total     14792081                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data     14792081                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total     14792081                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.051785                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.051785                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.009520                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.009520                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.289587                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.289587                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.466972                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.466972                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.040863                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.040863                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.040863                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.040863                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        49921                       # number of writebacks
system.cpu07.dcache.writebacks::total           49921                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements           56633                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs          59941113                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs           56633                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1058.413169                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     0.005509                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   511.994491                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.000011                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.999989                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses       118843627                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses      118843627                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst     59336864                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total      59336864                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst     59336864                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total       59336864                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst     59336864                       # number of overall hits
system.cpu07.icache.overall_hits::total      59336864                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst        56633                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total        56633                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst        56633                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total        56633                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst        56633                       # number of overall misses
system.cpu07.icache.overall_misses::total        56633                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst     59393497                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total     59393497                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst     59393497                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total     59393497                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst     59393497                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total     59393497                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000954                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000954                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000954                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000954                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000954                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000954                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks        56633                       # number of writebacks
system.cpu07.icache.writebacks::total           56633                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    143                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                    47457                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    657     30.93%     30.93% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    92      4.33%     35.26% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    82      3.86%     39.12% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  1293     60.88%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               2124                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     657     46.73%     46.73% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     92      6.54%     53.27% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     82      5.83%     59.10% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    575     40.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                1406                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            89024535000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               4508000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              13992000      0.02%     99.80% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             180398500      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        89223433500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.444702                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.661959                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                  31      1.21%      1.21% # number of callpals executed
system.cpu08.kern.callpal::swpctx                 119      4.64%      5.85% # number of callpals executed
system.cpu08.kern.callpal::swpipl                1719     67.02%     72.87% # number of callpals executed
system.cpu08.kern.callpal::rdps                   184      7.17%     80.04% # number of callpals executed
system.cpu08.kern.callpal::rti                    231      9.01%     89.04% # number of callpals executed
system.cpu08.kern.callpal::callsys                 56      2.18%     91.23% # number of callpals executed
system.cpu08.kern.callpal::rdunique               225      8.77%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 2565                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             350                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                87                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                87                      
system.cpu08.kern.mode_good::user                  87                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.248571                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.398169                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel      61536445000     67.93%     67.93% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user        29054597000     32.07%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                    119                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements          588141                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         487.164535                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs          13383574                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          588141                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           22.755724                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   487.164535                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.951493                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.951493                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses        29772481                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses       29772481                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data     10261940                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total      10261940                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data      3727356                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      3727356                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         1192                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         1192                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          827                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          827                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data     13989296                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total       13989296                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data     13989296                       # number of overall hits
system.cpu08.dcache.overall_hits::total      13989296                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data       559361                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       559361                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data        36806                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        36806                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          535                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          535                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data          743                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          743                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data       596167                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       596167                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data       596167                       # number of overall misses
system.cpu08.dcache.overall_misses::total       596167                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data     10821301                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total     10821301                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data      3764162                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      3764162                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         1727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         1727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data     14585463                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total     14585463                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data     14585463                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total     14585463                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.051691                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.051691                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.009778                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.009778                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.309786                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.309786                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.473248                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.473248                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.040874                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.040874                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.040874                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.040874                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        48236                       # number of writebacks
system.cpu08.dcache.writebacks::total           48236                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements           55509                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs          58443902                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs           55509                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1052.872543                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          274                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses       117208987                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses      117208987                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst     58521230                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total      58521230                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst     58521230                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total       58521230                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst     58521230                       # number of overall hits
system.cpu08.icache.overall_hits::total      58521230                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst        55509                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total        55509                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst        55509                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total        55509                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst        55509                       # number of overall misses
system.cpu08.icache.overall_misses::total        55509                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst     58576739                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total     58576739                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst     58576739                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total     58576739                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst     58576739                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total     58576739                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000948                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000948                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000948                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000948                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000948                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000948                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks        55509                       # number of writebacks
system.cpu08.icache.writebacks::total           55509                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    137                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     1714                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    413     26.99%     26.99% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    92      6.01%     33.01% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    45      2.94%     35.95% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   980     64.05%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               1530                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     413     44.99%     44.99% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     92     10.02%     55.01% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     45      4.90%     59.91% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    368     40.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 918                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            89099998000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               4508000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               7402500      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              48557000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        89160465500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.375510                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.600000                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                1256     79.64%     79.64% # number of callpals executed
system.cpu09.kern.callpal::rdps                   184     11.67%     91.31% # number of callpals executed
system.cpu09.kern.callpal::rti                    137      8.69%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 1577                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             137                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements             220                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         393.953611                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              1836                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             220                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs            8.345455                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   393.953611                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.769441                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.769441                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          104056                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         104056                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        32003                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         32003                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        17523                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        17523                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          536                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          536                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          280                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          280                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        49526                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          49526                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        49526                       # number of overall hits
system.cpu09.dcache.overall_hits::total         49526                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data          779                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          779                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          210                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          210                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           60                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          206                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          206                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data          989                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          989                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data          989                       # number of overall misses
system.cpu09.dcache.overall_misses::total          989                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        32782                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        32782                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        17733                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        17733                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          486                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          486                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        50515                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        50515                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        50515                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        50515                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.023763                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.023763                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.011842                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.011842                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.100671                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.100671                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.423868                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.423868                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.019578                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.019578                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.019578                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.019578                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks           17                       # number of writebacks
system.cpu09.dcache.writebacks::total              17                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             186                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              2294                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             186                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           12.333333                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst           35                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst          477                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.068359                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.931641                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          292578                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         292578                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       146010                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        146010                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       146010                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         146010                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       146010                       # number of overall hits
system.cpu09.icache.overall_hits::total        146010                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst          186                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          186                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst          186                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          186                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst          186                       # number of overall misses
system.cpu09.icache.overall_misses::total          186                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       146196                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       146196                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       146196                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       146196                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       146196                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       146196                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.001272                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.001272                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.001272                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.001272                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.001272                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.001272                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          186                       # number of writebacks
system.cpu09.icache.writebacks::total             186                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    147                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                    48138                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    874     31.44%     31.44% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    92      3.31%     34.75% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    86      3.09%     37.84% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  1728     62.16%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               2780                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     874     47.50%     47.50% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     92      5.00%     52.50% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     86      4.67%     57.17% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    788     42.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                1840                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            88932031000     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               4508000      0.01%     99.68% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              13966000      0.02%     99.69% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             273206500      0.31%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        89223711500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.456019                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.661871                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        2    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    2                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                 117      3.41%      3.41% # number of callpals executed
system.cpu10.kern.callpal::swpctx                 154      4.49%      7.89% # number of callpals executed
system.cpu10.kern.callpal::swpipl                2323     67.67%     75.56% # number of callpals executed
system.cpu10.kern.callpal::rdps                   184      5.36%     80.92% # number of callpals executed
system.cpu10.kern.callpal::rti                    279      8.13%     89.05% # number of callpals executed
system.cpu10.kern.callpal::callsys                 99      2.88%     91.93% # number of callpals executed
system.cpu10.kern.callpal::rdunique               277      8.07%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 3433                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             433                       # number of protection mode switches
system.cpu10.kern.mode_switch::user               131                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel               131                      
system.cpu10.kern.mode_good::user                 131                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.302540                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.464539                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel      60975473500     67.31%     67.31% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user        29616454500     32.69%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                    154                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements          602122                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         487.706363                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs          13850662                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          602122                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           23.003082                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   487.706363                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.952551                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.952551                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          285                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        30517674                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       30517674                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data     10514356                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total      10514356                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data      3825112                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      3825112                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data         1670                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         1670                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data         1181                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         1181                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data     14339468                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total       14339468                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data     14339468                       # number of overall hits
system.cpu10.dcache.overall_hits::total      14339468                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data       572127                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       572127                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data        38225                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        38225                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data          788                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          788                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data         1145                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         1145                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data       610352                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       610352                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data       610352                       # number of overall misses
system.cpu10.dcache.overall_misses::total       610352                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data     11086483                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total     11086483                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data      3863337                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      3863337                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data         2458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         2458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data         2326                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         2326                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data     14949820                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total     14949820                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data     14949820                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total     14949820                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.051606                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.051606                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.009894                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.009894                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.320586                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.320586                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.492261                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.492261                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.040827                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.040827                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.040827                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.040827                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        51287                       # number of writebacks
system.cpu10.dcache.writebacks::total           51287                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements           58732                       # number of replacements
system.cpu10.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs          55048036                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs           58732                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          937.275012                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     0.002846                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   511.997154                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.000006                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.999994                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses       119961476                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses      119961476                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst     59892640                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total      59892640                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst     59892640                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total       59892640                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst     59892640                       # number of overall hits
system.cpu10.icache.overall_hits::total      59892640                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst        58732                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total        58732                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst        58732                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total        58732                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst        58732                       # number of overall misses
system.cpu10.icache.overall_misses::total        58732                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst     59951372                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total     59951372                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst     59951372                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total     59951372                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst     59951372                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total     59951372                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000980                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000980                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000980                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000980                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000980                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000980                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks        58732                       # number of writebacks
system.cpu10.icache.writebacks::total           58732                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    145                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                    47299                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    657     30.67%     30.67% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    92      4.30%     34.97% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    83      3.87%     38.84% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  1310     61.16%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               2142                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     657     46.73%     46.73% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     92      6.54%     53.27% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     83      5.90%     59.17% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    574     40.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                1406                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            89018924000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               4508000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              13630000      0.02%     99.80% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             182430500      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        89219492500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.438168                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.656396                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                  29      1.12%      1.12% # number of callpals executed
system.cpu11.kern.callpal::swpctx                 121      4.67%      5.79% # number of callpals executed
system.cpu11.kern.callpal::swpipl                1739     67.09%     72.88% # number of callpals executed
system.cpu11.kern.callpal::rdps                   184      7.10%     79.98% # number of callpals executed
system.cpu11.kern.callpal::rti                    228      8.80%     88.77% # number of callpals executed
system.cpu11.kern.callpal::callsys                 52      2.01%     90.78% # number of callpals executed
system.cpu11.kern.callpal::rdunique               239      9.22%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 2592                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             349                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                83                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                83                      
system.cpu11.kern.mode_good::user                  83                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.237822                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.384259                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel      61916998500     68.35%     68.35% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user        28667275000     31.65%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                    121                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements          583063                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         489.115593                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs          12721972                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          583063                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           21.819207                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   489.115593                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.955304                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.955304                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          315                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        29398895                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       29398895                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data     10133114                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total      10133114                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data      3676835                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      3676835                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         1219                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         1219                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data          843                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          843                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data     13809949                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total       13809949                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data     13809949                       # number of overall hits
system.cpu11.dcache.overall_hits::total      13809949                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data       554277                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       554277                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data        37336                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        37336                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data          526                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          526                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data          756                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          756                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data       591613                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       591613                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data       591613                       # number of overall misses
system.cpu11.dcache.overall_misses::total       591613                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data     10687391                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total     10687391                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data      3714171                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      3714171                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data         1745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         1745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data         1599                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         1599                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data     14401562                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total     14401562                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data     14401562                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total     14401562                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.051863                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.051863                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.010052                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.010052                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.301433                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.301433                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.472795                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.472795                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.041080                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.041080                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.041080                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.041080                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        46363                       # number of writebacks
system.cpu11.dcache.writebacks::total           46363                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements           55336                       # number of replacements
system.cpu11.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          49831310                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs           55336                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          900.522445                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     3.198648                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   508.801352                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.006247                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.993753                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses       115741320                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses      115741320                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst     57787656                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total      57787656                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst     57787656                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total       57787656                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst     57787656                       # number of overall hits
system.cpu11.icache.overall_hits::total      57787656                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst        55336                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total        55336                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst        55336                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total        55336                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst        55336                       # number of overall misses
system.cpu11.icache.overall_misses::total        55336                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst     57842992                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total     57842992                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst     57842992                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total     57842992                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst     57842992                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total     57842992                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000957                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000957                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000957                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000957                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000957                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000957                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks        55336                       # number of writebacks
system.cpu11.icache.writebacks::total           55336                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    145                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                    46967                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    626     31.24%     31.24% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    92      4.59%     35.83% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    83      4.14%     39.97% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  1203     60.03%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               2004                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     626     46.58%     46.58% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     92      6.85%     53.42% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     83      6.18%     59.60% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    543     40.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                1344                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            89038963500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               4508000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              13630000      0.02%     99.82% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             164489500      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        89221591000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.451372                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.670659                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    1                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                   6      0.25%      0.25% # number of callpals executed
system.cpu12.kern.callpal::swpctx                 121      5.00%      5.25% # number of callpals executed
system.cpu12.kern.callpal::swpipl                1603     66.29%     71.55% # number of callpals executed
system.cpu12.kern.callpal::rdps                   184      7.61%     79.16% # number of callpals executed
system.cpu12.kern.callpal::rti                    226      9.35%     88.50% # number of callpals executed
system.cpu12.kern.callpal::callsys                 51      2.11%     90.61% # number of callpals executed
system.cpu12.kern.callpal::rdunique               227      9.39%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 2418                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             347                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                81                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                81                      
system.cpu12.kern.mode_good::user                  81                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.233429                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.378505                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel      61650578500     68.06%     68.06% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user        28933691000     31.94%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                    121                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements          582120                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         490.187009                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs          13454987                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          582120                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           23.113769                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   490.187009                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.957397                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.957397                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          318                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        29618878                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       29618878                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data     10209972                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total      10209972                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data      3715161                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      3715161                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data         1132                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         1132                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data          699                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          699                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data     13925133                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total       13925133                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data     13925133                       # number of overall hits
system.cpu12.dcache.overall_hits::total      13925133                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data       552758                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       552758                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data        35182                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        35182                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data          490                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          490                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data          760                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          760                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data       587940                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       587940                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data       587940                       # number of overall misses
system.cpu12.dcache.overall_misses::total       587940                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data     10762730                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total     10762730                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data      3750343                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      3750343                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data         1459                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         1459                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data     14513073                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total     14513073                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data     14513073                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total     14513073                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.051359                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.051359                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.009381                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.009381                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.302096                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.302096                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.520905                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.520905                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.040511                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.040511                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.040511                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.040511                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        48008                       # number of writebacks
system.cpu12.dcache.writebacks::total           48008                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements           54417                       # number of replacements
system.cpu12.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          52390036                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs           54417                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          962.751273                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     0.002940                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   511.997060                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.000006                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.999994                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses       116646039                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses      116646039                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst     58241394                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total      58241394                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst     58241394                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total       58241394                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst     58241394                       # number of overall hits
system.cpu12.icache.overall_hits::total      58241394                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst        54417                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total        54417                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst        54417                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total        54417                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst        54417                       # number of overall misses
system.cpu12.icache.overall_misses::total        54417                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst     58295811                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total     58295811                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst     58295811                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total     58295811                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst     58295811                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total     58295811                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000933                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000933                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks        54417                       # number of writebacks
system.cpu12.icache.writebacks::total           54417                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    143                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                    47986                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    649     31.20%     31.20% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    92      4.42%     35.62% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    82      3.94%     39.57% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  1257     60.43%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               2080                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     649     46.69%     46.69% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     92      6.62%     53.31% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     82      5.90%     59.21% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    567     40.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                1390                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            89034453000     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               4508000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              13518000      0.02%     99.81% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             173133000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        89225612000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.451074                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.668269                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    1                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                  19      0.76%      0.76% # number of callpals executed
system.cpu13.kern.callpal::swpctx                 119      4.73%      5.48% # number of callpals executed
system.cpu13.kern.callpal::swpipl                1670     66.38%     71.86% # number of callpals executed
system.cpu13.kern.callpal::rdps                   184      7.31%     79.17% # number of callpals executed
system.cpu13.kern.callpal::rti                    236      9.38%     88.55% # number of callpals executed
system.cpu13.kern.callpal::callsys                 60      2.38%     90.94% # number of callpals executed
system.cpu13.kern.callpal::rdunique               228      9.06%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                 2516                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel             355                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                92                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                92                      
system.cpu13.kern.mode_good::user                  92                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.259155                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.411633                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel      60978992000     67.31%     67.31% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user        29613394000     32.69%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                    119                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements          606353                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         473.894208                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs          14188959                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          606353                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           23.400493                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   473.894208                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.925575                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.925575                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          291                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        30351280                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       30351280                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data     10456703                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total      10456703                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data      3794619                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      3794619                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         1189                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         1189                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data          775                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          775                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data     14251322                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total       14251322                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data     14251322                       # number of overall hits
system.cpu13.dcache.overall_hits::total      14251322                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data       574626                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       574626                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data        39986                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        39986                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data          521                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          521                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data          760                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          760                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data       614612                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       614612                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data       614612                       # number of overall misses
system.cpu13.dcache.overall_misses::total       614612                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data     11031329                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total     11031329                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data      3834605                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      3834605                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data         1710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         1710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data         1535                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         1535                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data     14865934                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total     14865934                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data     14865934                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total     14865934                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.052090                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.052090                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.010428                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.010428                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.304678                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.304678                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.495114                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.495114                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.041344                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.041344                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.041344                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.041344                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        56405                       # number of writebacks
system.cpu13.dcache.writebacks::total           56405                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements           56671                       # number of replacements
system.cpu13.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          53542623                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs           56671                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          944.797568                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     0.233938                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   511.766062                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.000457                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.999543                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          266                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses       119420903                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses      119420903                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst     59625445                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total      59625445                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst     59625445                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total       59625445                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst     59625445                       # number of overall hits
system.cpu13.icache.overall_hits::total      59625445                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst        56671                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total        56671                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst        56671                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total        56671                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst        56671                       # number of overall misses
system.cpu13.icache.overall_misses::total        56671                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst     59682116                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total     59682116                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst     59682116                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total     59682116                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst     59682116                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total     59682116                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000950                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000950                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000950                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000950                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks        56671                       # number of writebacks
system.cpu13.icache.writebacks::total           56671                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    145                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                    45396                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    630     31.03%     31.03% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    92      4.53%     35.57% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    83      4.09%     39.66% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  1225     60.34%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               2030                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     630     46.60%     46.60% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     92      6.80%     53.40% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     83      6.14%     59.54% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    547     40.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                1352                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            89042319000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               4508000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              13630000      0.02%     99.82% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             161899500      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        89222356500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.446531                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.666010                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                   6      0.24%      0.24% # number of callpals executed
system.cpu14.kern.callpal::swpctx                 121      4.88%      5.13% # number of callpals executed
system.cpu14.kern.callpal::swpipl                1625     65.58%     70.70% # number of callpals executed
system.cpu14.kern.callpal::rdps                   184      7.43%     78.13% # number of callpals executed
system.cpu14.kern.callpal::rti                    230      9.28%     87.41% # number of callpals executed
system.cpu14.kern.callpal::callsys                 55      2.22%     89.63% # number of callpals executed
system.cpu14.kern.callpal::rdunique               257     10.37%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 2478                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             351                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                85                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                85                      
system.cpu14.kern.mode_good::user                  85                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.242165                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.389908                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel      61405071000     67.78%     67.78% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user        29189786500     32.22%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                    121                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements          587007                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         489.749914                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs          14696296                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          587007                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           25.035981                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   489.749914                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.956543                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.956543                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          326                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        29910798                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       29910798                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data     10300128                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total      10300128                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data      3760601                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      3760601                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data         1197                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         1197                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data          747                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          747                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data     14060729                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total       14060729                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data     14060729                       # number of overall hits
system.cpu14.dcache.overall_hits::total      14060729                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data       556529                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       556529                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data        38271                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        38271                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data          524                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          524                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          784                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          784                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data       594800                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       594800                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data       594800                       # number of overall misses
system.cpu14.dcache.overall_misses::total       594800                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data     10856657                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total     10856657                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data      3798872                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      3798872                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data         1721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         1721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data         1531                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         1531                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data     14655529                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total     14655529                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data     14655529                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total     14655529                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.051262                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.051262                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.010074                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.010074                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.304474                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.304474                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.512084                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.512084                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.040585                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.040585                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.040585                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.040585                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        50110                       # number of writebacks
system.cpu14.dcache.writebacks::total           50110                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements           55616                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          58414646                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs           55616                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1050.320879                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     2.002854                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   509.997146                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.003912                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.996088                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses       117731820                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses      117731820                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst     58782486                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total      58782486                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst     58782486                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total       58782486                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst     58782486                       # number of overall hits
system.cpu14.icache.overall_hits::total      58782486                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst        55616                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total        55616                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst        55616                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total        55616                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst        55616                       # number of overall misses
system.cpu14.icache.overall_misses::total        55616                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst     58838102                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total     58838102                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst     58838102                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total     58838102                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst     58838102                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total     58838102                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000945                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000945                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000945                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000945                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000945                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000945                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks        55616                       # number of writebacks
system.cpu14.icache.writebacks::total           55616                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    154                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                    47353                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    920     31.75%     31.75% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    92      3.17%     34.92% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   137      4.73%     39.65% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                  1749     60.35%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total               2898                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     920     45.50%     45.50% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     92      4.55%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    137      6.78%     56.82% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    873     43.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                2022                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            88941571500     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               4508000      0.01%     99.69% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              16010500      0.02%     99.70% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             264995000      0.30%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        89227085000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.499142                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.697723                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::1                        2    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    2                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                  86      2.43%      2.43% # number of callpals executed
system.cpu15.kern.callpal::swpctx                 164      4.64%      7.07% # number of callpals executed
system.cpu15.kern.callpal::swpipl                2412     68.17%     75.24% # number of callpals executed
system.cpu15.kern.callpal::rdps                   184      5.20%     80.44% # number of callpals executed
system.cpu15.kern.callpal::rti                    302      8.54%     88.98% # number of callpals executed
system.cpu15.kern.callpal::callsys                116      3.28%     92.26% # number of callpals executed
system.cpu15.kern.callpal::rdunique               274      7.74%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                 3538                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             466                       # number of protection mode switches
system.cpu15.kern.mode_switch::user               148                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel               148                      
system.cpu15.kern.mode_good::user                 148                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.317597                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.482085                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel      61264226500     67.62%     67.62% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user        29333599000     32.38%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                    164                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements          596425                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         486.950188                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs          14312090                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          596425                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           23.996462                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   486.950188                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.951075                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.951075                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        30230584                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       30230584                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data     10413163                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total      10413163                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data      3789615                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      3789615                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         1568                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         1568                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data         1122                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1122                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data     14202778                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total       14202778                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data     14202778                       # number of overall hits
system.cpu15.dcache.overall_hits::total      14202778                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data       566343                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       566343                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data        39671                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        39671                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data          865                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          865                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data         1191                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         1191                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data       606014                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       606014                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data       606014                       # number of overall misses
system.cpu15.dcache.overall_misses::total       606014                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data     10979506                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total     10979506                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data      3829286                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      3829286                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         2433                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         2433                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data         2313                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         2313                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data     14808792                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total     14808792                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data     14808792                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total     14808792                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.051582                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.051582                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.010360                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.010360                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.355528                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.355528                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.514916                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.514916                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.040923                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.040923                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.040923                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.040923                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        51736                       # number of writebacks
system.cpu15.dcache.writebacks::total           51736                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements           59305                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          56721815                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs           59305                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          956.442374                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     2.002936                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   509.997064                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.003912                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.996088                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          264                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses       118828939                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses      118828939                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst     59325512                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total      59325512                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst     59325512                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total       59325512                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst     59325512                       # number of overall hits
system.cpu15.icache.overall_hits::total      59325512                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst        59305                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total        59305                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst        59305                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total        59305                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst        59305                       # number of overall misses
system.cpu15.icache.overall_misses::total        59305                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst     59384817                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total     59384817                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst     59384817                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total     59384817                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst     59384817                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total     59384817                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000999                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000999                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000999                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000999                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000999                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000999                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks        59305                       # number of writebacks
system.cpu15.icache.writebacks::total           59305                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  14                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         16                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  551                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 551                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6184                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6184                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         7904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          674                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          842                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9620                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   13470                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        31616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          925                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          421                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        33102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   156022                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1925                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1925                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17325                       # Number of tag accesses
system.iocache.tags.data_accesses               17325                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            5                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                5                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            5                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 5                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            5                       # number of overall misses
system.iocache.overall_misses::total                5                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            5                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              5                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            5                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               5                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            5                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              5                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1264818                       # number of replacements
system.l2.tags.tagsinuse                  3917.360427                       # Cycle average of tags in use
system.l2.tags.total_refs                     9235525                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1264818                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.301861                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1490.092558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst    12.634541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data    71.242671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     1.874453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data    49.228465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst    58.501694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data  1008.822441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst     6.023191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data   113.406308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     5.056635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data    58.131350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     5.833899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data    96.934684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     0.002052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst    11.376847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data   156.799464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     9.455634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data   132.268276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data     0.064714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     9.665784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data   107.891801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst     8.194038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data    97.246146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst     1.187773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data    55.080390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst    13.688692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data   182.850074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     2.277059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data    32.784673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst    11.919925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data   106.824196                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.363792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.003085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.017393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.012019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.014283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.246295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.001471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.027687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.001235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.014192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.001424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.023666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.002778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.038281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.002309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.032292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.002360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.026341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.002000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.023742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.000290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.013447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.003342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.044641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.008004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.002910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.026080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.956387                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4050                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          622                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2858                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          400                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988770                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  92889626                       # Number of tag accesses
system.l2.tags.data_accesses                 92889626                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       914231                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           914231                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       121548                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           121548                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data          128                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus01.data           39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data           66                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data           57                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data          128                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data          213                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus07.data           47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data          107                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data          135                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus11.data           72                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data           32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus13.data           95                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data          181                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data          211                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1511                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data           45                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus01.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data           28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus03.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus05.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus07.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus08.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus10.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus11.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus12.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus13.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus14.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus15.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                210                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data        15766                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data        19173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data        25454                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data        15226                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data        20645                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data        11871                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data        15052                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data        13707                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data        16247                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus11.data        14964                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data        15875                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus13.data        14271                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data        14086                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data        15805                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                228142                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst        54897                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst        55471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst        74682                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst        51031                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst        54340                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst        53265                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst          182                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst        48361                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst        50028                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst          186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst        55924                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst        54145                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst        53949                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst        47898                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst        55062                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst        55943                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             765364                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data       522537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data       532925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data        69116                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data       502281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data       519659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data       512520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data          234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data       492659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data       496675                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data          240                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data       516132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data       507462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data       521591                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data       493057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data       529997                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data       513539                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6730624                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst        54897                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data       538303                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst        55471                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data       552098                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst        74682                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data        94570                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst        51031                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data       517507                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst        54340                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data       540304                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst        53265                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data       524391                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst          182                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data          234                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst        48361                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data       507711                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst        50028                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data       510382                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst          186                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data          240                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst        55924                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data       532379                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst        54145                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data       522426                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst        53949                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data       537466                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst        47898                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data       507328                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst        55062                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data       544083                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst        55943                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data       529344                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7724130                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst        54897                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data       538303                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst        55471                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data       552098                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst        74682                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data        94570                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst        51031                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data       517507                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst        54340                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data       540304                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst        53265                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data       524391                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst          182                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data          234                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst        48361                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data       507711                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst        50028                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data       510382                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst          186                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data          240                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst        55924                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data       532379                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst        54145                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data       522426                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst        53949                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data       537466                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst        47898                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data       507328                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst        55062                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data       544083                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst        55943                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data       529344                       # number of overall hits
system.l2.overall_hits::total                 7724130                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data          966                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data         1270                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data          156                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data          481                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data         1621                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data         1345                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data          185                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data          946                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data          782                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data          187                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data          787                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data         2050                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data          522                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data         1255                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data         1103                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data         1508                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              15164                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data          152                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data           83                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data           60                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data          101                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data          136                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data           91                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data          100                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data           96                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data          100                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data          101                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data          131                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data           89                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data          145                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data          152                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data          133                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data          152                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1822                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data        16992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data        14244                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data       201844                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data        17228                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data        11280                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data        20439                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data           23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data        17167                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data        19274                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data           23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data        17811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data        17683                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data        16082                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data        21511                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data        18941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data        19093                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              429635                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst         3694                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst          357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst        16367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst         4305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         2444                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst         3166                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst         8272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst         5481                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst         2808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus11.inst         1191                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst          468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst         8773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst          554                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst         3362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            61246                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data        32091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data        23769                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data       155069                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data        51088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data        30632                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data        41544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data        69199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data        56290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data        48617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data        40350                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data        25861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data        75900                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data        19955                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data        44949                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          715318                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst         3694                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data        49083                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst          357                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data        38013                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst        16367                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data       356913                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst         4305                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data        68316                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst         2444                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data        41912                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst         3166                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data        61983                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst            4                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data           23                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst         8272                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data        86366                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst         5481                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data        75564                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst         2808                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data        66428                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.inst         1191                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data        58033                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst          468                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data        41943                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst         8773                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data        97411                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst          554                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data        38896                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst         3362                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data        64042                       # number of demand (read+write) misses
system.l2.demand_misses::total                1206199                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst         3694                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data        49083                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst          357                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data        38013                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst        16367                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data       356913                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst         4305                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data        68316                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst         2444                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data        41912                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst         3166                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data        61983                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst            4                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data           23                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst         8272                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data        86366                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst         5481                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data        75564                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data           27                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst         2808                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data        66428                       # number of overall misses
system.l2.overall_misses::switch_cpus11.inst         1191                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data        58033                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst          468                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data        41943                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst         8773                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data        97411                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst          554                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data        38896                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst         3362                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data        64042                       # number of overall misses
system.l2.overall_misses::total               1206199                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       914231                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       914231                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       121548                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       121548                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data         1094                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data         1309                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data          222                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data          538                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data         1749                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data         1558                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data          185                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data          993                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data          889                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data          187                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data          922                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data         2122                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data          554                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data         1350                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data         1284                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data         1719                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            16675                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data          197                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data           93                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data           88                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data          161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data           99                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data          101                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data          103                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data          101                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data          155                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data           95                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data          157                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data          144                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data          171                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2032                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data        32758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data        33417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data       227298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data        32454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data        31925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data        32310                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data        32219                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data        32981                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data        34058                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data        32647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data        31957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data        35782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data        33027                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data        34898                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            657777                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst        58591                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst        55828                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst        91049                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst        55336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst        56784                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst        56431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst          186                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst        56633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst        55509                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst          186                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst        58732                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst        55336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst        54417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst        56671                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst        55616                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst        59305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         826610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data       554628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data       556694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data       224185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data       553369                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data       550291                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data       554064                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data          234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data       561858                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data       552965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data          244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data       564749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data       547812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data       547452                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data       568957                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data       549952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data       558488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7445942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst        58591                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data       587386                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst        55828                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data       590111                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst        91049                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data       451483                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst        55336                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data       585823                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst        56784                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data       582216                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst        56431                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data       586374                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst          186                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data          257                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst        56633                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data       594077                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst        55509                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data       585946                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst          186                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data          267                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst        58732                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data       598807                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst        55336                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data       580459                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst        54417                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data       579409                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst        56671                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data       604739                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst        55616                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data       582979                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst        59305                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data       593386                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8930329                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst        58591                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data       587386                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst        55828                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data       590111                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst        91049                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data       451483                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst        55336                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data       585823                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst        56784                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data       582216                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst        56431                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data       586374                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst          186                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data          257                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst        56633                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data       594077                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst        55509                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data       585946                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst          186                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data          267                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst        58732                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data       598807                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst        55336                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data       580459                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst        54417                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data       579409                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst        56671                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data       604739                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst        55616                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data       582979                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst        59305                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data       593386                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8930329                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.882998                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data     0.970206                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.702703                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.894052                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.926815                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.863286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data     0.952669                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.879640                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.853579                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data     0.966070                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.942238                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data     0.929630                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.859034                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.877254                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.909385                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.771574                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data     0.892473                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.681818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data     0.926606                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.844720                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data     0.919192                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.990099                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data     0.932039                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data     0.917431                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data     0.845161                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data     0.936842                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data     0.973154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data     0.968153                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data     0.923611                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.896654                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.518713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.426250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.888015                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.530844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.353328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.632591                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.532822                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.584397                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.522961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data     0.541642                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.503239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data     0.601168                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.573500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.547109                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.653162                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.063047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.006395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.179760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.077797                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.043040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.056104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.021505                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.146063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.098741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.047810                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus11.inst     0.021523                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.008600                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.154806                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.009961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.056690                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.074093                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.057860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.042697                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.691701                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.092322                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.055665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.074981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.123161                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.101797                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.016393                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.086086                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.073657                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.047239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.133402                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.036285                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.080483                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.096068                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.063047                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.083562                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.006395                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.064417                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.179760                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.790535                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.077797                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.116615                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.043040                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.071987                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.056104                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.105706                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.021505                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.089494                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.146063                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.145378                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.098741                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.128961                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.101124                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.047810                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.110934                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.inst     0.021523                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.099978                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.008600                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.072389                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.154806                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.161079                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.009961                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.066719                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.056690                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.107926                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.135068                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.063047                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.083562                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.006395                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.064417                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.179760                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.790535                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.077797                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.116615                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.043040                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.071987                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.056104                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.105706                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.021505                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.089494                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.146063                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.145378                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.098741                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.128961                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.101124                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.047810                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.110934                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.inst     0.021523                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.099978                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.008600                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.072389                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.154806                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.161079                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.009961                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.066719                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.056690                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.107926                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.135068                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               487573                       # number of writebacks
system.l2.writebacks::total                    487573                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 546                       # Transaction distribution
system.membus.trans_dist::ReadResp             777115                       # Transaction distribution
system.membus.trans_dist::WriteReq               4264                       # Transaction distribution
system.membus.trans_dist::WriteResp              4264                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       489493                       # Transaction distribution
system.membus.trans_dist::CleanEvict           643538                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            33869                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          12259                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           20813                       # Transaction distribution
system.membus.trans_dist::ReadExReq            452817                       # Transaction distribution
system.membus.trans_dist::ReadExResp           425808                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        776569                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1920                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         9620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3629805                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3639425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3645195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       123200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       123200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        33102                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    108156480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    108189582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               108312782                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           2415328                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 2415328    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2415328                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits           10882436                       # DTB read hits
system.switch_cpus00.dtb.read_misses            41102                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses       10799706                       # DTB read accesses
system.switch_cpus00.dtb.write_hits           3803988                       # DTB write hits
system.switch_cpus00.dtb.write_misses            2362                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses       3739877                       # DTB write accesses
system.switch_cpus00.dtb.data_hits           14686424                       # DTB hits
system.switch_cpus00.dtb.data_misses            43464                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses       14539583                       # DTB accesses
system.switch_cpus00.itb.fetch_hits          58397510                       # ITB hits
system.switch_cpus00.itb.fetch_misses              33                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses      58397543                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles              178433178                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts          58898335                       # Number of instructions committed
system.switch_cpus00.committedOps            58898335                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses     39955723                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses     25877191                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            378710                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts      4337016                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts           39955723                       # number of integer instructions
system.switch_cpus00.num_fp_insts            25877191                       # number of float instructions
system.switch_cpus00.num_int_register_reads     78906447                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes     26768480                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads     36931377                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes     22606343                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs            14737814                       # number of memory refs
system.switch_cpus00.num_load_insts          10930913                       # Number of load instructions
system.switch_cpus00.num_store_insts          3806901                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     119708970.720799                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     58724207.279201                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.329110                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.670890                       # Percentage of idle cycles
system.switch_cpus00.Branches                 5269066                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass       592771      1.01%      1.01% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu        22010147     37.34%     38.35% # Class of executed instruction
system.switch_cpus00.op_class::IntMult        1564686      2.65%     41.00% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     41.00% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd      10768369     18.27%     59.27% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp        124312      0.21%     59.48% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt       1791825      3.04%     62.52% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult      6556008     11.12%     73.65% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv        254991      0.43%     74.08% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt        84992      0.14%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus00.op_class::MemRead       10935869     18.55%     92.78% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite       3807150      6.46%     99.24% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess       450679      0.76%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total         58941799                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits           10899210                       # DTB read hits
system.switch_cpus01.dtb.read_misses            41746                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses       10843991                       # DTB read accesses
system.switch_cpus01.dtb.write_hits           3805435                       # DTB write hits
system.switch_cpus01.dtb.write_misses            2496                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses       3760949                       # DTB write accesses
system.switch_cpus01.dtb.data_hits           14704645                       # DTB hits
system.switch_cpus01.dtb.data_misses            44242                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses       14604940                       # DTB accesses
system.switch_cpus01.itb.fetch_hits          58649152                       # ITB hits
system.switch_cpus01.itb.fetch_misses              33                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses      58649185                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles              178441826                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts          59014426                       # Number of instructions committed
system.switch_cpus01.committedOps            59014426                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses     40014704                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses     25965250                       # Number of float alu accesses
system.switch_cpus01.num_func_calls            372067                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts      4345900                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts           40014704                       # number of integer instructions
system.switch_cpus01.num_fp_insts            25965250                       # number of float instructions
system.switch_cpus01.num_int_register_reads     79086518                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes     26797838                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads     37040825                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes     22679056                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs            14756724                       # number of memory refs
system.switch_cpus01.num_load_insts          10948242                       # Number of load instructions
system.switch_cpus01.num_store_insts          3808482                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     119598330.148074                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     58843495.851926                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.329763                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.670237                       # Percentage of idle cycles
system.switch_cpus01.Branches                 5271462                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass       600679      1.02%      1.02% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu        22032864     37.31%     38.32% # Class of executed instruction
system.switch_cpus01.op_class::IntMult        1573148      2.66%     40.99% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     40.99% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd      10800533     18.29%     59.28% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp        133079      0.23%     59.50% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt       1796914      3.04%     62.54% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult      6566642     11.12%     73.66% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv        255475      0.43%     74.09% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt        85504      0.14%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus01.op_class::MemRead       10950717     18.54%     92.78% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite       3808545      6.45%     99.23% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess       454568      0.77%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total         59058668                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits           24188907                       # DTB read hits
system.switch_cpus02.dtb.read_misses             2359                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses       23414554                       # DTB read accesses
system.switch_cpus02.dtb.write_hits           6748626                       # DTB write hits
system.switch_cpus02.dtb.write_misses            1949                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses       5884989                       # DTB write accesses
system.switch_cpus02.dtb.data_hits           30937533                       # DTB hits
system.switch_cpus02.dtb.data_misses             4308                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses       29299543                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         111591615                       # ITB hits
system.switch_cpus02.itb.fetch_misses             707                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     111592322                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles              179094054                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts         116835502                       # Number of instructions committed
system.switch_cpus02.committedOps           116835502                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses     85039824                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses     49731631                       # Number of float alu accesses
system.switch_cpus02.num_func_calls           1007540                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts      5380107                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts           85039824                       # number of integer instructions
system.switch_cpus02.num_fp_insts            49731631                       # number of float instructions
system.switch_cpus02.num_int_register_reads    157762323                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes     54817545                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads     52551287                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes     46092439                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs            30949224                       # number of memory refs
system.switch_cpus02.num_load_insts          24197563                       # Number of load instructions
system.switch_cpus02.num_store_insts          6751661                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     62253557.507858                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     116840496.492142                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.652397                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.347603                       # Percentage of idle cycles
system.switch_cpus02.Branches                 6712451                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass      1590451      1.36%      1.36% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        43819122     37.50%     38.86% # Class of executed instruction
system.switch_cpus02.op_class::IntMult          70098      0.06%     38.92% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     38.92% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd      20626905     17.65%     56.58% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp        465586      0.40%     56.98% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt      10299640      8.82%     65.79% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult      8872570      7.59%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv           513      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt           40      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     73.39% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       24242439     20.75%     94.14% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite       6753080      5.78%     99.91% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        99366      0.09%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        116839810                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits           10849075                       # DTB read hits
system.switch_cpus03.dtb.read_misses            41166                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses       10800683                       # DTB read accesses
system.switch_cpus03.dtb.write_hits           3783779                       # DTB write hits
system.switch_cpus03.dtb.write_misses            2740                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses       3739950                       # DTB write accesses
system.switch_cpus03.dtb.data_hits           14632854                       # DTB hits
system.switch_cpus03.dtb.data_misses            43906                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses       14540633                       # DTB accesses
system.switch_cpus03.itb.fetch_hits          58393089                       # ITB hits
system.switch_cpus03.itb.fetch_misses              33                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses      58393122                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles              178438199                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts          58739712                       # Number of instructions committed
system.switch_cpus03.committedOps            58739712                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses     39801881                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses     25879305                       # Number of float alu accesses
system.switch_cpus03.num_func_calls            365221                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts      4327315                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts           39801881                       # number of integer instructions
system.switch_cpus03.num_fp_insts            25879305                       # number of float instructions
system.switch_cpus03.num_int_register_reads     78705962                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes     26648299                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads     36933230                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes     22607877                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs            14684551                       # number of memory refs
system.switch_cpus03.num_load_insts          10897488                       # Number of load instructions
system.switch_cpus03.num_store_insts          3787063                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     119869943.032353                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     58568255.967647                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.328227                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.671773                       # Percentage of idle cycles
system.switch_cpus03.Branches                 5243529                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass       593311      1.01%      1.01% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu        21905996     37.27%     38.27% # Class of executed instruction
system.switch_cpus03.op_class::IntMult        1565351      2.66%     40.94% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     40.94% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd      10768304     18.32%     59.26% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp        124812      0.21%     59.47% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt       1791652      3.05%     62.52% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult      6556272     11.15%     73.67% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv        255005      0.43%     74.10% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt        85024      0.14%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus03.op_class::MemRead       10899841     18.54%     92.79% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite       3787083      6.44%     99.23% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess       450967      0.77%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total         58783618                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits           10877469                       # DTB read hits
system.switch_cpus04.dtb.read_misses            40974                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses       10764099                       # DTB read accesses
system.switch_cpus04.dtb.write_hits           3815388                       # DTB write hits
system.switch_cpus04.dtb.write_misses            2599                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses       3739726                       # DTB write accesses
system.switch_cpus04.dtb.data_hits           14692857                       # DTB hits
system.switch_cpus04.dtb.data_misses            43573                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses       14503825                       # DTB accesses
system.switch_cpus04.itb.fetch_hits          58256451                       # ITB hits
system.switch_cpus04.itb.fetch_misses              33                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses      58256484                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles              178457690                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts          58887904                       # Number of instructions committed
system.switch_cpus04.committedOps            58887904                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses     40033673                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses     25756277                       # Number of float alu accesses
system.switch_cpus04.num_func_calls            384892                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts      4343920                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts           40033673                       # number of integer instructions
system.switch_cpus04.num_fp_insts            25756277                       # number of float instructions
system.switch_cpus04.num_int_register_reads     78940025                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes     26841245                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads     36732320                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes     22493916                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs            14744601                       # number of memory refs
system.switch_cpus04.num_load_insts          10925840                       # Number of load instructions
system.switch_cpus04.num_store_insts          3818761                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     119735697.905190                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     58721992.094810                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.329053                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.670947                       # Percentage of idle cycles
system.switch_cpus04.Branches                 5282677                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass       600318      1.02%      1.02% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu        22091157     37.49%     38.50% # Class of executed instruction
system.switch_cpus04.op_class::IntMult        1564078      2.65%     41.16% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     41.16% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd      10710910     18.18%     59.33% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp        137432      0.23%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt       1781840      3.02%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult      6505842     11.04%     73.63% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv        253150      0.43%     74.06% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt        84928      0.14%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       10930225     18.55%     92.75% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite       3819283      6.48%     99.23% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess       452314      0.77%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total         58931477                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits           10901838                       # DTB read hits
system.switch_cpus05.dtb.read_misses            41133                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses       10845556                       # DTB read accesses
system.switch_cpus05.dtb.write_hits           3810598                       # DTB write hits
system.switch_cpus05.dtb.write_misses            2038                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses       3762262                       # DTB write accesses
system.switch_cpus05.dtb.data_hits           14712436                       # DTB hits
system.switch_cpus05.dtb.data_misses            43171                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses       14607818                       # DTB accesses
system.switch_cpus05.itb.fetch_hits          58645108                       # ITB hits
system.switch_cpus05.itb.fetch_misses              33                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses      58645141                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles              178436334                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts          59031634                       # Number of instructions committed
system.switch_cpus05.committedOps            59031634                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses     40032964                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses     25969172                       # Number of float alu accesses
system.switch_cpus05.num_func_calls            372859                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts      4345306                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts           40032964                       # number of integer instructions
system.switch_cpus05.num_fp_insts            25969172                       # number of float instructions
system.switch_cpus05.num_int_register_reads     79127196                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes     26812004                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads     37047006                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes     22682461                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs            14762238                       # number of memory refs
system.switch_cpus05.num_load_insts          10949058                       # Number of load instructions
system.switch_cpus05.num_store_insts          3813180                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     119578572.459878                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     58857761.540122                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.329853                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.670147                       # Percentage of idle cycles
system.switch_cpus05.Branches                 5272209                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass       596052      1.01%      1.01% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu        22055126     37.33%     38.34% # Class of executed instruction
system.switch_cpus05.op_class::IntMult        1573165      2.66%     41.01% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     41.01% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd      10802819     18.29%     59.29% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp        133097      0.23%     59.52% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt       1797571      3.04%     62.56% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult      6567423     11.12%     73.68% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv        255483      0.43%     74.11% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt        85504      0.14%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       10951508     18.54%     92.79% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite       3813202      6.45%     99.25% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess       443855      0.75%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total         59074805                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              32845                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             18425                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits              51270                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits             22863                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses         22863                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles              178321068                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            144966                       # Number of instructions committed
system.switch_cpus06.committedOps              144966                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       138053                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              6022                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        10654                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             138053                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads       185725                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       108005                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs               51407                       # number of memory refs
system.switch_cpus06.num_load_insts             32845                       # Number of load instructions
system.switch_cpus06.num_store_insts            18562                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     178176864.047449                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     144203.952551                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000809                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999191                       # Percentage of idle cycles
system.switch_cpus06.Branches                   19773                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass          918      0.63%      0.63% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu           83781     57.79%     58.43% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            460      0.32%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          33892     23.38%     82.12% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         18562     12.80%     94.93% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         7353      5.07%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           144966                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits           10965005                       # DTB read hits
system.switch_cpus07.dtb.read_misses            41495                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses       10911420                       # DTB read accesses
system.switch_cpus07.dtb.write_hits           3824091                       # DTB write hits
system.switch_cpus07.dtb.write_misses            2056                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses       3777596                       # DTB write accesses
system.switch_cpus07.dtb.data_hits           14789096                       # DTB hits
system.switch_cpus07.dtb.data_misses            43551                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses       14689016                       # DTB accesses
system.switch_cpus07.itb.fetch_hits          58973850                       # ITB hits
system.switch_cpus07.itb.fetch_misses              33                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses      58973883                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles              178449555                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts          59349946                       # Number of instructions committed
system.switch_cpus07.committedOps            59349946                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses     40220650                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses     26144682                       # Number of float alu accesses
system.switch_cpus07.num_func_calls            369333                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts      4373327                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts           40220650                       # number of integer instructions
system.switch_cpus07.num_fp_insts            26144682                       # number of float instructions
system.switch_cpus07.num_int_register_reads     79533687                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes     26931253                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads     37314636                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes     22839977                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs            14839277                       # number of memory refs
system.switch_cpus07.num_load_insts          11012586                       # Number of load instructions
system.switch_cpus07.num_store_insts          3826691                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     119269887.233499                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     59179667.766501                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.331632                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.668368                       # Percentage of idle cycles
system.switch_cpus07.Branches                 5300200                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass       593946      1.00%      1.00% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu        22144336     37.28%     38.28% # Class of executed instruction
system.switch_cpus07.op_class::IntMult        1581616      2.66%     40.95% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     40.95% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd      10880528     18.32%     59.27% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp        125143      0.21%     59.48% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt       1810798      3.05%     62.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult      6624439     11.15%     73.68% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv        257630      0.43%     74.11% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt        85848      0.14%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus07.op_class::MemRead       11015010     18.55%     92.80% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite       3826711      6.44%     99.25% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess       447492      0.75%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total         59393497                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits           10815838                       # DTB read hits
system.switch_cpus08.dtb.read_misses            41914                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses       10759356                       # DTB read accesses
system.switch_cpus08.dtb.write_hits           3765729                       # DTB write hits
system.switch_cpus08.dtb.write_misses            2771                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses       3718029                       # DTB write accesses
system.switch_cpus08.dtb.data_hits           14581567                       # DTB hits
system.switch_cpus08.dtb.data_misses            44685                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses       14477385                       # DTB accesses
system.switch_cpus08.itb.fetch_hits          58145679                       # ITB hits
system.switch_cpus08.itb.fetch_misses              33                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses      58145712                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles              178447070                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts          58532054                       # Number of instructions committed
system.switch_cpus08.committedOps            58532054                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses     39652554                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses     25793351                       # Number of float alu accesses
system.switch_cpus08.num_func_calls            359947                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts      4321211                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts           39652554                       # number of integer instructions
system.switch_cpus08.num_fp_insts            25793351                       # number of float instructions
system.switch_cpus08.num_int_register_reads     78402200                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes     26545816                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads     36824990                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes     22535287                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs            14634004                       # number of memory refs
system.switch_cpus08.num_load_insts          10864942                       # Number of load instructions
system.switch_cpus08.num_store_insts          3769062                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     120082032.046548                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     58365037.953452                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.327072                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.672928                       # Percentage of idle cycles
system.switch_cpus08.Branches                 5230651                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass       588098      1.00%      1.00% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu        21811292     37.24%     38.24% # Class of executed instruction
system.switch_cpus08.op_class::IntMult        1557099      2.66%     40.90% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     40.90% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd      10736507     18.33%     59.23% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp        115758      0.20%     59.42% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt       1787011      3.05%     62.47% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult      6546033     11.18%     73.65% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv        254487      0.43%     74.08% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt        84512      0.14%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus08.op_class::MemRead       10867540     18.55%     92.78% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite       3769165      6.43%     99.22% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess       459237      0.78%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total         58576739                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              33378                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             18466                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              51844                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             22863                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         22863                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles              178321068                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            146196                       # Number of instructions committed
system.switch_cpus09.committedOps              146196                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       139242                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              6022                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        11228                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             139242                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads       186955                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       108620                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               51981                       # number of memory refs
system.switch_cpus09.num_load_insts             33378                       # Number of load instructions
system.switch_cpus09.num_store_insts            18603                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     178175639.355836                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     145428.644164                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000816                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999184                       # Percentage of idle cycles
system.switch_cpus09.Branches                   20388                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass          918      0.63%      0.63% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu           84437     57.76%     58.38% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            460      0.31%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          34425     23.55%     82.25% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         18603     12.72%     94.97% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         7353      5.03%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           146196                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits           11081826                       # DTB read hits
system.switch_cpus10.dtb.read_misses            41939                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses       10971575                       # DTB read accesses
system.switch_cpus10.dtb.write_hits           3865590                       # DTB write hits
system.switch_cpus10.dtb.write_misses            2555                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses       3791053                       # DTB write accesses
system.switch_cpus10.dtb.data_hits           14947416                       # DTB hits
system.switch_cpus10.dtb.data_misses            44494                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses       14762628                       # DTB accesses
system.switch_cpus10.itb.fetch_hits          59278997                       # ITB hits
system.switch_cpus10.itb.fetch_misses              33                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses      59279030                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles              178447630                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts          59906878                       # Number of instructions committed
system.switch_cpus10.committedOps            59906878                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses     40647624                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses     26307943                       # Number of float alu accesses
system.switch_cpus10.num_func_calls            375894                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts      4432964                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts           40647624                       # number of integer instructions
system.switch_cpus10.num_fp_insts            26307943                       # number of float instructions
system.switch_cpus10.num_int_register_reads     80254578                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes     27226317                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads     37561141                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes     22986106                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs            14999782                       # number of memory refs
system.switch_cpus10.num_load_insts          11130880                       # Number of load instructions
system.switch_cpus10.num_store_insts          3868902                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     118712741.035693                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     59734888.964307                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.334747                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.665253                       # Percentage of idle cycles
system.switch_cpus10.Branches                 5372556                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass       596882      1.00%      1.00% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu        22387526     37.34%     38.34% # Class of executed instruction
system.switch_cpus10.op_class::IntMult        1588156      2.65%     40.99% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     40.99% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd      10950236     18.27%     59.25% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp        116284      0.19%     59.45% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt       1822200      3.04%     62.49% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult      6679194     11.14%     73.63% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv        259689      0.43%     74.06% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt        86160      0.14%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     74.20% # Class of executed instruction
system.switch_cpus10.op_class::MemRead       11134876     18.57%     92.78% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite       3869298      6.45%     99.23% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess       460871      0.77%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total         59951372                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits           10680602                       # DTB read hits
system.switch_cpus11.dtb.read_misses            42012                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses       10617750                       # DTB read accesses
system.switch_cpus11.dtb.write_hits           3715767                       # DTB write hits
system.switch_cpus11.dtb.write_misses            2487                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses       3665000                       # DTB write accesses
system.switch_cpus11.dtb.data_hits           14396369                       # DTB hits
system.switch_cpus11.dtb.data_misses            44499                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses       14282750                       # DTB accesses
system.switch_cpus11.itb.fetch_hits          57371234                       # ITB hits
system.switch_cpus11.itb.fetch_misses              33                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses      57371267                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles              178439190                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts          57798493                       # Number of instructions committed
system.switch_cpus11.committedOps            57798493                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses     39153648                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses     25464887                       # Number of float alu accesses
system.switch_cpus11.num_func_calls            353673                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts      4270669                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts           39153648                       # number of integer instructions
system.switch_cpus11.num_fp_insts            25464887                       # number of float instructions
system.switch_cpus11.num_int_register_reads     77404304                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes     26213560                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads     36364688                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes     22250735                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs            14449969                       # number of memory refs
system.switch_cpus11.num_load_insts          10731148                       # Number of load instructions
system.switch_cpus11.num_store_insts          3718821                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     120807795.634422                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     57631394.365578                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.322975                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.677025                       # Percentage of idle cycles
system.switch_cpus11.Branches                 5167038                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass       581961      1.01%      1.01% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu        21536278     37.23%     38.24% # Class of executed instruction
system.switch_cpus11.op_class::IntMult        1534831      2.65%     40.89% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     40.89% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd      10601329     18.33%     59.22% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp        109102      0.19%     59.41% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt       1764270      3.05%     62.46% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult      6470229     11.19%     73.64% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv        251516      0.43%     74.08% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt        83328      0.14%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::MemRead       10733780     18.56%     92.78% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite       3718920      6.43%     99.21% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess       457448      0.79%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total         57842992                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits           10756440                       # DTB read hits
system.switch_cpus12.dtb.read_misses            41533                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses       10706163                       # DTB read accesses
system.switch_cpus12.dtb.write_hits           3751814                       # DTB write hits
system.switch_cpus12.dtb.write_misses            2808                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses       3709124                       # DTB write accesses
system.switch_cpus12.dtb.data_hits           14508254                       # DTB hits
system.switch_cpus12.dtb.data_misses            44341                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses       14415287                       # DTB accesses
system.switch_cpus12.itb.fetch_hits          57902449                       # ITB hits
system.switch_cpus12.itb.fetch_misses              33                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses      57902482                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles              178443387                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts          58251470                       # Number of instructions committed
system.switch_cpus12.committedOps            58251470                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses     39480912                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses     25646520                       # Number of float alu accesses
system.switch_cpus12.num_func_calls            363719                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts      4291908                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts           39480912                       # number of integer instructions
system.switch_cpus12.num_fp_insts            25646520                       # number of float instructions
system.switch_cpus12.num_int_register_reads     78046213                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes     26437431                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads     36595089                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes     22402659                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs            14561051                       # number of memory refs
system.switch_cpus12.num_load_insts          10805885                       # Number of load instructions
system.switch_cpus12.num_store_insts          3755166                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     120359463.097491                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     58083923.902509                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.325503                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.674497                       # Percentage of idle cycles
system.switch_cpus12.Branches                 5202351                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass       593229      1.02%      1.02% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu        21730410     37.28%     38.29% # Class of executed instruction
system.switch_cpus12.op_class::IntMult        1551311      2.66%     40.95% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     40.95% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd      10670474     18.30%     59.26% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp        127044      0.22%     59.48% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt       1775652      3.05%     62.52% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult      6492100     11.14%     73.66% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv        252541      0.43%     74.09% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt        84352      0.14%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus12.op_class::MemRead       10808229     18.54%     92.78% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite       3755185      6.44%     99.22% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess       455284      0.78%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total         58295811                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits           11025464                       # DTB read hits
system.switch_cpus13.dtb.read_misses            42259                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses       10968532                       # DTB read accesses
system.switch_cpus13.dtb.write_hits           3836173                       # DTB write hits
system.switch_cpus13.dtb.write_misses            3004                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses       3789373                       # DTB write accesses
system.switch_cpus13.dtb.data_hits           14861637                       # DTB hits
system.switch_cpus13.dtb.data_misses            45263                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses       14757905                       # DTB accesses
system.switch_cpus13.itb.fetch_hits          59262819                       # ITB hits
system.switch_cpus13.itb.fetch_misses              33                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses      59262852                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles              178451427                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts          59636853                       # Number of instructions committed
system.switch_cpus13.committedOps            59636853                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses     40383932                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses     26305243                       # Number of float alu accesses
system.switch_cpus13.num_func_calls            364817                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts      4404817                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts           40383932                       # number of integer instructions
system.switch_cpus13.num_fp_insts            26305243                       # number of float instructions
system.switch_cpus13.num_int_register_reads     79873832                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes     27024224                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads     37557804                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes     22983953                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs            14915025                       # number of memory refs
system.switch_cpus13.num_load_insts          11075298                       # Number of load instructions
system.switch_cpus13.num_store_insts          3839727                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     118983552.955403                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     59467874.044597                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.333244                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.666756                       # Percentage of idle cycles
system.switch_cpus13.Branches                 5329226                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass       598815      1.00%      1.00% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu        22202813     37.20%     38.21% # Class of executed instruction
system.switch_cpus13.op_class::IntMult        1586054      2.66%     40.86% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     40.86% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd      10948974     18.35%     59.21% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp        116714      0.20%     59.40% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt       1821848      3.05%     62.46% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult      6678512     11.19%     73.65% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv        259708      0.44%     74.08% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt        86192      0.14%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     74.23% # Class of executed instruction
system.switch_cpus13.op_class::MemRead       11077798     18.56%     92.79% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite       3839791      6.43%     99.22% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess       464897      0.78%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total         59682116                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits           10852406                       # DTB read hits
system.switch_cpus14.dtb.read_misses            40530                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses       10795393                       # DTB read accesses
system.switch_cpus14.dtb.write_hits           3800447                       # DTB write hits
system.switch_cpus14.dtb.write_misses            2180                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses       3754825                       # DTB write accesses
system.switch_cpus14.dtb.data_hits           14652853                       # DTB hits
system.switch_cpus14.dtb.data_misses            42710                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses       14550218                       # DTB accesses
system.switch_cpus14.itb.fetch_hits          58414950                       # ITB hits
system.switch_cpus14.itb.fetch_misses              33                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses      58414983                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles              178444918                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts          58795392                       # Number of instructions committed
system.switch_cpus14.committedOps            58795392                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses     39907566                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses     25821546                       # Number of float alu accesses
system.switch_cpus14.num_func_calls            378661                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts      4320090                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts           39907566                       # number of integer instructions
system.switch_cpus14.num_fp_insts            25821546                       # number of float instructions
system.switch_cpus14.num_int_register_reads     78839413                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes     26741931                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads     36816503                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes     22549084                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs            14702079                       # number of memory refs
system.switch_cpus14.num_load_insts          10898908                       # Number of load instructions
system.switch_cpus14.num_store_insts          3803171                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     119820170.136636                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     58624747.863364                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.328531                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.671469                       # Percentage of idle cycles
system.switch_cpus14.Branches                 5250429                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass       598636      1.02%      1.02% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu        22005706     37.40%     38.42% # Class of executed instruction
system.switch_cpus14.op_class::IntMult        1570662      2.67%     41.09% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     41.09% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd      10736624     18.25%     59.34% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp        143887      0.24%     59.58% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt       1786078      3.04%     62.62% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult      6514035     11.07%     73.69% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv        253503      0.43%     74.12% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt        85288      0.14%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     74.26% # Class of executed instruction
system.switch_cpus14.op_class::MemRead       10901339     18.53%     92.79% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite       3803192      6.46%     99.25% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess       439152      0.75%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total         58838102                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits           10975523                       # DTB read hits
system.switch_cpus15.dtb.read_misses            41534                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses       10866928                       # DTB read accesses
system.switch_cpus15.dtb.write_hits           3831492                       # DTB write hits
system.switch_cpus15.dtb.write_misses            2064                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses       3755434                       # DTB write accesses
system.switch_cpus15.dtb.data_hits           14807015                       # DTB hits
system.switch_cpus15.dtb.data_misses            43598                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses       14622362                       # DTB accesses
system.switch_cpus15.itb.fetch_hits          58715003                       # ITB hits
system.switch_cpus15.itb.fetch_misses              33                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses      58715036                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles              178454384                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts          59341219                       # Number of instructions committed
system.switch_cpus15.committedOps            59341219                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses     40268764                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses     26056971                       # Number of float alu accesses
system.switch_cpus15.num_func_calls            373340                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts      4386867                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts           40268764                       # number of integer instructions
system.switch_cpus15.num_fp_insts            26056971                       # number of float instructions
system.switch_cpus15.num_int_register_reads     79508664                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes     26976097                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads     37199755                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes     22765923                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs            14857791                       # number of memory refs
system.switch_cpus15.num_load_insts          11023473                       # Number of load instructions
system.switch_cpus15.num_store_insts          3834318                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     119281772.748635                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     59172611.251365                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.331584                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.668416                       # Percentage of idle cycles
system.switch_cpus15.Branches                 5318919                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass       589069      0.99%      0.99% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu        22185278     37.36%     38.35% # Class of executed instruction
system.switch_cpus15.op_class::IntMult        1573327      2.65%     41.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     41.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd      10845360     18.26%     59.26% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp        116775      0.20%     59.46% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt       1804804      3.04%     62.50% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult      6612912     11.14%     73.63% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv        257130      0.43%     74.07% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt        85368      0.14%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     74.21% # Class of executed instruction
system.switch_cpus15.op_class::MemRead       11027406     18.57%     92.78% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite       3834667      6.46%     99.24% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess       452721      0.76%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total         59384817                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     18066112                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3671323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests     11982750                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         332114                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       194591                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       137523                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                546                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8368471                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4264                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4264                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       914231                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       121548                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1384613                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           31553                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         12469                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          44022                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           684786                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          684786                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        826610                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7541315                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side       120518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      1337036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side       116308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side      1359068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side       258411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side      1357297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side       113697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side      1331733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side       123805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side      1367274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side       114439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side      1328818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         2534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side       116162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side      1358017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side       113155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side      1325773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         2843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side       120512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side      1362252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side       112199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side      1312442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side       110273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side      1324259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side       115122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side      1368225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side       116505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side      1352741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side       122882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side      1358398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20623478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side      3963328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side     41224114                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side      3870720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side     41558160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side     10711168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     46230724                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side      3735104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side     41052776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side      4289344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side     41261624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side      3712512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side     41160616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        11904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        48648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side      3809856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side     41791080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side      3689344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side     41166248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        14208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        57352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side      3953920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     42226552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side      3639232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     40670176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side      3574784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     40614440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side      3740864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side     42838472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side      3896896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     41175592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side      4068928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     41937776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              645696462                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1268668                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         19339590                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            3.060073                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.260286                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5769092     29.83%     29.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2672666     13.82%     43.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2132188     11.02%     54.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1818496      9.40%     64.08% # Request fanout histogram
system.tol2bus.snoop_fanout::4                1533136      7.93%     72.01% # Request fanout histogram
system.tol2bus.snoop_fanout::5                1278081      6.61%     78.61% # Request fanout histogram
system.tol2bus.snoop_fanout::6                1048962      5.42%     84.04% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 833075      4.31%     88.35% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 647694      3.35%     91.69% # Request fanout histogram
system.tol2bus.snoop_fanout::9                 497259      2.57%     94.27% # Request fanout histogram
system.tol2bus.snoop_fanout::10                384028      1.99%     96.25% # Request fanout histogram
system.tol2bus.snoop_fanout::11                304916      1.58%     97.83% # Request fanout histogram
system.tol2bus.snoop_fanout::12                280006      1.45%     99.28% # Request fanout histogram
system.tol2bus.snoop_fanout::13                 75153      0.39%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::14                 24277      0.13%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 37380      0.19%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  3181      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19339590                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000821                       # Number of seconds simulated
sim_ticks                                   821329500                       # Number of ticks simulated
final_tick                               2474891490500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             1886786629                       # Simulator instruction rate (inst/s)
host_op_rate                               1886754844                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              587758204                       # Simulator tick rate (ticks/s)
host_mem_usage                                 843084                       # Number of bytes of host memory used
host_seconds                                     1.40                       # Real time elapsed on the host
sim_insts                                  2636497232                       # Number of instructions simulated
sim_ops                                    2636497232                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst         8000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data         2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst       230464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data       616640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst        36608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data        86784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst       110400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       616192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst         2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1716032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst         8000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst       230464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst        36608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       110400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst         2496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        389120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       615936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          615936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst          125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst         3601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data         9635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst          572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data         1356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         1725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         9628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9624                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst      9740305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data      3038975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data       389612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst    280598712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data    750782725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst     44571637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data    105662831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst    134416212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data    750237268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data       623380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data       155845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data       545457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data        77922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst       155845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data       857147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data       545457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data       623380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data       311690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst      1246759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data       467535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst      3038975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data      1246759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2089334427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst      9740305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst    280598712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst     44571637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst    134416212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst       155845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst      1246759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst      3038975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473768445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       749925578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            749925578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       749925578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst      9740305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data      3038975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data       389612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst    280598712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data    750782725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst     44571637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data    105662831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst    134416212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data    750237268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data       623380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data       155845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data       545457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data        77922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst       155845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data       857147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data       545457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data       623380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data       311690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst      1246759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data       467535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst      3038975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data      1246759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2839260005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      5                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      702                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    291     41.75%     41.75% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    92     13.20%     54.95% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     1      0.14%     55.09% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.14%     55.24% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   312     44.76%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                697                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     291     43.11%     43.11% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     92     13.63%     56.74% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      1      0.15%     56.89% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.15%     57.04% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    290     42.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 675                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              897794500     94.83%     94.83% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6900000      0.73%     95.56% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                 49000      0.01%     95.56% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.02%     95.58% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              41866000      4.42%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          946774000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.929487                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.968436                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 509     83.72%     83.72% # number of callpals executed
system.cpu00.kern.callpal::rdps                     5      0.82%     84.54% # number of callpals executed
system.cpu00.kern.callpal::rti                     94     15.46%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  608                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel              94                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements              51                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         441.798308                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            252160                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             485                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          519.917526                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   441.798308                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.862887                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.862887                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          291                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           77660                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          77660                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        23937                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         23937                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        13431                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        13431                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          669                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          669                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          567                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          567                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        37368                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          37368                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        37368                       # number of overall hits
system.cpu00.dcache.overall_hits::total         37368                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data          107                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          107                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data           27                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           15                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           12                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data          134                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          134                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data          134                       # number of overall misses
system.cpu00.dcache.overall_misses::total          134                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        24044                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        24044                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        13458                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        13458                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          579                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          579                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        37502                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        37502                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        37502                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        37502                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.004450                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.004450                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.002006                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.002006                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.021930                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.021930                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.020725                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.020725                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.003573                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.003573                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.003573                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.003573                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           17                       # number of writebacks
system.cpu00.dcache.writebacks::total              17                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             242                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs           5032825                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             754                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         6674.834218                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          160                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          254986                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         254986                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       127130                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        127130                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       127130                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         127130                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       127130                       # number of overall hits
system.cpu00.icache.overall_hits::total        127130                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          242                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          242                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          242                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          242                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          242                       # number of overall misses
system.cpu00.icache.overall_misses::total          242                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       127372                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       127372                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       127372                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       127372                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       127372                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       127372                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.001900                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.001900                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.001900                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.001900                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.001900                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.001900                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          242                       # number of writebacks
system.cpu00.icache.writebacks::total             242                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      6     28.57%     28.57% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     1      4.76%     33.33% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      4.76%     38.10% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              942592500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31                567000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          943373000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu01.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu01.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                   21                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 2                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements              15                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         424.743491                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            578812                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             430                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs         1346.074419                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   424.743491                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.829577                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.829577                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          308                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            1670                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           1670                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data          489                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total           489                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data          236                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          236                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data           17                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            4                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          725                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            725                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          725                       # number of overall hits
system.cpu01.dcache.overall_hits::total           725                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data           50                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data            4                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            3                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            5                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data           54                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total           54                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data           54                       # number of overall misses
system.cpu01.dcache.overall_misses::total           54                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data          539                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total          539                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          779                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          779                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          779                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          779                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.092764                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.092764                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.016667                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.016667                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.150000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.150000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.069320                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.069320                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.069320                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.069320                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu01.dcache.writebacks::total               4                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements              89                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           5687556                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             601                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         9463.487521                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst            3                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst          509                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.005859                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.994141                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          198                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          225                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            4585                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           4585                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst         2159                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          2159                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst         2159                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           2159                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst         2159                       # number of overall hits
system.cpu01.icache.overall_hits::total          2159                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst           89                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst           89                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           89                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst           89                       # number of overall misses
system.cpu01.icache.overall_misses::total           89                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst         2248                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         2248                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst         2248                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         2248                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst         2248                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         2248                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.039591                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.039591                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.039591                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.039591                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.039591                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.039591                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks           89                       # number of writebacks
system.cpu01.icache.writebacks::total              89                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                     2272                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                    711     48.01%     48.01% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     1      0.07%     48.08% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1      0.07%     48.14% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   768     51.86%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               1481                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     711     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      1      0.07%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1      0.07%     50.11% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                    710     49.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                1423                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              495201500     80.32%     80.32% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                 49000      0.01%     80.33% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.03%     80.36% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             121098500     19.64%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          616513500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.924479                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.960837                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        1      9.09%      9.09% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      9.09%     18.18% # number of syscalls executed
system.cpu02.kern.syscall::4                        4     36.36%     54.55% # number of syscalls executed
system.cpu02.kern.syscall::6                        1      9.09%     63.64% # number of syscalls executed
system.cpu02.kern.syscall::17                       1      9.09%     72.73% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      9.09%     81.82% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      9.09%     90.91% # number of syscalls executed
system.cpu02.kern.syscall::71                       1      9.09%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   11                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                   1      0.06%      0.06% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  20      1.28%      1.34% # number of callpals executed
system.cpu02.kern.callpal::tbi                      2      0.13%      1.47% # number of callpals executed
system.cpu02.kern.callpal::swpipl                1440     92.13%     93.60% # number of callpals executed
system.cpu02.kern.callpal::rdps                     2      0.13%     93.73% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.06%     93.79% # number of callpals executed
system.cpu02.kern.callpal::rti                     39      2.50%     96.29% # number of callpals executed
system.cpu02.kern.callpal::callsys                 20      1.28%     97.57% # number of callpals executed
system.cpu02.kern.callpal::imb                      5      0.32%     97.89% # number of callpals executed
system.cpu02.kern.callpal::rdunique                33      2.11%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 1563                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel              60                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                37                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                38                      
system.cpu02.kern.mode_good::user                  37                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.633333                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.773196                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel        288690000     53.00%     53.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user          255981500     47.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     20                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           13807                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         509.894586                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs            370321                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           14311                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           25.876668                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   509.894586                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.995888                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.995888                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          504                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          677574                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         677574                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data       189492                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        189492                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data       114985                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       114985                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data         6588                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         6588                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data         6826                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         6826                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data       304477                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         304477                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data       304477                       # number of overall hits
system.cpu02.dcache.overall_hits::total        304477                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        10722                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        10722                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data         2932                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         2932                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data          278                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          278                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data           37                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           37                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        13654                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        13654                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        13654                       # number of overall misses
system.cpu02.dcache.overall_misses::total        13654                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data       200214                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       200214                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data       117917                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       117917                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data         6866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         6866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data         6863                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         6863                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data       318131                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       318131                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data       318131                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       318131                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.053553                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.053553                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.024865                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.024865                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.040489                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.040489                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.005391                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.005391                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.042919                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.042919                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.042919                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.042919                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         8030                       # number of writebacks
system.cpu02.dcache.writebacks::total            8030                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            5564                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.945728                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           1940639                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            6076                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          319.394174                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.945728                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.999894                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         2193839                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        2193839                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst      1088566                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       1088566                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst      1088566                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        1088566                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst      1088566                       # number of overall hits
system.cpu02.icache.overall_hits::total       1088566                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst         5569                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         5569                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst         5569                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         5569                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst         5569                       # number of overall misses
system.cpu02.icache.overall_misses::total         5569                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst      1094135                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      1094135                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst      1094135                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      1094135                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst      1094135                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      1094135                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.005090                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.005090                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.005090                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.005090                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.005090                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.005090                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks         5564                       # number of writebacks
system.cpu02.icache.writebacks::total            5564                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                      810                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    101     45.70%     45.70% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     1      0.45%     46.15% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.90%     47.06% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   117     52.94%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                221                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     101     49.75%     49.75% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      1      0.49%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      0.99%     51.23% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     99     48.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 203                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              937539000     99.18%     99.18% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                 49000      0.01%     99.19% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.03%     99.22% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31               7365000      0.78%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          945283500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.846154                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.918552                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    3                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   1      0.34%      0.34% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  58     19.59%     19.93% # number of callpals executed
system.cpu03.kern.callpal::tbi                      5      1.69%     21.62% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 148     50.00%     71.62% # number of callpals executed
system.cpu03.kern.callpal::rdps                     3      1.01%     72.64% # number of callpals executed
system.cpu03.kern.callpal::rti                     70     23.65%     96.28% # number of callpals executed
system.cpu03.kern.callpal::callsys                  9      3.04%     99.32% # number of callpals executed
system.cpu03.kern.callpal::imb                      2      0.68%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  296                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             128                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                67                      
system.cpu03.kern.mode_good::user                  67                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel        913718500     99.11%     99.11% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user            8194500      0.89%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements            2200                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         446.626028                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            121690                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            2665                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           45.662289                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   446.626028                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.872316                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.872316                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          463                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           83438                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          83438                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data        24083                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         24083                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data        13158                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        13158                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          443                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          463                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          463                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data        37241                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          37241                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data        37241                       # number of overall hits
system.cpu03.dcache.overall_hits::total         37241                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data         1712                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1712                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          620                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          620                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           47                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           16                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data         2332                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2332                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data         2332                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2332                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data        25795                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        25795                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data        13778                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        13778                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          479                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          479                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data        39573                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        39573                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data        39573                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        39573                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.066369                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.066369                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.044999                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.044999                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.095918                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.095918                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.033403                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.033403                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.058929                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.058929                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.058929                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.058929                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          949                       # number of writebacks
system.cpu03.dcache.writebacks::total             949                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1410                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           8562387                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1922                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         4454.936004                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          468                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          290336                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         290336                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst       143053                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        143053                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst       143053                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         143053                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst       143053                       # number of overall hits
system.cpu03.icache.overall_hits::total        143053                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1410                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1410                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1410                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1410                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1410                       # number of overall misses
system.cpu03.icache.overall_misses::total         1410                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst       144463                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       144463                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst       144463                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       144463                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst       144463                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       144463                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.009760                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.009760                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.009760                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.009760                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.009760                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.009760                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1410                       # number of writebacks
system.cpu03.icache.writebacks::total            1410                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     1232                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    250     49.31%     49.31% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     1      0.20%     49.51% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.20%     49.70% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   255     50.30%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                507                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     248     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    247     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 497                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             1130129500     99.12%     99.12% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                 49000      0.00%     99.12% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                112000      0.01%     99.13% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31               9890500      0.87%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         1140181000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.968627                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.980276                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   12                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  15      2.52%      2.52% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  53      8.89%     11.41% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.17%     11.58% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 404     67.79%     79.36% # number of callpals executed
system.cpu04.kern.callpal::rdps                     3      0.50%     79.87% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.17%     80.03% # number of callpals executed
system.cpu04.kern.callpal::rti                    101     16.95%     96.98% # number of callpals executed
system.cpu04.kern.callpal::callsys                 15      2.52%     99.50% # number of callpals executed
system.cpu04.kern.callpal::imb                      3      0.50%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  596                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             153                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                96                      
system.cpu04.kern.mode_good::user                  97                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel       1068729000     93.40%     93.40% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           75501500      6.60%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements           12650                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         442.848922                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            233787                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           13162                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           17.762270                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.848922                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.864939                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.864939                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0          452                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          358264                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         358264                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        77190                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         77190                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        80153                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        80153                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         1169                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1169                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         1266                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1266                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       157343                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         157343                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       157343                       # number of overall hits
system.cpu04.dcache.overall_hits::total        157343                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         5857                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         5857                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         6897                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         6897                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          142                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          142                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           29                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data        12754                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        12754                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data        12754                       # number of overall misses
system.cpu04.dcache.overall_misses::total        12754                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        83047                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        83047                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        87050                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        87050                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         1311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         1311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         1295                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         1295                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       170097                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       170097                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       170097                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       170097                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.070526                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.070526                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.079230                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.079230                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.108314                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.108314                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.022394                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.022394                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.074981                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.074981                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.074981                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.074981                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         8173                       # number of writebacks
system.cpu04.dcache.writebacks::total            8173                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            4591                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.944447                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           6960419                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            5102                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1364.253038                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.944447                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999891                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999891                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          919028                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         919028                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       452626                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        452626                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       452626                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         452626                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       452626                       # number of overall hits
system.cpu04.icache.overall_hits::total        452626                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         4592                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4592                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         4592                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4592                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         4592                       # number of overall misses
system.cpu04.icache.overall_misses::total         4592                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       457218                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       457218                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       457218                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       457218                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       457218                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       457218                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.010043                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.010043                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.010043                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.010043                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.010043                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.010043                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         4591                       # number of writebacks
system.cpu04.icache.writebacks::total            4591                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                      6     28.57%     28.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     1      4.76%     33.33% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      4.76%     38.10% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                       6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              945328000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31                567000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          946108500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu05.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu05.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                   21                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements              17                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.814717                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs            584530                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             435                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs         1343.747126                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   424.814717                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.829716                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829716                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          303                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            1616                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           1616                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data          467                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total           467                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data          234                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          234                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           15                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data            3                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data          701                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total            701                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data          701                       # number of overall hits
system.cpu05.dcache.overall_hits::total           701                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data           48                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data            6                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            3                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data           54                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           54                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data           54                       # number of overall misses
system.cpu05.dcache.overall_misses::total           54                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data          515                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total          515                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data          755                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total          755                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data          755                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total          755                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.093204                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.093204                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.025000                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.025000                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.071523                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.071523                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.071523                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.071523                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu05.dcache.writebacks::total               7                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              92                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs          10220273                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             604                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs        16920.981788                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          512                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          215                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            4468                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           4468                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst         2096                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          2096                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst         2096                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           2096                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst         2096                       # number of overall hits
system.cpu05.icache.overall_hits::total          2096                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst           92                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst           92                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst           92                       # number of overall misses
system.cpu05.icache.overall_misses::total           92                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst         2188                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         2188                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst         2188                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         2188                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst         2188                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         2188                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.042048                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.042048                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.042048                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.042048                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.042048                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.042048                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           92                       # number of writebacks
system.cpu05.icache.writebacks::total              92                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             1002985500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                 49000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31                563000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         1003762000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu06.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu06.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                   19                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements               3                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         388.102794                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            118623                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             321                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          369.542056                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   388.102794                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.758013                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.758013                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          313                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            1346                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           1346                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data          410                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total           410                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data          232                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          232                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data            7                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data            4                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data          642                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total            642                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data          642                       # number of overall hits
system.cpu06.dcache.overall_hits::total           642                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data            6                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data            3                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data            5                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data            9                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total            9                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data            9                       # number of overall misses
system.cpu06.dcache.overall_misses::total            9                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data          416                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total          416                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data          651                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total          651                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data          651                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total          651                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.014423                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.014423                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.012766                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.012766                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.013825                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.013825                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.013825                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.013825                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            367657                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             512                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          718.080078                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            3842                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           3842                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst         1921                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          1921                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst         1921                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           1921                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst         1921                       # number of overall hits
system.cpu06.icache.overall_hits::total          1921                       # number of overall hits
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst         1921                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         1921                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst         1921                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         1921                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst         1921                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         1921                       # number of overall (read+write) accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      6     28.57%     28.57% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     1      4.76%     33.33% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      4.76%     38.10% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              938728500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31                567000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          939509000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu07.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu07.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                   21                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements              12                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         427.597606                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            192938                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             429                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          449.738928                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   427.597606                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.835152                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.835152                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          312                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            1578                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           1578                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data          463                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total           463                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data          237                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          237                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           14                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            4                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          700                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            700                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          700                       # number of overall hits
system.cpu07.dcache.overall_hits::total           700                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data           40                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            3                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data           43                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           43                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data           43                       # number of overall misses
system.cpu07.dcache.overall_misses::total           43                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data          503                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total          503                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          743                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          743                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          743                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          743                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.079523                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.079523                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.012500                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.012500                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.057873                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.057873                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.057873                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.057873                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu07.dcache.writebacks::total               3                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              92                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           9538996                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             604                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs        15793.039735                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          512                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          200                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            4408                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           4408                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst         2066                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          2066                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst         2066                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           2066                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst         2066                       # number of overall hits
system.cpu07.icache.overall_hits::total          2066                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst           92                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst           92                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst           92                       # number of overall misses
system.cpu07.icache.overall_misses::total           92                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst         2158                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         2158                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst         2158                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         2158                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst         2158                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         2158                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.042632                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.042632                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.042632                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.042632                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.042632                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.042632                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           92                       # number of writebacks
system.cpu07.icache.writebacks::total              92                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      6     28.57%     28.57% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     1      4.76%     33.33% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      4.76%     38.10% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              939959000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31                567000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          940739500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu08.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu08.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                   21                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements              19                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         423.585017                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            640479                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             428                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs         1496.446262                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   423.585017                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.827314                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.827314                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses            1553                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses           1553                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data          451                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total           451                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data          237                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          237                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data           12                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            5                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          688                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            688                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          688                       # number of overall hits
system.cpu08.dcache.overall_hits::total           688                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data           40                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data            3                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            3                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            4                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data           43                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total           43                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data           43                       # number of overall misses
system.cpu08.dcache.overall_misses::total           43                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data          491                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total          491                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          731                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          731                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          731                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          731                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.081466                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.081466                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.012500                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.012500                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.444444                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.444444                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.058824                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.058824                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.058824                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.058824                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu08.dcache.writebacks::total               8                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              89                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           5918243                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             601                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         9847.326123                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          197                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          226                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses            4345                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses           4345                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst         2039                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          2039                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst         2039                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           2039                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst         2039                       # number of overall hits
system.cpu08.icache.overall_hits::total          2039                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst           89                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst           89                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           89                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst           89                       # number of overall misses
system.cpu08.icache.overall_misses::total           89                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst         2128                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         2128                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst         2128                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         2128                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst         2128                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         2128                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.041823                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.041823                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.041823                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.041823                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.041823                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.041823                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           89                       # number of writebacks
system.cpu08.icache.writebacks::total              89                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             1002985500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                 49000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31                563000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         1003762000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu09.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu09.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                   19                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               4                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         384.955912                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            116932                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             380                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          307.715789                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   384.955912                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.751867                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.751867                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses            1520                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses           1520                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data          465                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total           465                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data          232                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          232                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data           12                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            4                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          697                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            697                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          697                       # number of overall hits
system.cpu09.dcache.overall_hits::total           697                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data           23                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data            3                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            3                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            5                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data           26                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total           26                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data           26                       # number of overall misses
system.cpu09.dcache.overall_misses::total           26                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data          488                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total          488                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          723                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          723                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          723                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          723                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.047131                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.047131                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.012766                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.012766                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.035961                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.035961                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.035961                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.035961                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            362928                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             512                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          708.843750                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst           35                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst          477                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.068359                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.931641                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses            4196                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses           4196                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst         2098                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          2098                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst         2098                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           2098                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst         2098                       # number of overall hits
system.cpu09.icache.overall_hits::total          2098                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst         2098                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         2098                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst         2098                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         2098                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst         2098                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         2098                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      6     28.57%     28.57% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     1      4.76%     33.33% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      4.76%     38.10% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              939692000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31                567000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          940472500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu10.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu10.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                   21                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements              20                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         433.895155                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            567814                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             444                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs         1278.860360                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   433.895155                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.847451                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.847451                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            1497                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           1497                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data          433                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total           433                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data          234                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          234                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data           11                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            4                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          667                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            667                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          667                       # number of overall hits
system.cpu10.dcache.overall_hits::total           667                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data           34                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data            6                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            5                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data           40                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           40                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data           40                       # number of overall misses
system.cpu10.dcache.overall_misses::total           40                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data          467                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total          467                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          707                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          707                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          707                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          707                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.072805                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.072805                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.025000                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.025000                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.056577                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.056577                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.056577                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.056577                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu10.dcache.writebacks::total               7                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              92                       # number of replacements
system.cpu10.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           7598477                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             604                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        12580.259934                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst          512                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          210                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            4228                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           4228                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst         1976                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          1976                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst         1976                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           1976                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst         1976                       # number of overall hits
system.cpu10.icache.overall_hits::total          1976                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst           92                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst           92                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst           92                       # number of overall misses
system.cpu10.icache.overall_misses::total           92                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst         2068                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         2068                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst         2068                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         2068                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst         2068                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         2068                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.044487                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.044487                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.044487                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.044487                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.044487                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.044487                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           92                       # number of writebacks
system.cpu10.icache.writebacks::total              92                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      6     28.57%     28.57% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     1      4.76%     33.33% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      4.76%     38.10% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              943911000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31                567000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          944691500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu11.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu11.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                   21                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements              17                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         428.318384                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1114477                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             435                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs         2562.016092                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   428.318384                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.836559                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.836559                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            1466                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           1466                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data          425                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total           425                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data          235                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          235                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data           10                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            4                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          660                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            660                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          660                       # number of overall hits
system.cpu11.dcache.overall_hits::total           660                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data           30                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           30                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data            5                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            5                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data           35                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           35                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data           35                       # number of overall misses
system.cpu11.dcache.overall_misses::total           35                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data          455                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total          455                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          695                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          695                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          695                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          695                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.065934                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.065934                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.020833                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.020833                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.050360                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.050360                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.050360                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.050360                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu11.dcache.writebacks::total              10                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              89                       # number of replacements
system.cpu11.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           8308077                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             601                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        13823.755408                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst            3                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst          509                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.005859                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.994141                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            4165                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           4165                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst         1949                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          1949                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst         1949                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           1949                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst         1949                       # number of overall hits
system.cpu11.icache.overall_hits::total          1949                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst           89                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst           89                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           89                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst           89                       # number of overall misses
system.cpu11.icache.overall_misses::total           89                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst         2038                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         2038                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst         2038                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         2038                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst         2038                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         2038                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.043670                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.043670                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.043670                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.043670                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.043670                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.043670                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           89                       # number of writebacks
system.cpu11.icache.writebacks::total              89                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      6     28.57%     28.57% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     1      4.76%     33.33% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      4.76%     38.10% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              941812500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31                567000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          942593000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu12.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu12.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                   21                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements              12                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         423.677240                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            500555                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             428                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs         1169.521028                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   423.677240                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.827495                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.827495                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          308                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            1435                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           1435                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data          417                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total           417                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data          236                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          236                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            9                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            4                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          653                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            653                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          653                       # number of overall hits
system.cpu12.dcache.overall_hits::total           653                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data           26                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           26                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data            4                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            5                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data           30                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           30                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data           30                       # number of overall misses
system.cpu12.dcache.overall_misses::total           30                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data          443                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total          443                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          683                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          683                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          683                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          683                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.058691                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.058691                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.016667                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.016667                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.043924                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.043924                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.043924                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.043924                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu12.dcache.writebacks::total               5                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements              89                       # number of replacements
system.cpu12.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           6102222                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             601                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        10153.447587                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst          512                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          198                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          225                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            4105                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           4105                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst         1919                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          1919                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst         1919                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           1919                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst         1919                       # number of overall hits
system.cpu12.icache.overall_hits::total          1919                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst           89                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst           89                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           89                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst           89                       # number of overall misses
system.cpu12.icache.overall_misses::total           89                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst         2008                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         2008                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst         2008                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         2008                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst         2008                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         2008                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.044323                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.044323                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.044323                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.044323                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.044323                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.044323                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks           89                       # number of writebacks
system.cpu12.icache.writebacks::total              89                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      6     28.57%     28.57% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     1      4.76%     33.33% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      4.76%     38.10% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              937791500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31                567000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          938572000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu13.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu13.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                   21                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements              15                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         395.807818                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             83864                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             392                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          213.938776                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   395.807818                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.773062                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.773062                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            1407                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           1407                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data          406                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total           406                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data          235                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          235                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            8                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            3                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          641                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            641                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          641                       # number of overall hits
system.cpu13.dcache.overall_hits::total           641                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data           25                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            5                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            6                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data           30                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           30                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data           30                       # number of overall misses
system.cpu13.dcache.overall_misses::total           30                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data          431                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total          431                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          671                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          671                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          671                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          671                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.058005                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.058005                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.020833                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.020833                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.044709                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.044709                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.044709                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.044709                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu13.dcache.writebacks::total               3                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              89                       # number of replacements
system.cpu13.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           6395145                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             601                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        10640.840266                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst          512                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst            1                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          171                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          252                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            4045                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           4045                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst         1889                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          1889                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst         1889                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           1889                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst         1889                       # number of overall hits
system.cpu13.icache.overall_hits::total          1889                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst           89                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst           89                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           89                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst           89                       # number of overall misses
system.cpu13.icache.overall_misses::total           89                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst         1978                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         1978                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst         1978                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         1978                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst         1978                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         1978                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.044995                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.044995                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.044995                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.044995                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.044995                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.044995                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           89                       # number of writebacks
system.cpu13.icache.writebacks::total              89                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      6     28.57%     28.57% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     1      4.76%     33.33% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      4.76%     38.10% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              941047000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31                567000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          941827500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu14.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu14.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                   21                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements              13                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         429.034786                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs            186553                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             425                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs          438.948235                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   429.034786                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.837959                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.837959                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          308                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            1378                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           1378                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data          397                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total           397                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data          236                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          236                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            7                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            3                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          633                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            633                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          633                       # number of overall hits
system.cpu14.dcache.overall_hits::total           633                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data           22                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            4                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            6                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data           26                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           26                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data           26                       # number of overall misses
system.cpu14.dcache.overall_misses::total           26                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data          419                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total          419                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          659                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          659                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          659                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          659                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.052506                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.052506                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.016667                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.016667                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.039454                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.039454                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.039454                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.039454                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu14.dcache.writebacks::total               4                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              93                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          10727943                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             605                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        17732.137190                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst            2                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst          510                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.003906                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.996094                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            3989                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           3989                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst         1855                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          1855                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst         1855                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           1855                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst         1855                       # number of overall hits
system.cpu14.icache.overall_hits::total          1855                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst           93                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           93                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst           93                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           93                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst           93                       # number of overall misses
system.cpu14.icache.overall_misses::total           93                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst         1948                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         1948                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst         1948                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         1948                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst         1948                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         1948                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.047741                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.047741                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.047741                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.047741                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.047741                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.047741                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           93                       # number of writebacks
system.cpu14.icache.writebacks::total              93                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      5     23.81%     23.81% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     1      4.76%     28.57% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      9.52%     38.10% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       5     38.46%     38.46% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      1      7.69%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     15.38%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              936302000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                553000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          937099000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu15.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu15.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                   21                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements              75                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         432.158513                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             38825                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             498                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           77.961847                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   432.158513                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.844060                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.844060                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          232                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            3511                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           3511                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data         1109                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          1109                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data          483                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          483                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            6                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            3                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data         1592                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           1592                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data         1592                       # number of overall hits
system.cpu15.dcache.overall_hits::total          1592                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data           84                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           16                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            5                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data          100                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          100                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data          100                       # number of overall misses
system.cpu15.dcache.overall_misses::total          100                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data         1193                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         1193                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data          499                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          499                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data         1692                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         1692                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data         1692                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         1692                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.070411                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.070411                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.032064                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.032064                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.059102                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.059102                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.059102                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.059102                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu15.dcache.writebacks::total              14                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              96                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           9878714                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             608                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        16247.884868                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst            2                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst          510                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.003906                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.996094                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          195                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          229                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           12340                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          12340                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst         6026                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          6026                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst         6026                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           6026                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst         6026                       # number of overall hits
system.cpu15.icache.overall_hits::total          6026                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst           96                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           96                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst           96                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           96                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst           96                       # number of overall misses
system.cpu15.icache.overall_misses::total           96                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst         6122                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         6122                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst         6122                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         6122                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst         6122                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         6122                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.015681                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.015681                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.015681                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.015681                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.015681                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.015681                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           96                       # number of writebacks
system.cpu15.icache.writebacks::total              96                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 424                       # Transaction distribution
system.iobus.trans_dist::WriteResp                424                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2614                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2614                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     27485                       # number of replacements
system.l2.tags.tagsinuse                  4034.258250                       # Cycle average of tags in use
system.l2.tags.total_refs                       64606                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31537                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.048578                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      843.659327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst    30.565617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     8.534437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     1.016339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst   593.652983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data  1879.270112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst    60.199607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data    71.297242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst   194.893368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   335.019774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     0.290782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data     1.113856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     0.295160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data     0.953932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data     0.000002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     0.546578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     1.076087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data     0.945119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data     0.793005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data     1.477276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     1.469241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     1.718794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     3.256449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     2.213161                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.205972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.007462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.002084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.144935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.458806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.014697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.017407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.047581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.081792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.000272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.000233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.000133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.000194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.000361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.000420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.000795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984926                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4052                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1011                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2952                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989258                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    645546                       # Number of tag accesses
system.l2.tags.data_accesses                   645546                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        17234                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17234                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         7961                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7961                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus02.data          577                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          479                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1098                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst          117                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst           89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst         1968                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst          838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst         2867                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst           92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst           92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst           89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst           90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst           89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst           89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst           89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst           77                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst           57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6643                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data           26                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data           13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data         3357                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data          770                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         2604                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data           13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data           11                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data           13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data           10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data           12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data           23                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6899                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst          117                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data           26                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst           89                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data           13                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst         1968                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data         3934                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst          838                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data          812                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst         2867                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         3083                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst           92                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst           92                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst           89                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data           13                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst           90                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data           11                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst           89                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data           13                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst           89                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data           10                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst           89                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst           77                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data           12                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst           57                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data           23                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14640                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst          117                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data           26                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst           89                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data           13                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst         1968                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data         3934                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst          838                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data          812                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst         2867                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         3083                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst           92                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data           14                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data            3                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst           92                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data           14                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst           89                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data           13                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data            2                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst           90                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data           11                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst           89                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data           13                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst           89                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data           10                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst           89                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data           14                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst           77                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data           12                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst           57                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data           23                       # number of overall hits
system.l2.overall_hits::total                   14640                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data           42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                106                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               39                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data         2237                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data          551                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         6372                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9183                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst          125                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst         3601                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst          572                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         1725                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6080                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data         7401                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data          806                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         3259                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data            7                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data            7                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data            8                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data            7                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data           10                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11558                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst          125                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data            5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst         3601                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data         9638                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst          572                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data         1357                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst         1725                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         9631                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data            8                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data            7                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data            7                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data            8                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data            4                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data            6                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data           17                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26821                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst          125                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data           39                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data            5                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst         3601                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data         9638                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst          572                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data         1357                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst         1725                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         9631                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data            8                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data            2                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data            7                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data           11                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data            7                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data            8                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data            4                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data            6                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data           17                       # number of overall misses
system.l2.overall_misses::total                 26821                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        17234                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17234                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         7961                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7961                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              117                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data         2814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data          593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         6851                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10281                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst          242                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst           89                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst         5569                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst         1410                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         4592                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst           92                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst           92                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst           89                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst           92                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst           89                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst           89                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst           89                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst           93                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst           96                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          12723                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data           57                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data           17                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data        10758                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data         1576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         5863                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data           21                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data           16                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data           20                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data           18                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data           17                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data           18                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data           18                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18457                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst          242                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data           65                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst           89                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst         5569                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data        13572                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst         1410                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data         2169                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         4592                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data        12714                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst           92                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data           22                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst           92                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst           89                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst           92                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data           22                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst           89                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst           89                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst           89                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst           93                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst           96                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41461                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst          242                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data           65                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst           89                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst         5569                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data        13572                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst         1410                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data         2169                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         4592                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data        12714                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst           92                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data           22                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst           92                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst           89                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst           92                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data           22                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst           89                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst           89                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst           89                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst           93                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst           96                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41461                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.905983                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.886364                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.794954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.929174                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.930083                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.893201                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.516529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.646615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.405674                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.375653                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.021739                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.172043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.406250                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.477875                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.543860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.235294                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.687953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.511421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.555859                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.125000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.350000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.421053                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.277778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.411765                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.222222                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.303030                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.626212                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.516529                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.600000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.277778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.646615                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.710139                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.405674                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.625634                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.375653                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.757511                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.363636                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.125000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.350000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.021739                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.350000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.444444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.172043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.406250                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.425000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.646897                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.516529                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.600000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.277778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.646615                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.710139                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.405674                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.625634                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.375653                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.757511                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.363636                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.125000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.350000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.021739                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.350000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.444444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.172043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.406250                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.425000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.646897                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9624                       # number of writebacks
system.l2.writebacks::total                      9624                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 552                       # Transaction distribution
system.membus.trans_dist::ReadResp              18190                       # Transaction distribution
system.membus.trans_dist::WriteReq                424                       # Transaction distribution
system.membus.trans_dist::WriteResp               424                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9624                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              202                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            151                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             153                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9227                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9175                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17638                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        77328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        79280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  79280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2614                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2331968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2334582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2334582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             51338                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   51338    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               51338                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              25096                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             14512                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              39608                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             13864                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         13864                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles                1893493                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            127372                       # Number of instructions committed
system.switch_cpus00.committedOps              127372                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       122331                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             11600                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts         8590                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             122331                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       155514                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes        94716                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               39794                       # number of memory refs
system.switch_cpus00.num_load_insts             25280                       # Number of load instructions
system.switch_cpus00.num_store_insts            14514                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     1746677.061551                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     146815.938449                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.077537                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.922463                       # Percentage of idle cycles
system.switch_cpus00.Branches                   21875                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          573      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu           81196     63.75%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::IntMult             99      0.08%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          27354     21.48%     85.75% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         14516     11.40%     97.15% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         3634      2.85%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           127372                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                559                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits               260                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                819                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits               319                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles                1886688                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts              2248                       # Number of instructions committed
system.switch_cpus01.committedOps                2248                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses         2142                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts          281                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts               2142                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads         2788                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes         1598                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 821                       # number of memory refs
system.switch_cpus01.num_load_insts               559                       # Number of load instructions
system.switch_cpus01.num_store_insts              262                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     1884108.340288                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles      2579.659712                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001367                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998633                       # Percentage of idle cycles
system.switch_cpus01.Branches                     413                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            9      0.40%      0.40% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu            1291     57.43%     57.83% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              5      0.22%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     58.05% # Class of executed instruction
system.switch_cpus01.op_class::MemRead            579     25.76%     83.81% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite           262     11.65%     95.46% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess          102      4.54%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total             2248                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits             206833                       # DTB read hits
system.switch_cpus02.dtb.read_misses              366                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses         106894                       # DTB read accesses
system.switch_cpus02.dtb.write_hits            124762                       # DTB write hits
system.switch_cpus02.dtb.write_misses              30                       # DTB write misses
system.switch_cpus02.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses         68034                       # DTB write accesses
system.switch_cpus02.dtb.data_hits             331595                       # DTB hits
system.switch_cpus02.dtb.data_misses              396                       # DTB misses
system.switch_cpus02.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus02.dtb.data_accesses         174928                       # DTB accesses
system.switch_cpus02.itb.fetch_hits            526664                       # ITB hits
system.switch_cpus02.itb.fetch_misses             299                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses        526963                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles                1232699                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts           1093727                       # Number of instructions committed
system.switch_cpus02.committedOps             1093727                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses      1054691                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses         1009                       # Number of float alu accesses
system.switch_cpus02.num_func_calls             29343                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts       157406                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts            1054691                       # number of integer instructions
system.switch_cpus02.num_fp_insts                1009                       # number of float instructions
system.switch_cpus02.num_int_register_reads      1410172                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes       765178                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads          607                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes          549                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs              332313                       # number of memory refs
system.switch_cpus02.num_load_insts            207446                       # Number of load instructions
system.switch_cpus02.num_store_insts           124867                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     411404.706404                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     821294.293596                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.666257                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.333743                       # Percentage of idle cycles
system.switch_cpus02.Branches                  194640                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass        20447      1.87%      1.87% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu          718669     65.68%     67.55% # Class of executed instruction
system.switch_cpus02.op_class::IntMult           1591      0.15%     67.70% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     67.70% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd           195      0.02%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             1      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt            52      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv            31      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus02.op_class::MemRead         215924     19.73%     87.46% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite        125154     11.44%     98.90% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        12070      1.10%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total          1094135                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits              25739                       # DTB read hits
system.switch_cpus03.dtb.read_misses              327                       # DTB read misses
system.switch_cpus03.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses           1826                       # DTB read accesses
system.switch_cpus03.dtb.write_hits             14162                       # DTB write hits
system.switch_cpus03.dtb.write_misses              38                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus03.dtb.data_hits              39901                       # DTB hits
system.switch_cpus03.dtb.data_misses              365                       # DTB misses
system.switch_cpus03.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus03.dtb.data_accesses           2701                       # DTB accesses
system.switch_cpus03.itb.fetch_hits             23454                       # ITB hits
system.switch_cpus03.itb.fetch_misses             125                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses         23579                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles                1890509                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts            144077                       # Number of instructions committed
system.switch_cpus03.committedOps              144077                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses       138601                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              2945                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts        18179                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts             138601                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 297                       # number of float instructions
system.switch_cpus03.num_int_register_reads       183555                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes       104952                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs               41011                       # number of memory refs
system.switch_cpus03.num_load_insts             26624                       # Number of load instructions
system.switch_cpus03.num_store_insts            14387                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     1724107.370726                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     166401.629274                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.088019                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.911981                       # Percentage of idle cycles
system.switch_cpus03.Branches                   22263                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass         2849      1.97%      1.97% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           92910     64.31%     66.29% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            116      0.08%     66.37% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     66.37% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            25      0.02%     66.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     66.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     66.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             3      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus03.op_class::MemRead          27682     19.16%     85.55% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite         14397      9.97%     95.51% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess         6481      4.49%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total           144463                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              83890                       # DTB read hits
system.switch_cpus04.dtb.read_misses              371                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses          34049                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             88295                       # DTB write hits
system.switch_cpus04.dtb.write_misses             106                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             172185                       # DTB hits
system.switch_cpus04.dtb.data_misses              477                       # DTB misses
system.switch_cpus04.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          49565                       # DTB accesses
system.switch_cpus04.itb.fetch_hits            162155                       # ITB hits
system.switch_cpus04.itb.fetch_misses             152                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses        162307                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                2280696                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            456736                       # Number of instructions committed
system.switch_cpus04.committedOps              456736                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       439631                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              8711                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        48585                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             439631                       # number of integer instructions
system.switch_cpus04.num_fp_insts                3618                       # number of float instructions
system.switch_cpus04.num_int_register_reads       631466                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       298496                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              173311                       # number of memory refs
system.switch_cpus04.num_load_insts             84729                       # Number of load instructions
system.switch_cpus04.num_store_insts            88582                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     1645678.402666                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     635017.597334                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.278431                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.721569                       # Percentage of idle cycles
system.switch_cpus04.Branches                   60222                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         9768      2.14%      2.14% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          260839     57.05%     59.19% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            515      0.11%     59.30% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     59.30% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd          1172      0.26%     59.55% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     59.55% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     59.55% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           227      0.05%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          86994     19.03%     78.63% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         88661     19.39%     98.02% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         9042      1.98%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           457218                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits                533                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits               258                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits                791                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits               319                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles                1892159                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts              2188                       # Number of instructions committed
system.switch_cpus05.committedOps                2188                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses         2084                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts          253                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts               2084                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads         2728                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes         1568                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs                 793                       # number of memory refs
system.switch_cpus05.num_load_insts               533                       # Number of load instructions
system.switch_cpus05.num_store_insts              260                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     1889640.973088                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles      2518.026912                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001331                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998669                       # Percentage of idle cycles
system.switch_cpus05.Branches                     383                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass            9      0.41%      0.41% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu            1259     57.54%     57.95% # Class of executed instruction
system.switch_cpus05.op_class::IntMult              5      0.23%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus05.op_class::MemRead            553     25.27%     83.46% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite           260     11.88%     95.34% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess          102      4.66%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total             2188                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits                425                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits               246                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits                671                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits               301                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles                2007526                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts              1921                       # Number of instructions committed
system.switch_cpus06.committedOps                1921                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses         1829                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts          142                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts               1829                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads         2452                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes         1427                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs                 673                       # number of memory refs
system.switch_cpus06.num_load_insts               425                       # Number of load instructions
system.switch_cpus06.num_store_insts              248                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     2005180.752210                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles      2345.247790                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.001168                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.998832                       # Percentage of idle cycles
system.switch_cpus06.Branches                     261                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass           11      0.57%      0.57% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu            1119     58.25%     58.82% # Class of executed instruction
system.switch_cpus06.op_class::IntMult              5      0.26%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus06.op_class::MemRead            444     23.11%     82.20% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite           248     12.91%     95.11% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess           94      4.89%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total             1921                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                519                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits               258                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                777                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits               319                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles                1878960                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts              2158                       # Number of instructions committed
system.switch_cpus07.committedOps                2158                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses         2056                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts          239                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts               2056                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads         2700                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes         1554                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 779                       # number of memory refs
system.switch_cpus07.num_load_insts               519                       # Number of load instructions
system.switch_cpus07.num_store_insts              260                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     1876493.853493                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles      2466.146507                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001313                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998687                       # Percentage of idle cycles
system.switch_cpus07.Branches                     367                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            9      0.42%      0.42% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu            1243     57.60%     58.02% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              5      0.23%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     58.25% # Class of executed instruction
system.switch_cpus07.op_class::MemRead            539     24.98%     83.23% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite           260     12.05%     95.27% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess          102      4.73%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total             2158                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                506                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits               257                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                763                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits               319                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles                1881421                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts              2128                       # Number of instructions committed
system.switch_cpus08.committedOps                2128                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses         2027                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts          225                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts               2027                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads         2670                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes         1539                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 765                       # number of memory refs
system.switch_cpus08.num_load_insts               506                       # Number of load instructions
system.switch_cpus08.num_store_insts              259                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     1878985.983943                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles      2435.016057                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001294                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998706                       # Percentage of idle cycles
system.switch_cpus08.Branches                     352                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            9      0.42%      0.42% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu            1227     57.66%     58.08% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              5      0.23%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus08.op_class::MemRead            526     24.72%     83.04% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite           259     12.17%     95.21% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess          102      4.79%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total             2128                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                503                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits               251                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                754                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits               301                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles                2007526                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts              2098                       # Number of instructions committed
system.switch_cpus09.committedOps                2098                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses         2000                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts          225                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts               2000                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads         2628                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes         1515                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 756                       # number of memory refs
system.switch_cpus09.num_load_insts               503                       # Number of load instructions
system.switch_cpus09.num_store_insts              253                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     2004964.437015                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles      2561.562985                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001276                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998724                       # Percentage of idle cycles
system.switch_cpus09.Branches                     350                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass           11      0.52%      0.52% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu            1213     57.82%     58.34% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              5      0.24%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     58.58% # Class of executed instruction
system.switch_cpus09.op_class::MemRead            522     24.88%     83.46% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite           253     12.06%     95.52% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           94      4.48%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total             2098                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                480                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits               255                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                735                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits               319                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles                1880887                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts              2068                       # Number of instructions committed
system.switch_cpus10.committedOps                2068                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses         1969                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts          197                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts               1969                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads         2610                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes         1509                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 737                       # number of memory refs
system.switch_cpus10.num_load_insts               480                       # Number of load instructions
system.switch_cpus10.num_store_insts              257                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     1878521.376619                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles      2365.623381                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001258                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998742                       # Percentage of idle cycles
system.switch_cpus10.Branches                     322                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            9      0.44%      0.44% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu            1195     57.79%     58.22% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              5      0.24%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     58.46% # Class of executed instruction
system.switch_cpus10.op_class::MemRead            500     24.18%     82.64% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite           257     12.43%     95.07% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess          102      4.93%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total             2068                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                467                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits               254                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                721                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits               319                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles                1889325                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts              2038                       # Number of instructions committed
system.switch_cpus11.committedOps                2038                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses         1940                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts          183                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts               1940                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads         2580                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes         1494                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 723                       # number of memory refs
system.switch_cpus11.num_load_insts               467                       # Number of load instructions
system.switch_cpus11.num_store_insts              256                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     1886983.268883                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles      2341.731117                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001239                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998761                       # Percentage of idle cycles
system.switch_cpus11.Branches                     307                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            9      0.44%      0.44% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu            1179     57.85%     58.29% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              5      0.25%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus11.op_class::MemRead            487     23.90%     82.43% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite           256     12.56%     95.00% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess          102      5.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total             2038                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                454                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits               253                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                707                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits               319                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles                1885128                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts              2008                       # Number of instructions committed
system.switch_cpus12.committedOps                2008                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses         1911                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts          169                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts               1911                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads         2550                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes         1479                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 709                       # number of memory refs
system.switch_cpus12.num_load_insts               454                       # Number of load instructions
system.switch_cpus12.num_store_insts              255                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     1882825.899099                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles      2302.100901                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001221                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998779                       # Percentage of idle cycles
system.switch_cpus12.Branches                     292                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            9      0.45%      0.45% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu            1163     57.92%     58.37% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              5      0.25%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus12.op_class::MemRead            474     23.61%     82.22% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite           255     12.70%     94.92% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess          102      5.08%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total             2008                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                441                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits               252                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                693                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits               319                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles                1877086                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts              1978                       # Number of instructions committed
system.switch_cpus13.committedOps                1978                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses         1882                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts          155                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts               1882                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads         2520                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes         1464                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 695                       # number of memory refs
system.switch_cpus13.num_load_insts               441                       # Number of load instructions
system.switch_cpus13.num_store_insts              254                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     1874828.001273                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles      2257.998727                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001203                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998797                       # Percentage of idle cycles
system.switch_cpus13.Branches                     277                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            9      0.46%      0.46% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu            1147     57.99%     58.44% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              5      0.25%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::MemRead            461     23.31%     82.00% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite           254     12.84%     94.84% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess          102      5.16%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total             1978                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                428                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits               251                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                679                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits               319                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles                1883597                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts              1948                       # Number of instructions committed
system.switch_cpus14.committedOps                1948                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses         1853                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts          141                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts               1853                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads         2490                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes         1449                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 681                       # number of memory refs
system.switch_cpus14.num_load_insts               428                       # Number of load instructions
system.switch_cpus14.num_store_insts              253                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     1881365.569279                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles      2231.430721                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001185                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998815                       # Percentage of idle cycles
system.switch_cpus14.Branches                     262                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            9      0.46%      0.46% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu            1131     58.06%     58.52% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              5      0.26%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus14.op_class::MemRead            448     23.00%     81.78% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite           253     12.99%     94.76% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess          102      5.24%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total             1948                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits               1201                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits               509                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits               1710                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits               319                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles                1874140                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts              6122                       # Number of instructions committed
system.switch_cpus15.committedOps                6122                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses         5974                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls               216                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts          596                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts               5974                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads         8446                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes         4788                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                1712                       # number of memory refs
system.switch_cpus15.num_load_insts              1201                       # Number of load instructions
system.switch_cpus15.num_store_insts              511                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     1867157.578946                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles      6982.421054                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.003726                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.996274                       # Percentage of idle cycles
system.switch_cpus15.Branches                     903                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass           13      0.21%      0.21% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu            4252     69.45%     69.67% # Class of executed instruction
system.switch_cpus15.op_class::IntMult             24      0.39%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     70.06% # Class of executed instruction
system.switch_cpus15.op_class::MemRead           1219     19.91%     89.97% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite           512      8.36%     98.33% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess          102      1.67%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total             6122                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        84400                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        37018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        12383                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4521                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2735                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1786                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                552                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             32611                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               424                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              424                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17234                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7961                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9141                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             205                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           156                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10333                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         12723                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19336                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         2200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side        15461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side        40848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         3372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         6445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        12172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        37581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side          142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side           37                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side          115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side           74                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side           85                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side           85                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side           76                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side          241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                121794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        19456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        11635                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         6208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side         3728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       633088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      1400603                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       125568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side       211424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       485120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      1346120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         6016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side         3792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side          528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         5888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side         2896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         5696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side         3280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side         1680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         5952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side         2960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         5696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side         2832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         5696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side         2192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         5696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side         1936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         6144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side         1808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         7552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side         6992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4328182                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           27485                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           112861                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.008843                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.197295                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  93260     82.63%     82.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7733      6.85%     89.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2452      2.17%     91.66% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    991      0.88%     92.54% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    493      0.44%     92.97% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    296      0.26%     93.23% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    289      0.26%     93.49% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    273      0.24%     93.73% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    297      0.26%     94.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    296      0.26%     94.26% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   358      0.32%     94.57% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   663      0.59%     95.16% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   953      0.84%     96.01% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  1436      1.27%     97.28% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  1001      0.89%     98.17% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  1999      1.77%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    71      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             112861                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
