INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab5_3/Lab5_3.srcs/sources_1/new/Decoder_3x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab5_3/Lab5_3.srcs/sim_1/new/Decoder_3x8_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_3x8_Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab5_3/Lab5_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
