strict digraph "" {
	node [label="\N"];
	"812:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f01261e8650>",
		fillcolor=firebrick,
		label="812:NS
crc_out_ff <= crc_unit_out;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f01261e8650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_806:AL"	 [def_var="['crc_out_ff']",
		label="Leaf_806:AL"];
	"812:NS" -> "Leaf_806:AL"	 [cond="[]",
		lineno=None];
	"808:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f01261e8850>",
		fillcolor=springgreen,
		label="808:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"809:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f01261e8990>",
		fillcolor=firebrick,
		label="809:NS
crc_out_ff <= RESET_CRC_OUT;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f01261e8990>]",
		style=filled,
		typ=NonblockingSubstitution];
	"808:IF" -> "809:NS"	 [cond="['rst_n']",
		label="(!rst_n)",
		lineno=808];
	"811:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f01261e88d0>",
		fillcolor=springgreen,
		label="811:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"808:IF" -> "811:IF"	 [cond="['rst_n']",
		label="!((!rst_n))",
		lineno=808];
	"806:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f01261e8b90>",
		clk_sens=False,
		fillcolor=gold,
		label="806:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst_n', 'RESET_CRC_OUT', 'crc_out_en', 'crc_unit_out']"];
	"807:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f01261e8c90>",
		fillcolor=turquoise,
		label="807:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"806:AL" -> "807:BL"	 [cond="[]",
		lineno=None];
	"809:NS" -> "Leaf_806:AL"	 [cond="[]",
		lineno=None];
	"807:BL" -> "808:IF"	 [cond="[]",
		lineno=None];
	"811:IF" -> "812:NS"	 [cond="['crc_out_en']",
		label=crc_out_en,
		lineno=811];
}
