Analysis & Synthesis report for PROJETO_5
Sat Nov 25 20:26:37 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_1:MOEDA_1|SUBTRATOR_7_BITS:SUB0"
 12. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_5:MOEDA_5|SUBTRATOR_7_BITS:SUB0"
 13. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_10:MOEDA_15|SUBTRATOR_7_BITS:SUB0"
 14. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_25:MOEDA_25|SUBTRATOR_7_BITS:SUB0"
 15. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_50:MOEDA_50|SUBTRATOR_7_BITS:SUB0"
 16. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF6"
 17. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF5"
 18. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF4"
 19. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF3"
 20. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF2"
 21. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF1"
 22. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF0"
 23. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|SUBTRATOR_7_BITS:SUB0|SUBTRATOR_1_BIT:FF0"
 24. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|SUBTRATOR_7_BITS:SUB0"
 25. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|M_J_7BITS:REG00|REGISTRADOR_7_BITS:C0"
 26. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|M_J_7BITS:REG00|mux_2x1_7BITS:U1"
 27. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|SUBTRATOR_10_BITS:SUBTRATOR|SUBTRATOR_1_BIT:FF0"
 28. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|SUBTRATOR_10_BITS:SUBTRATOR"
 29. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ|ffjk:FF2"
 30. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ|MUX_2x1_1bit:mx2"
 31. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ|ffjk:FF1"
 32. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ|MUX_2x1_1bit:mx1"
 33. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ|ffjk:FF0"
 34. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000"
 35. Port Connectivity Checks: "BLOCO_OPERACIONAL:U3"
 36. Port Connectivity Checks: "bnt_sincrono:U0|ffd:FFD2"
 37. Port Connectivity Checks: "bnt_sincrono:U0|ffd:FFD1"
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 25 20:26:37 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; PROJETO_5                                       ;
; Top-level Entity Name              ; MAQUINA_DE_TROCO                                ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 19                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; MAQUINA_DE_TROCO   ; PROJETO_5          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+-----------------------------------------+-----------------+-----------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type       ; File Name with Absolute Path                                      ; Library ;
+-----------------------------------------+-----------------+-----------------+-------------------------------------------------------------------+---------+
; arquivos VHDL/subtrator_10_bits.vhd     ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_10_bits.vhd     ;         ;
; arquivos VHDL/subtrator_7_bits.vhd      ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_7_bits.vhd      ;         ;
; arquivos VHDL/subtrator_1_bit.vhd       ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_1_bit.vhd       ;         ;
; arquivos VHDL/registrador_10_bits.vhd   ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_10_bits.vhd   ;         ;
; arquivos VHDL/registrador_7_bits.vhd    ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_7_bits.vhd    ;         ;
; arquivos VHDL/Mux_6x1.vhd               ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/Mux_6x1.vhd               ;         ;
; arquivos VHDL/mux_2x1_7BITS.vhd         ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/mux_2x1_7BITS.vhd         ;         ;
; arquivos VHDL/MUX_2x1_1bit.vhd          ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MUX_2x1_1bit.vhd          ;         ;
; arquivos VHDL/M_J_7BITS.vhd             ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/M_J_7BITS.vhd             ;         ;
; arquivos VHDL/ffjk.vhd                  ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/ffjk.vhd                  ;         ;
; arquivos VHDL/FFD.vhd                   ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/FFD.vhd                   ;         ;
; arquivos VHDL/Demux_1x6.vhd             ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/Demux_1x6.vhd             ;         ;
; arquivos VHDL/contador_up_dw_7_bits.vhd ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_up_dw_7_bits.vhd ;         ;
; arquivos VHDL/COMPARADOR_ZERO_10.vhd    ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_ZERO_10.vhd    ;         ;
; arquivos VHDL/COMPARADOR_ZERO_7.vhd     ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_ZERO_7.vhd     ;         ;
; arquivos VHDL/bnt_sincrono.vhd          ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/bnt_sincrono.vhd          ;         ;
; arquivos VHDL/contador_3_bits.vhd       ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_3_bits.vhd       ;         ;
; arquivos VHDL/VALOR_M.vhd               ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/VALOR_M.vhd               ;         ;
; arquivos VHDL/COMP_5.vhd                ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMP_5.vhd                ;         ;
; arquivos VHDL/REG_ESTADOS_2.vhd         ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/REG_ESTADOS_2.vhd         ;         ;
; arquivos VHDL/SINAL_ESTADO.vhd          ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/SINAL_ESTADO.vhd          ;         ;
; arquivos VHDL/VT.vhd                    ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/VT.vhd                    ;         ;
; arquivos VHDL/BLOCO_DE_CONTROLE.vhd     ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/BLOCO_DE_CONTROLE.vhd     ;         ;
; arquivos VHDL/BLOCO_OPERACIONAL.vhd     ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/BLOCO_OPERACIONAL.vhd     ;         ;
; arquivos VHDL/COFRE.vhd                 ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COFRE.vhd                 ;         ;
; arquivos VHDL/COMPARADOR_10_BITS.vhd    ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_10_BITS.vhd    ;         ;
; arquivos VHDL/MAQUINA_DE_TROCO.vhd      ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MAQUINA_DE_TROCO.vhd      ;         ;
; arquivos VHDL/mux_2x1_10BITS.vhd        ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/mux_2x1_10BITS.vhd        ;         ;
; arquivos VHDL/MOEDA_J_100.vhd           ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_100.vhd           ;         ;
; arquivos VHDL/MOEDA_J_50.vhd            ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_50.vhd            ;         ;
; arquivos VHDL/MOEDA_J_10.vhd            ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_10.vhd            ;         ;
; arquivos VHDL/MOEDA_J_5.vhd             ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_5.vhd             ;         ;
; arquivos VHDL/MOEDA_J_25.vhd            ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_25.vhd            ;         ;
; arquivos VHDL/MOEDA_J_1.vhd             ; yes             ; User VHDL File  ; D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J_1.vhd             ;         ;
+-----------------------------------------+-----------------+-----------------+-------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 19    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |MAQUINA_DE_TROCO          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 19   ; 0            ; |MAQUINA_DE_TROCO   ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                    ;
+----------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------+----------------------------------------+
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_1:MOEDA_1|contador_up_dw_7_bits:CONT_M|ffjk:FF6|qS     ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_1:MOEDA_1|contador_up_dw_7_bits:CONT_M|ffjk:FF5|qS     ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_1:MOEDA_1|contador_up_dw_7_bits:CONT_M|ffjk:FF4|qS     ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_1:MOEDA_1|contador_up_dw_7_bits:CONT_M|ffjk:FF3|qS     ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_1:MOEDA_1|contador_up_dw_7_bits:CONT_M|ffjk:FF2|qS     ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_1:MOEDA_1|contador_up_dw_7_bits:CONT_M|ffjk:FF1|qS     ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_1:MOEDA_1|contador_up_dw_7_bits:CONT_M|ffjk:FF0|qS     ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_5:MOEDA_5|contador_up_dw_7_bits:CONT_M|ffjk:FF6|qS     ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_5:MOEDA_5|contador_up_dw_7_bits:CONT_M|ffjk:FF5|qS     ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_5:MOEDA_5|contador_up_dw_7_bits:CONT_M|ffjk:FF4|qS     ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_5:MOEDA_5|contador_up_dw_7_bits:CONT_M|ffjk:FF3|qS     ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_5:MOEDA_5|contador_up_dw_7_bits:CONT_M|ffjk:FF2|qS     ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_5:MOEDA_5|contador_up_dw_7_bits:CONT_M|ffjk:FF1|qS     ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_5:MOEDA_5|contador_up_dw_7_bits:CONT_M|ffjk:FF0|qS     ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_10:MOEDA_15|contador_up_dw_7_bits:CONT_M|ffjk:FF6|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_10:MOEDA_15|contador_up_dw_7_bits:CONT_M|ffjk:FF5|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_10:MOEDA_15|contador_up_dw_7_bits:CONT_M|ffjk:FF4|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_10:MOEDA_15|contador_up_dw_7_bits:CONT_M|ffjk:FF3|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_10:MOEDA_15|contador_up_dw_7_bits:CONT_M|ffjk:FF2|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_10:MOEDA_15|contador_up_dw_7_bits:CONT_M|ffjk:FF1|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_10:MOEDA_15|contador_up_dw_7_bits:CONT_M|ffjk:FF0|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_25:MOEDA_25|contador_up_dw_7_bits:CONT_M|ffjk:FF6|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_25:MOEDA_25|contador_up_dw_7_bits:CONT_M|ffjk:FF5|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_25:MOEDA_25|contador_up_dw_7_bits:CONT_M|ffjk:FF4|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_25:MOEDA_25|contador_up_dw_7_bits:CONT_M|ffjk:FF3|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_25:MOEDA_25|contador_up_dw_7_bits:CONT_M|ffjk:FF2|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_25:MOEDA_25|contador_up_dw_7_bits:CONT_M|ffjk:FF1|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_25:MOEDA_25|contador_up_dw_7_bits:CONT_M|ffjk:FF0|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_50:MOEDA_50|contador_up_dw_7_bits:CONT_M|ffjk:FF6|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_50:MOEDA_50|contador_up_dw_7_bits:CONT_M|ffjk:FF5|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_50:MOEDA_50|contador_up_dw_7_bits:CONT_M|ffjk:FF4|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_50:MOEDA_50|contador_up_dw_7_bits:CONT_M|ffjk:FF3|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_50:MOEDA_50|contador_up_dw_7_bits:CONT_M|ffjk:FF2|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_50:MOEDA_50|contador_up_dw_7_bits:CONT_M|ffjk:FF1|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_50:MOEDA_50|contador_up_dw_7_bits:CONT_M|ffjk:FF0|qS   ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF6|qS ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF5|qS ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF4|qS ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF3|qS ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF2|qS ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF1|qS ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF0|qS ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ|ffjk:FF2|qS                              ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ|ffjk:FF1|qS                              ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ|ffjk:FF0|qS                              ; Stuck at VCC due to stuck port preset  ;
; bnt_sincrono:U0|ffd:FFD2|q                                                                   ; Stuck at VCC due to stuck port preset  ;
; bnt_sincrono:U0|ffd:FFD1|q                                                                   ; Stuck at VCC due to stuck port preset  ;
; REG_ESTADOS_2:U2|ffd:U1|q                                                                    ; Stuck at VCC due to stuck port preset  ;
; REG_ESTADOS_2:U2|ffd:U0|q                                                                    ; Stuck at VCC due to stuck port preset  ;
; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF0|q                                ; Stuck at GND due to stuck port data_in ;
; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF1|q                                ; Stuck at GND due to stuck port data_in ;
; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF2|q                                ; Stuck at GND due to stuck port data_in ;
; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF3|q                                ; Stuck at GND due to stuck port data_in ;
; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF4|q                                ; Stuck at GND due to stuck port data_in ;
; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF5|q                                ; Stuck at GND due to stuck port data_in ;
; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF6|q                                ; Stuck at GND due to stuck port data_in ;
; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF7|q                                ; Stuck at GND due to stuck port data_in ;
; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF8|q                                ; Stuck at GND due to stuck port data_in ;
; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF9|q                                ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 59                                                       ;                                        ;
+----------------------------------------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                            ;
+------------------------------------------------------------------------------------------+--------------------------+------------------------------------------------------------------+
; Register name                                                                            ; Reason for Removal       ; Registers Removed due to This Register                           ;
+------------------------------------------------------------------------------------------+--------------------------+------------------------------------------------------------------+
; BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_1:MOEDA_1|contador_up_dw_7_bits:CONT_M|ffjk:FF3|qS ; Stuck at VCC             ; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF0|q,   ;
;                                                                                          ; due to stuck port preset ; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF1|q,   ;
;                                                                                          ;                          ; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF2|q,   ;
;                                                                                          ;                          ; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF3|q,   ;
;                                                                                          ;                          ; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF4|q,   ;
;                                                                                          ;                          ; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF5|q,   ;
;                                                                                          ;                          ; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF6|q,   ;
;                                                                                          ;                          ; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF7|q,   ;
;                                                                                          ;                          ; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF8|q,   ;
;                                                                                          ;                          ; BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000|ffd:FF9|q    ;
; BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ|ffjk:FF2|qS                          ; Stuck at VCC             ; BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ|ffjk:FF0|qS, ;
;                                                                                          ; due to stuck port preset ; REG_ESTADOS_2:U2|ffd:U0|q                                        ;
; bnt_sincrono:U0|ffd:FFD2|q                                                               ; Stuck at VCC             ; REG_ESTADOS_2:U2|ffd:U1|q                                        ;
;                                                                                          ; due to stuck port preset ;                                                                  ;
+------------------------------------------------------------------------------------------+--------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_1:MOEDA_1|SUBTRATOR_7_BITS:SUB0"              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_5:MOEDA_5|SUBTRATOR_7_BITS:SUB0"              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_10:MOEDA_15|SUBTRATOR_7_BITS:SUB0"            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_25:MOEDA_25|SUBTRATOR_7_BITS:SUB0"            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_50:MOEDA_50|SUBTRATOR_7_BITS:SUB0"            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF6" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                ;
; set  ; Input ; Info     ; Stuck at GND                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF5" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                ;
; set  ; Input ; Info     ; Stuck at GND                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF4" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                ;
; set  ; Input ; Info     ; Stuck at GND                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF3" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                ;
; set  ; Input ; Info     ; Stuck at GND                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF2" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                ;
; set  ; Input ; Info     ; Stuck at GND                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF1" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                ;
; set  ; Input ; Info     ; Stuck at GND                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M|ffjk:FF0" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                                ;
; set  ; Input ; Info     ; Stuck at GND                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|SUBTRATOR_7_BITS:SUB0|SUBTRATOR_1_BIT:FF0" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|SUBTRATOR_7_BITS:SUB0"          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|M_J_7BITS:REG00|REGISTRADOR_7_BITS:C0" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at VCC                                                                                ;
; set  ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|M_J_7BITS:REG00|mux_2x1_7BITS:U1" ;
+----------+-------+----------+------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------+
; eb[6..5] ; Input ; Info     ; Stuck at VCC                                                                       ;
; eb[4..3] ; Input ; Info     ; Stuck at GND                                                                       ;
; eb[1..0] ; Input ; Info     ; Stuck at GND                                                                       ;
; eb[2]    ; Input ; Info     ; Stuck at VCC                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|SUBTRATOR_10_BITS:SUBTRATOR|SUBTRATOR_1_BIT:FF0" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|SUBTRATOR_10_BITS:SUBTRATOR"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ|ffjk:FF2" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                   ;
; set  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ|MUX_2x1_1bit:mx2"               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; s    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ|ffjk:FF1" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                   ;
; set  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ|MUX_2x1_1bit:mx1"               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; s    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ|ffjk:FF0" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                   ;
; set  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at VCC                                          ;
; set  ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLOCO_OPERACIONAL:U3"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; i    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "bnt_sincrono:U0|ffd:FFD2" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; clr  ; Input ; Info     ; Stuck at GND               ;
; set  ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "bnt_sincrono:U0|ffd:FFD1" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; clr  ; Input ; Info     ; Stuck at GND               ;
; set  ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Nov 25 20:26:34 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PROJETO_5 -c PROJETO_5
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/subtrator_10_bits.vhd
    Info (12022): Found design unit 1: SUBTRATOR_10_BITS-ckt
    Info (12023): Found entity 1: SUBTRATOR_10_BITS
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/subtrator_7_bits.vhd
    Info (12022): Found design unit 1: SUBTRATOR_7_BITS-ckt
    Info (12023): Found entity 1: SUBTRATOR_7_BITS
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/subtrator_1_bit.vhd
    Info (12022): Found design unit 1: SUBTRATOR_1_BIT-ckt
    Info (12023): Found entity 1: SUBTRATOR_1_BIT
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/registrador_10_bits.vhd
    Info (12022): Found design unit 1: REGISTRADOR_10_BITS-ckt
    Info (12023): Found entity 1: REGISTRADOR_10_BITS
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/registrador_7_bits.vhd
    Info (12022): Found design unit 1: REGISTRADOR_7_BITS-ckt
    Info (12023): Found entity 1: REGISTRADOR_7_BITS
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/registrador_3_bits.vhd
    Info (12022): Found design unit 1: REGISTRADOR_3_BITS-ckt
    Info (12023): Found entity 1: REGISTRADOR_3_BITS
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/registrador_2_bits.vhd
    Info (12022): Found design unit 1: REGISTRADOR_2_BITS-ckt
    Info (12023): Found entity 1: REGISTRADOR_2_BITS
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/mux_6x1.vhd
    Info (12022): Found design unit 1: mux_6x1-ckt
    Info (12023): Found entity 1: mux_6x1
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/mux_2x1_7bits.vhd
    Info (12022): Found design unit 1: mux_2x1_7BITS-ckt
    Info (12023): Found entity 1: mux_2x1_7BITS
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/mux_2x1_1bit.vhd
    Info (12022): Found design unit 1: MUX_2x1_1bit-ckt
    Info (12023): Found entity 1: MUX_2x1_1bit
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/m_j_7bits.vhd
    Info (12022): Found design unit 1: M_J_7BITS-ckt
    Info (12023): Found entity 1: M_J_7BITS
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/ffjk.vhd
    Info (12022): Found design unit 1: ffjk-logica
    Info (12023): Found entity 1: ffjk
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/ffd.vhd
    Info (12022): Found design unit 1: ffd-logica
    Info (12023): Found entity 1: ffd
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/demux_1x6.vhd
    Info (12022): Found design unit 1: Demux_1x6-ckt
    Info (12023): Found entity 1: Demux_1x6
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/contador_up_dw_7_bits.vhd
    Info (12022): Found design unit 1: contador_up_dw_7_bits-ckt
    Info (12023): Found entity 1: contador_up_dw_7_bits
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/comparador_zero_10.vhd
    Info (12022): Found design unit 1: COMPARADOR_ZERO_10-CKT
    Info (12023): Found entity 1: COMPARADOR_ZERO_10
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/comparador_zero_7.vhd
    Info (12022): Found design unit 1: COMPARADOR_ZERO_7-CKT
    Info (12023): Found entity 1: COMPARADOR_ZERO_7
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/bnt_sincrono.vhd
    Info (12022): Found design unit 1: bnt_sincrono-ckt
    Info (12023): Found entity 1: bnt_sincrono
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/contador_3_bits.vhd
    Info (12022): Found design unit 1: contador_3_bits-ckt
    Info (12023): Found entity 1: contador_3_bits
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/valor_m.vhd
    Info (12022): Found design unit 1: VALOR_M-ckt
    Info (12023): Found entity 1: VALOR_M
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/comp_5.vhd
    Info (12022): Found design unit 1: COMP_5-CKT
    Info (12023): Found entity 1: COMP_5
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/reg_estados_2.vhd
    Info (12022): Found design unit 1: REG_ESTADOS_2-CKT
    Info (12023): Found entity 1: REG_ESTADOS_2
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/sinal_estado.vhd
    Info (12022): Found design unit 1: SINAL_ESTADO-CKT
    Info (12023): Found entity 1: SINAL_ESTADO
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/vt.vhd
    Info (12022): Found design unit 1: VT-ckt
    Info (12023): Found entity 1: VT
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/contador_7_bits.vhd
    Info (12022): Found design unit 1: contador_7_bits-ckt
    Info (12023): Found entity 1: contador_7_bits
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/bloco_de_controle.vhd
    Info (12022): Found design unit 1: BLOCO_DE_CONTROLE-CKT
    Info (12023): Found entity 1: BLOCO_DE_CONTROLE
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/bloco_operacional.vhd
    Info (12022): Found design unit 1: BLOCO_OPERACIONAL-CKT
    Info (12023): Found entity 1: BLOCO_OPERACIONAL
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/cofre.vhd
    Info (12022): Found design unit 1: COFRE-ckt
    Info (12023): Found entity 1: COFRE
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/comparador_10_bits.vhd
    Info (12022): Found design unit 1: COMPARADOR_10_BITS-CKT
    Info (12023): Found entity 1: COMPARADOR_10_BITS
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/maquina_de_troco.vhd
    Info (12022): Found design unit 1: MAQUINA_DE_TROCO-CKT
    Info (12023): Found entity 1: MAQUINA_DE_TROCO
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/ck_div.vhd
    Info (12022): Found design unit 1: ck_div-logica
    Info (12023): Found entity 1: ck_div
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/mux_2x1_10bits.vhd
    Info (12022): Found design unit 1: mux_2x1_10BITS-ckt
    Info (12023): Found entity 1: mux_2x1_10BITS
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/moeda_j_100.vhd
    Info (12022): Found design unit 1: MOEDA_J_100-CKT
    Info (12023): Found entity 1: MOEDA_J_100
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/moeda_j_50.vhd
    Info (12022): Found design unit 1: MOEDA_J_50-CKT
    Info (12023): Found entity 1: MOEDA_J_50
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/moeda_j_10.vhd
    Info (12022): Found design unit 1: MOEDA_J_10-CKT
    Info (12023): Found entity 1: MOEDA_J_10
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/moeda_j_5.vhd
    Info (12022): Found design unit 1: MOEDA_J_5-CKT
    Info (12023): Found entity 1: MOEDA_J_5
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/moeda_j_25.vhd
    Info (12022): Found design unit 1: MOEDA_J_25-CKT
    Info (12023): Found entity 1: MOEDA_J_25
Info (12021): Found 2 design units, including 1 entities, in source file arquivos vhdl/moeda_j_1.vhd
    Info (12022): Found design unit 1: MOEDA_J_1-CKT
    Info (12023): Found entity 1: MOEDA_J_1
Info (12127): Elaborating entity "MAQUINA_DE_TROCO" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MAQUINA_DE_TROCO.vhd(52): object "I_OUT" assigned a value but never read
Info (12128): Elaborating entity "bnt_sincrono" for hierarchy "bnt_sincrono:U0"
Info (12128): Elaborating entity "ffd" for hierarchy "bnt_sincrono:U0|ffd:FFD1"
Info (12128): Elaborating entity "BLOCO_DE_CONTROLE" for hierarchy "BLOCO_DE_CONTROLE:U1"
Info (12128): Elaborating entity "REG_ESTADOS_2" for hierarchy "REG_ESTADOS_2:U2"
Warning (10541): VHDL Signal Declaration warning at REG_ESTADOS_2.vhd(19): used implicit default value for signal "COMUM1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at REG_ESTADOS_2.vhd(19): used implicit default value for signal "comum2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "BLOCO_OPERACIONAL" for hierarchy "BLOCO_OPERACIONAL:U3"
Info (12128): Elaborating entity "SINAL_ESTADO" for hierarchy "BLOCO_OPERACIONAL:U3|SINAL_ESTADO:S0"
Info (12128): Elaborating entity "mux_2x1_10BITS" for hierarchy "BLOCO_OPERACIONAL:U3|mux_2x1_10BITS:M000"
Info (12128): Elaborating entity "VT" for hierarchy "BLOCO_OPERACIONAL:U3|VT:V0"
Info (12128): Elaborating entity "REGISTRADOR_10_BITS" for hierarchy "BLOCO_OPERACIONAL:U3|VT:V0|REGISTRADOR_10_BITS:C000"
Info (12128): Elaborating entity "COMPARADOR_ZERO_10" for hierarchy "BLOCO_OPERACIONAL:U3|COMPARADOR_ZERO_10:C0"
Info (12128): Elaborating entity "COFRE" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1"
Warning (10036): Verilog HDL or VHDL warning at COFRE.vhd(27): object "COUT_SUB" assigned a value but never read
Info (12128): Elaborating entity "contador_3_bits" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ"
Warning (10541): VHDL Signal Declaration warning at contador_3_bits.vhd(23): used implicit default value for signal "S_MUX_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at contador_3_bits.vhd(23): used implicit default value for signal "S_MUX_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "MUX_2x1_1bit" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ|MUX_2x1_1bit:mx0"
Info (12128): Elaborating entity "ffjk" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|contador_3_bits:CONTJ|ffjk:FF0"
Info (12128): Elaborating entity "COMP_5" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|COMP_5:COMP5"
Info (12128): Elaborating entity "VALOR_M" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|VALOR_M:CONT_M"
Info (12128): Elaborating entity "mux_6x1" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|mux_6x1:MUX_J1"
Info (12128): Elaborating entity "Demux_1x6" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|Demux_1x6:DEMUX_000"
Info (12128): Elaborating entity "COMPARADOR_10_BITS" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|COMPARADOR_10_BITS:COMPARADOR"
Info (12128): Elaborating entity "SUBTRATOR_10_BITS" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|SUBTRATOR_10_BITS:SUBTRATOR"
Info (12128): Elaborating entity "SUBTRATOR_1_BIT" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|SUBTRATOR_10_BITS:SUBTRATOR|SUBTRATOR_1_BIT:FF0"
Info (12128): Elaborating entity "MOEDA_J_100" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100"
Warning (10036): Verilog HDL or VHDL warning at MOEDA_J_100.vhd(45): object "Cout" assigned a value but never read
Info (12128): Elaborating entity "M_J_7BITS" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|M_J_7BITS:REG00"
Info (12128): Elaborating entity "mux_2x1_7BITS" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|M_J_7BITS:REG00|mux_2x1_7BITS:U0"
Info (12128): Elaborating entity "REGISTRADOR_7_BITS" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|M_J_7BITS:REG00|REGISTRADOR_7_BITS:C0"
Info (12128): Elaborating entity "SUBTRATOR_7_BITS" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|SUBTRATOR_7_BITS:SUB0"
Info (12128): Elaborating entity "COMPARADOR_ZERO_7" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|COMPARADOR_ZERO_7:COMP_Z1"
Info (12128): Elaborating entity "contador_up_dw_7_bits" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_100:MOEDA_100|contador_up_dw_7_bits:CONT_M"
Info (12128): Elaborating entity "MOEDA_J_50" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_50:MOEDA_50"
Warning (10036): Verilog HDL or VHDL warning at MOEDA_J_50.vhd(45): object "Cout" assigned a value but never read
Info (12128): Elaborating entity "MOEDA_J_25" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_25:MOEDA_25"
Warning (10036): Verilog HDL or VHDL warning at MOEDA_J_25.vhd(45): object "Cout" assigned a value but never read
Info (12128): Elaborating entity "MOEDA_J_10" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_10:MOEDA_15"
Warning (10036): Verilog HDL or VHDL warning at MOEDA_J_10.vhd(45): object "Cout" assigned a value but never read
Info (12128): Elaborating entity "MOEDA_J_5" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_5:MOEDA_5"
Warning (10036): Verilog HDL or VHDL warning at MOEDA_J_5.vhd(45): object "Cout" assigned a value but never read
Info (12128): Elaborating entity "MOEDA_J_1" for hierarchy "BLOCO_OPERACIONAL:U3|COFRE:C1|MOEDA_J_1:MOEDA_1"
Warning (10036): Verilog HDL or VHDL warning at MOEDA_J_1.vhd(45): object "Cout" assigned a value but never read
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "C[0]" is stuck at GND
    Warning (13410): Pin "C[1]" is stuck at GND
    Warning (13410): Pin "C[2]" is stuck at GND
    Warning (13410): Pin "C[3]" is stuck at GND
    Warning (13410): Pin "C[4]" is stuck at GND
    Warning (13410): Pin "C[5]" is stuck at GND
    Warning (13410): Pin "led" is stuck at VCC
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLK"
    Warning (15610): No output dependent on input pin "T"
    Warning (15610): No output dependent on input pin "V[0]"
    Warning (15610): No output dependent on input pin "V[1]"
    Warning (15610): No output dependent on input pin "V[2]"
    Warning (15610): No output dependent on input pin "V[3]"
    Warning (15610): No output dependent on input pin "V[4]"
    Warning (15610): No output dependent on input pin "V[5]"
    Warning (15610): No output dependent on input pin "V[6]"
    Warning (15610): No output dependent on input pin "V[7]"
    Warning (15610): No output dependent on input pin "V[8]"
    Warning (15610): No output dependent on input pin "V[9]"
Info (21057): Implemented 19 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 7 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4642 megabytes
    Info: Processing ended: Sat Nov 25 20:26:37 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


