INFO-FLOW: Workspace C:/Users/xristina/Documents/fishery/solution1 opened at Sun Mar 14 17:27:03 +0200 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.138 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.226 sec.
Command     ap_source done; 0.227 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Command       ap_part_info done; 1.332 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.166 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.722 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.21 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.157 sec.
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.385 sec.
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'fishery/C++/src/guidedfilter.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fishery/C++/src/guidedfilter.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       is_encrypted fishery/C++/src/guidedfilter.cpp 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fishery/C++/src/guidedfilter.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fishery/C++/src/guidedfilter.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pp.0.cpp
Command       clang done; 2.054 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.005 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pp.0.cpp"  -o "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pp.0.cpp -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/useless.bc
Command       clang done; 6.12 sec.
INFO-FLOW: Done: GCC PP time: 11.2 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pp.0.cpp std=gnu++98 -directive=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.629 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pp.0.cpp std=gnu++98 -directive=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.952 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-dataflow-lawyer.guidedfilter.pp.0.cpp.diag.yml C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-dataflow-lawyer.guidedfilter.pp.0.cpp.out.log 2> C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-dataflow-lawyer.guidedfilter.pp.0.cpp.err.log 
Command       ap_eval done; 3.341 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/tidy-3.1.guidedfilter.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/tidy-3.1.guidedfilter.pp.0.cpp.out.log 2> C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/tidy-3.1.guidedfilter.pp.0.cpp.err.log 
Command         ap_eval done; 3.663 sec.
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-legacy-rewriter.guidedfilter.pp.0.cpp.out.log 2> C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-legacy-rewriter.guidedfilter.pp.0.cpp.err.log 
Command         ap_eval done; 1.595 sec.
Command       tidy_31 done; 5.329 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 11.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.432 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.bc
Command       clang done; 6.825 sec.
INFO: [HLS 200-10] Analyzing design file 'fishery/C++/src/extra_functions.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fishery/C++/src/extra_functions.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       is_encrypted fishery/C++/src/extra_functions.cpp 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fishery/C++/src/extra_functions.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fishery/C++/src/extra_functions.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pp.0.cpp
Command       clang done; 2.006 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.142 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pp.0.cpp"  -o "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pp.0.cpp -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/useless.bc
Command       clang done; 8.403 sec.
INFO-FLOW: Done: GCC PP time: 13.6 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pp.0.cpp std=gnu++98 -directive=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.444 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pp.0.cpp std=gnu++98 -directive=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.345 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-dataflow-lawyer.extra_functions.pp.0.cpp.diag.yml C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-dataflow-lawyer.extra_functions.pp.0.cpp.out.log 2> C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-dataflow-lawyer.extra_functions.pp.0.cpp.err.log 
Command       ap_eval done; 3.106 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/tidy-3.1.extra_functions.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/tidy-3.1.extra_functions.pp.0.cpp.out.log 2> C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/tidy-3.1.extra_functions.pp.0.cpp.err.log 
Command         ap_eval done; 4.738 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-legacy-rewriter.extra_functions.pp.0.cpp.out.log 2> C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-legacy-rewriter.extra_functions.pp.0.cpp.err.log 
Command         ap_eval done; 1.824 sec.
Command       tidy_31 done; 6.647 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 13.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.819 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.bc
Command       clang done; 6.626 sec.
INFO: [HLS 200-10] Analyzing design file 'fishery/C++/src/ex_enhancement.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fishery/C++/src/ex_enhancement.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       is_encrypted fishery/C++/src/ex_enhancement.cpp 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fishery/C++/src/ex_enhancement.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fishery/C++/src/ex_enhancement.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pp.0.cpp
Command       clang done; 1.916 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.144 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pp.0.cpp"  -o "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pp.0.cpp -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/useless.bc
Command       clang done; 5.591 sec.
INFO-FLOW: Done: GCC PP time: 9.7 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pp.0.cpp std=gnu++98 -directive=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.148 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pp.0.cpp std=gnu++98 -directive=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.983 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-dataflow-lawyer.ex_enhancement.pp.0.cpp.diag.yml C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-dataflow-lawyer.ex_enhancement.pp.0.cpp.out.log 2> C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-dataflow-lawyer.ex_enhancement.pp.0.cpp.err.log 
Command       ap_eval done; 1.999 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/tidy-3.1.ex_enhancement.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/tidy-3.1.ex_enhancement.pp.0.cpp.out.log 2> C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/tidy-3.1.ex_enhancement.pp.0.cpp.err.log 
Command         ap_eval done; 2.382 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-legacy-rewriter.ex_enhancement.pp.0.cpp.out.log 2> C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-legacy-rewriter.ex_enhancement.pp.0.cpp.err.log 
Command         ap_eval done; 1.244 sec.
Command       tidy_31 done; 3.684 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.523 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.bc
Command       clang done; 6.044 sec.
INFO: [HLS 200-10] Analyzing design file 'fishery/C++/src/core.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fishery/C++/src/core.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       is_encrypted fishery/C++/src/core.cpp 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fishery/C++/src/core.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fishery/C++/src/core.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pp.0.cpp
Command       clang done; 1.895 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.045 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pp.0.cpp"  -o "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pp.0.cpp -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from fishery/C++/src/core.cpp:1:
In file included from fishery/C++/src/core.cpp:1:
In file included from fishery/C++/src/core.h:1:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_video.h:62:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1164:74: warning: array index -1 is before the beginning of the array [-Warray-bounds]
    filter_opr_flow_more<OPR_KERNEL,BORDERMODE,SRC_T,DST_T,KN_T,POINT_T>(internal[ITERATIONS-2],_dst,_kernel,anchor,rows,cols);
                                                                         ^        ~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1215:9: note: in instantiation of function template specialization 'hls::filter_opr_iter<hls::erode_kernel, hls::BORDER_REPLICATE, 1, 2, 2, unsigned short, int, 270, 480, 9, 9>' requested here
        filter_opr_iter<OPR_KERNEL, BORDERMODE, ITERATIONS,SRC_T,DST_T,KN_T,POINT_T>(_src,_dst,_kernel,anchor,rows,cols);
        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1244:5: note: in instantiation of function template specialization 'hls::morp_opr<hls::erode_kernel, hls::BORDER_REPLICATE, 0, 1, 2, 2, unsigned short, int, 270, 480, 9, 9>' requested here
    morp_opr<erode_kernel,BORDER_REPLICATE,Shape_type,ITERATIONS>(_src,_dst,_kernel,anchor);
    ^
fishery/C++/src/core.cpp:54:3: note: in instantiation of function template specialization 'hls::Erode<0, 1, 2, 2, unsigned short, 270, 480, 9, 9>' requested here
  hls::Erode<0,1>(I_enh1, img_1, disk);
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1156:5: note: array 'internal' declared here
    Mat<IMG_HEIGHT,IMG_WIDTH,DST_T> internal[ITERATIONS-1];
    ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1164:74: warning: array index -1 is before the beginning of the array [-Warray-bounds]
    filter_opr_flow_more<OPR_KERNEL,BORDERMODE,SRC_T,DST_T,KN_T,POINT_T>(internal[ITERATIONS-2],_dst,_kernel,anchor,rows,cols);
                                                                         ^        ~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1215:9: note: in instantiation of function template specialization 'hls::filter_opr_iter<hls::dilate_kernel, hls::BORDER_REPLICATE, 1, 2, 2, unsigned short, int, 270, 480, 9, 9>' requested here
        filter_opr_iter<OPR_KERNEL, BORDERMODE, ITERATIONS,SRC_T,DST_T,KN_T,POINT_T>(_src,_dst,_kernel,anchor,rows,cols);
        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1271:5: note: in instantiation of function template specialization 'hls::morp_opr<hls::dilate_kernel, hls::BORDER_REPLICATE, 0, 1, 2, 2, unsigned short, int, 270, 480, 9, 9>' requested here
    morp_opr<dilate_kernel,BORDER_REPLICATE,Shape_type,ITERATIONS>(_src,_dst,_kernel,anchor);
    ^
fishery/C++/src/core.cpp:55:3: note: in instantiation of function template specialization 'hls::Dilate<0, 1, 2, 2, unsigned short, 270, 480, 9, 9>' requested here
  hls::Dilate<0,1>(img_1, Background, disk);
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1156:5: note: array 'internal' declared here
    Mat<IMG_HEIGHT,IMG_WIDTH,DST_T> internal[ITERATIONS-1];
    ^
2 warnings generated.
Command       clang done; 5.898 sec.
INFO-FLOW: Done: GCC PP time: 10.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pp.0.cpp std=gnu++98 -directive=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.036 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pp.0.cpp std=gnu++98 -directive=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.825 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-dataflow-lawyer.core.pp.0.cpp.diag.yml C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-dataflow-lawyer.core.pp.0.cpp.out.log 2> C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-dataflow-lawyer.core.pp.0.cpp.err.log 
Command       ap_eval done; 2.73 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/tidy-3.1.core.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/tidy-3.1.core.pp.0.cpp.out.log 2> C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/tidy-3.1.core.pp.0.cpp.err.log 
Command         ap_eval done; 4.691 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-legacy-rewriter.core.pp.0.cpp.out.log 2> C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/xilinx-legacy-rewriter.core.pp.0.cpp.err.log 
Command         ap_eval done; 1.792 sec.
Command       tidy_31 done; 6.52 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 12.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.738 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.bc
Command       clang done; 6.985 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter.g.bc C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/extra_functions.g.bc C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.g.bc C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/core.g.bc -hls-opt -except-internalize net_holes_detection -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 7.054 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:02:38 . Memory (MB): peak = 186.918 ; gain = 94.609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:02:38 . Memory (MB): peak = 186.918 ; gain = 94.609
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.pp.bc -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.046 sec.
Execute         llvm-ld C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 3.037 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top net_holes_detection -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.g.0.bc -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<270, 480, 2>::write(hls::Scalar<1, unsigned short>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<270, 480, 2>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 4096>::init' into 'hls::Mat<270, 480, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 2>::init' into 'hls::Mat<270, 480, 2>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 270, 480, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 4096>::write' into 'hls::Mat<270, 480, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 270, 480, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 4096>::operator<<' into 'AXIstream2Mat' (fishery/C++/src/extra_functions.cpp:67).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 4096>::read' into 'hls::Mat<270, 480, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 270, 480, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 4096>::operator>>' into 'read_data1' (fishery/C++/src/ex_enhancement.cpp:27).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 2>::write' into 'hls::Mat<270, 480, 2>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 2>::operator<<' into 'hls::arithm_pro<hls::kernel_addWeighted, 270, 480, 2, 2, 2, int, int, int>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:363).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 2>::operator<<' into 'hls::Duplicate<270, 480, 2, 2>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1563).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 2>::operator<<' into 'hls::Duplicate<270, 480, 2, 2>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1562).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 2>::operator<<' into 'mat2gray' (fishery/C++/src/extra_functions.cpp:93).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 2>::operator<<' into 'compute_I_enhanced' (fishery/C++/src/guidedfilter.cpp:67).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 2>::read' into 'hls::Mat<270, 480, 2>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 2>::operator>>' into 'hls::arithm_pro<hls::kernel_addWeighted, 270, 480, 2, 2, 2, int, int, int>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:359).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 2>::operator>>' into 'hls::arithm_pro<hls::kernel_addWeighted, 270, 480, 2, 2, 2, int, int, int>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:358).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 2>::operator>>' into 'hls::MinMaxLoc_opr<unsigned short>::get_max_min<270, 480, 2, unsigned short>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1236).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 2>::operator>>' into 'hls::Duplicate<270, 480, 2, 2>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1561).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 2>::operator>>' into 'threshold' (fishery/C++/src/extra_functions.cpp:130).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 2>::operator>>' into 'adaptive_threshold' (fishery/C++/src/extra_functions.cpp:108).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 2>::operator>>' into 'adaptive_threshold' (fishery/C++/src/extra_functions.cpp:107).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<270, 480, 2>::operator>>' into 'mat2gray' (fishery/C++/src/extra_functions.cpp:85).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:424).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:424).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_CONSTANT>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:612).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::get_parameters<9, 9, int>' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:434).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:470).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:470).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::getval' into 'hls::Window<9, 9, unsigned short>::operator()' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_CONSTANT>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:667).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 1, unsigned short>::getval' into 'hls::Window<9, 1, unsigned short>::operator()' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 1, unsigned short>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 1, unsigned short>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 1, unsigned short>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 1, unsigned short>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 1, unsigned short>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 1, unsigned short>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 1, unsigned short>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 1, unsigned short>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 1, unsigned short>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 1, unsigned short>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<18, 480, unsigned short, 0>::getval' into 'hls::LineBuffer<18, 480, unsigned short, 0>::operator()' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<18, 480, unsigned short, 0>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<18, 480, unsigned short, 0>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<18, 480, unsigned short, 0>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<18, 480, unsigned short, 0>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<18, 480, unsigned short, 0>::operator()' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<18, 480, unsigned short, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<18, 480, unsigned short, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<18, 480, unsigned short, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<18, 480, unsigned short, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<18, 480, unsigned short, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::shift_pixels_right' into 'hls::Window<9, 9, unsigned short>::shift_right' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:543).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::shift_right' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:499).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::shift_right' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:499).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::shift_right' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_CONSTANT>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:671).
INFO: [XFORM 203-603] Inlining function 'hls::erode_kernel::apply<unsigned short, unsigned short, unsigned short, 9, 9>' into 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::erode_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' into 'hls::morp_opr<hls::erode_kernel, hls::BORDER_REPLICATE, 0, 1, 2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1211).
INFO: [XFORM 203-603] Inlining function 'hls::morp_opr<hls::erode_kernel, hls::BORDER_REPLICATE, 0, 1, 2, 2, unsigned short, int, 270, 480, 9, 9>' into 'hls::Erode<0, 1, 2, 2, unsigned short, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1244).
INFO: [XFORM 203-603] Inlining function 'hls::Erode<0, 1, 2, 2, unsigned short, 270, 480, 9, 9>' into 'net_holes_detection' (fishery/C++/src/core.cpp:54).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::get_parameters<9, 9, int>' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:434).
INFO: [XFORM 203-603] Inlining function 'hls::dilate_kernel::apply<unsigned short, unsigned short, unsigned short, 9, 9>' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' into 'hls::morp_opr<hls::dilate_kernel, hls::BORDER_REPLICATE, 0, 1, 2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1211).
INFO: [XFORM 203-603] Inlining function 'hls::morp_opr<hls::dilate_kernel, hls::BORDER_REPLICATE, 0, 1, 2, 2, unsigned short, int, 270, 480, 9, 9>' into 'hls::Dilate<0, 1, 2, 2, unsigned short, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1271).
INFO: [XFORM 203-603] Inlining function 'hls::Dilate<0, 1, 2, 2, unsigned short, 270, 480, 9, 9>' into 'net_holes_detection' (fishery/C++/src/core.cpp:55).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_addWeighted::apply<unsigned short, unsigned short, unsigned short, int>' into 'hls::arithm_pro<hls::kernel_addWeighted, 270, 480, 2, 2, 2, int, int, int>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:361).
INFO: [XFORM 203-603] Inlining function 'hls::MinMaxLoc_opr<unsigned short>::get_max_min<270, 480, 2, unsigned short>' into 'hls::MinMaxLoc<270, 480, 2, unsigned short>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1449).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<9, 480, unsigned short, 0>::getval' into 'hls::LineBuffer<9, 480, unsigned short, 0>::operator()' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<9, 480, unsigned short, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_CONSTANT>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:659).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<9, 480, unsigned short, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_CONSTANT>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:652).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<9, 480, unsigned short, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_CONSTANT>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:649).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<9, 480, unsigned short, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_CONSTANT>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:638).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, unsigned short>::getval' into 'hls::Window<1, 9, unsigned short>::operator()' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_CONSTANT>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:638).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_CONSTANT>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_CONSTANT>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:650).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_CONSTANT>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:653).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, unsigned short>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_CONSTANT>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:660).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<9, 480, unsigned short, 0>::shift_pixels_down' into 'hls::LineBuffer<9, 480, unsigned short, 0>::shift_down' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:853).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<9, 480, unsigned short, 0>::shift_down' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_CONSTANT>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:658).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::insert_col' into 'hls::Window<9, 9, unsigned short>::insert_left_col' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:437).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::insert_left_col' into 'hls::Window<9, 9, unsigned short>::insert_right' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:613).
INFO: [XFORM 203-603] Inlining function 'hls::Window<9, 9, unsigned short>::insert_right' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_CONSTANT>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:673).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned short, ap_ufixed<39, 39, (ap_q_mode)5, (ap_o_mode)3, 0>, unsigned short, 9, 9>' into 'hls::filter2d_kernel::apply<unsigned short, unsigned short, unsigned short, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned short, unsigned short, unsigned short, 9, 9>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_CONSTANT>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:678).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_CONSTANT>::filter<2, 2, unsigned short, int, 270, 480, 9, 9>' into 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 270, 480, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 4.811 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:02:47 . Memory (MB): peak = 331.531 ; gain = 239.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.g.1.bc -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<unsigned short>::max' into 'hls::numeric_limits<unsigned short>::max' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot\utils/x_hls_utils.h:73) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<unsigned short>::min' into 'hls::numeric_limits<unsigned short>::min' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot\utils/x_hls_utils.h:74) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<16> >::operator()<49>' into 'hls::sr_cast<unsigned short, ap_int<49> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned short, ap_int<49> >' into 'hls::arithm_pro<hls::kernel_addWeighted, 270, 480, 2, 2, 2, int, int, int>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:361) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<16> >::operator()<16>' into 'hls::sr_cast_class<ap_uint<16> >::operator()' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:438) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<16> >::operator()' into 'hls::sr_cast<unsigned short, unsigned short>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned short, unsigned short>' into 'hls::MinMaxLoc<270, 480, 2, unsigned short>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1249->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1449) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<16> >::operator()<39, 39, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned short, ap_ufixed<39, 39, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned short, ap_ufixed<39, 39, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:678->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) automatically.
Command         transform done; 3.369 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 1.395 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:02:52 . Memory (MB): peak = 456.172 ; gain = 363.863
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.g.1.bc to C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.o.1.bc -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_5.data_stream.V' (fishery/C++/src/core.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_2.data_stream.V' (fishery/C++/src/core.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'I_enh1.data_stream.V' (fishery/C++/src/core.cpp:23).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_3.data_stream.V' (fishery/C++/src/core.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_8.data_stream.V' (fishery/C++/src/core.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_10.data_stream.V' (fishery/C++/src/core.cpp:35).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'I_enh2.data_stream.V' (fishery/C++/src/core.cpp:24).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_4.data_stream.V' (fishery/C++/src/core.cpp:29).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_9.data_stream.V' (fishery/C++/src/core.cpp:34).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_11.data_stream.V' (fishery/C++/src/core.cpp:36).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (fishery/C++/src/core.cpp:12).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'I_enhanced.data_stream.V' (fishery/C++/src/core.cpp:13).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_12.data_stream.V' (fishery/C++/src/core.cpp:37).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (fishery/C++/src/ex_enhancement.cpp:24) in function 'read_data1' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'net_holes_detection' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'net_holes_detection' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'net_holes_detection' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'net_holes_detection' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444) in function 'net_holes_detection' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'net_holes_detection' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'net_holes_detection' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'net_holes_detection' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-9' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'net_holes_detection' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444) in function 'net_holes_detection' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 270, 480, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:591) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:593) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:595) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:626) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 270, 480, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (fishery/C++/src/extra_functions.cpp:56) in function 'AXIstream2Mat' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sort_loop' (fishery/C++/src/core.cpp:323) in function 'local_sort' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'read_data1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'net_holes_detection' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'net_holes_detection' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'net_holes_detection' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'net_holes_detection' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:456) in function 'net_holes_detection' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:469) in function 'net_holes_detection' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:478) in function 'net_holes_detection' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:487) in function 'net_holes_detection' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'net_holes_detection' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.5.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'net_holes_detection' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.6' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:501) in function 'net_holes_detection' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'loop_height' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:155) in function 'net_holes_detection' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:157) in function 'net_holes_detection' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'net_holes_detection' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'net_holes_detection' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'net_holes_detection' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-9' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'net_holes_detection' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-10.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:456) in function 'net_holes_detection' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-10.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:469) in function 'net_holes_detection' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'Loop-10.1.3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:478) in function 'net_holes_detection' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-10.1.4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:487) in function 'net_holes_detection' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'Loop-10.1.5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'net_holes_detection' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-10.1.5.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'net_holes_detection' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-10.1.6' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:501) in function 'net_holes_detection' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'loop_height' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:181) in function 'net_holes_detection' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:183) in function 'net_holes_detection' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 270, 480, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 270, 480, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:591) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:593) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:595) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'channelloop' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:630) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:637) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:641) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:648) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:687) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:665) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.5.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:666) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.6' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.6.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.7' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:403) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'loop_height' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:285) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:286) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 270, 480, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 270, 480, 4096>' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'init_sizes_table' (fishery/C++/src/core.cpp:185) in function 'CCL' partially with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (fishery/C++/src/core.cpp:198) in function 'CCL' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'AXIstream2Mat' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'loop60' (fishery/C++/src/core.cpp:314) in function 'local_sort' partially with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'sort_even' (fishery/C++/src/core.cpp:329) in function 'local_sort' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'sort_odd' (fishery/C++/src/core.cpp:342) in function 'local_sort' completely with a factor of 99.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_11.data_stream.V' (fishery/C++/src/core.cpp:36) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (fishery/C++/src/core.cpp:12) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'I_enhanced.data_stream.V' (fishery/C++/src/core.cpp:13) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Background.data_stream.V' (fishery/C++/src/core.cpp:14) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'I_enh1.data_stream.V' (fishery/C++/src/core.cpp:23) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'I_enh2.data_stream.V' (fishery/C++/src/core.cpp:24) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (fishery/C++/src/core.cpp:25) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_2.data_stream.V' (fishery/C++/src/core.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_3.data_stream.V' (fishery/C++/src/core.cpp:28) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_4.data_stream.V' (fishery/C++/src/core.cpp:29) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_5.data_stream.V' (fishery/C++/src/core.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_6.data_stream.V' (fishery/C++/src/core.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_8.data_stream.V' (fishery/C++/src/core.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_9.data_stream.V' (fishery/C++/src/core.cpp:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_10.data_stream.V' (fishery/C++/src/core.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_12.data_stream.V' (fishery/C++/src/core.cpp:37) .
INFO: [XFORM 203-101] Partitioning array 'pixel.val' (fishery/C++/src/extra_functions.cpp:125) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_pixel.val' (fishery/C++/src/ex_enhancement.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'disk.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel.val' (fishery/C++/src/extra_functions.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel1.val' (fishery/C++/src/extra_functions.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's1.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:351) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's2.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:352) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:353) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1228) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:591) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:593) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:595) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1556) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel.val' (fishery/C++/src/extra_functions.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel1.val' (fishery/C++/src/extra_functions.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'even'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'window_sizes.V' (fishery/C++/src/core.cpp:82) accessed through non-constant indices on dimension 1 (fishery/C++/src/core.cpp:216:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'window_sizes.V' (fishery/C++/src/core.cpp:82) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SI.V' (fishery/C++/src/core.cpp:96) accessed through non-constant indices on dimension 1 (fishery/C++/src/core.cpp:212:23), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'SI.V' (fishery/C++/src/core.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel.val' (fishery/C++/src/extra_functions.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'even'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'window_sizes.V' (fishery/C++/src/extra_functions.cpp:154) accessed through non-constant indices on dimension 1 (fishery/C++/src/extra_functions.cpp:227:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'window_sizes.V' (fishery/C++/src/extra_functions.cpp:154) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'imCum.val.V' (fishery/C++/src/guidedfilter.cpp:105) accessed through non-constant indices on dimension 1 (fishery/C++/src/guidedfilter.cpp:129:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'imCum.val.V' (fishery/C++/src/guidedfilter.cpp:105) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'imCum.val.V' (fishery/C++/src/guidedfilter.cpp:105) accessed through non-constant indices on dimension 1 (fishery/C++/src/guidedfilter.cpp:129:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'imCum.val.V' (fishery/C++/src/guidedfilter.cpp:105) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'imCum.val.V' (fishery/C++/src/guidedfilter.cpp:105) accessed through non-constant indices on dimension 1 (fishery/C++/src/guidedfilter.cpp:129:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'imCum.val.V' (fishery/C++/src/guidedfilter.cpp:105) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'imCum.val.V' (fishery/C++/src/guidedfilter.cpp:105) accessed through non-constant indices on dimension 1 (fishery/C++/src/guidedfilter.cpp:129:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'imCum.val.V' (fishery/C++/src/guidedfilter.cpp:105) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'imCum.val.V' (fishery/C++/src/guidedfilter.cpp:105) accessed through non-constant indices on dimension 1 (fishery/C++/src/guidedfilter.cpp:129:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'imCum.val.V' (fishery/C++/src/guidedfilter.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel.val' (fishery/C++/src/guidedfilter.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_11.data_stream.V' (fishery/C++/src/core.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (fishery/C++/src/core.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I_enhanced.data_stream.V' (fishery/C++/src/core.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Background.data_stream.V' (fishery/C++/src/core.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I_enh1.data_stream.V' (fishery/C++/src/core.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'I_enh2.data_stream.V' (fishery/C++/src/core.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (fishery/C++/src/core.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_2.data_stream.V' (fishery/C++/src/core.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_3.data_stream.V' (fishery/C++/src/core.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_4.data_stream.V' (fishery/C++/src/core.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_5.data_stream.V' (fishery/C++/src/core.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_6.data_stream.V' (fishery/C++/src/core.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_8.data_stream.V' (fishery/C++/src/core.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_9.data_stream.V' (fishery/C++/src/core.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_10.data_stream.V' (fishery/C++/src/core.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_12.data_stream.V' (fishery/C++/src/core.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'disk.val'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.val'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:591) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:593) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:595) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:591) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:595) in dimension 3 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'even'  accessed through non-constant indices on dimension 1 (fishery/C++/src/core.cpp:316:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<16> >::operator()<49>' into 'hls::sr_cast<unsigned short, ap_int<49> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned short, ap_int<49> >' into 'hls::arithm_pro<hls::kernel_addWeighted, 270, 480, 2, 2, 2, int, int, int>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:361) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::arithm_pro<hls::kernel_addWeighted, 270, 480, 2, 2, 2, int, int, int>' into 'hls::AddWeighted<270, 480, 2, 2, 2, int>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:879) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<16> >::operator()<16>' into 'hls::sr_cast_class<ap_uint<16> >::operator()' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:438) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<16> >::operator()' into 'hls::sr_cast<unsigned short, unsigned short>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned short, unsigned short>' into 'hls::MinMaxLoc<270, 480, 2, unsigned short>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1249->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:1449) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<16> >::operator()<39, 39, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned short, ap_ufixed<39, 39, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned short, ap_ufixed<39, 39, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:678->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 480 for loop 'loop_width' in function 'hls::MinMaxLoc<270, 480, 2, unsigned short>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 270 for loop 'loop_height' in function 'hls::MinMaxLoc<270, 480, 2, unsigned short>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 480 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 270, 480, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 270 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 270, 480, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 480 for loop 'loop_width' in function 'hls::AXIvideo2Mat<24, 270, 480, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 270 for loop 'loop_height' in function 'hls::AXIvideo2Mat<24, 270, 480, 4096>'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443) to a process function for dataflow in function 'net_holes_detection'.
INFO: [XFORM 203-721] Changing loop 'Loop_loop_height_proc' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443) to a process function for dataflow in function 'net_holes_detection'.
INFO: [XFORM 203-712] Applying dataflow to function 'guidedfilter204', detected/extracted 7 process function(s): 
	 'boxfilter200205'
	 'boxfilter201206'
	 'boxfilter202207'
	 'compute_a_b208'
	 'boxfilter203209'
	 'boxfilter210'
	 'compute_I_enhanced211'.
INFO: [XFORM 203-712] Applying dataflow to function 'ex_enhancement', detected/extracted 2 process function(s): 
	 'read_data1'
	 'guidedfilter204'.
INFO: [XFORM 203-712] Applying dataflow to function 'net_holes_detection', detected/extracted 18 process function(s): 
	 'Block_codeRepl7839_proc'
	 'hls::AXIvideo2Mat<24, 270, 480, 4096>'
	 'ex_enhancement'
	 'hls::Duplicate<270, 480, 2, 2>266'
	 'Loop_loop_height_proc267'
	 'Loop_loop_height_proc265268'
	 'hls::AddWeighted<270, 480, 2, 2, 2, int>'
	 'hls::Duplicate<270, 480, 2, 2>269'
	 'hls::Duplicate<270, 480, 2, 2>270'
	 'hls::Duplicate<270, 480, 2, 2>'
	 'hls::MinMaxLoc<270, 480, 2, unsigned short>'
	 'mat2gray'
	 'mean_filter_2D'
	 'adaptive_threshold'
	 'threshold'
	 'CCL'
	 'AXIstream2Mat'
	 'hls::Mat2AXIvideo<24, 270, 480, 4096>'.
Command         transform done; 31.266 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/extra_functions.cpp:202:3) to (fishery/C++/src/extra_functions.cpp:219:2) in function 'windows'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/extra_functions.cpp:224:5) to (fishery/C++/src/extra_functions.cpp:223:32) in function 'windows'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/extra_functions.cpp:234:35) to (fishery/C++/src/extra_functions.cpp:234:30) in function 'windows'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/extra_functions.cpp:91:9) to (fishery/C++/src/extra_functions.cpp:82:28) in function 'mat2gray'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:636:24) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:646:24) in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/guidedfilter.cpp:47:4) to (fishery/C++/src/guidedfilter.cpp:46:29) in function 'compute_I_enhanced211'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/guidedfilter.cpp:124:13) to (fishery/C++/src/guidedfilter.cpp:129:6) in function 'boxfilter210'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/guidedfilter.cpp:146:5) to (fishery/C++/src/guidedfilter.cpp:153:5) in function 'boxfilter210'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/guidedfilter.cpp:124:13) to (fishery/C++/src/guidedfilter.cpp:129:6) in function 'boxfilter203209'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/guidedfilter.cpp:146:5) to (fishery/C++/src/guidedfilter.cpp:153:5) in function 'boxfilter203209'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/guidedfilter.cpp:124:13) to (fishery/C++/src/guidedfilter.cpp:129:6) in function 'boxfilter202207'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/guidedfilter.cpp:146:5) to (fishery/C++/src/guidedfilter.cpp:153:5) in function 'boxfilter202207'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/guidedfilter.cpp:124:13) to (fishery/C++/src/guidedfilter.cpp:129:6) in function 'boxfilter201206'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/guidedfilter.cpp:146:5) to (fishery/C++/src/guidedfilter.cpp:153:5) in function 'boxfilter201206'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/guidedfilter.cpp:124:13) to (fishery/C++/src/guidedfilter.cpp:129:6) in function 'boxfilter200205'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/guidedfilter.cpp:146:5) to (fishery/C++/src/guidedfilter.cpp:153:5) in function 'boxfilter200205'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'Loop_loop_height_proc267'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'Loop_loop_height_proc267'... converting 32 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'Loop_loop_height_proc265268'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'Loop_loop_height_proc265268'... converting 32 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/core.cpp:127:6) in function 'CCL'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/core.cpp:142:17) to (fishery/C++/src/core.cpp:144:6) in function 'CCL'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/core.cpp:148:8) to (fishery/C++/src/core.cpp:150:7) in function 'CCL'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/core.cpp:153:8) in function 'CCL'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/core.cpp:164:8) in function 'CCL'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/core.cpp:177:38) to (fishery/C++/src/core.cpp:177:33) in function 'CCL'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/core.cpp:194:13) to (fishery/C++/src/core.cpp:194:13) in function 'CCL'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fishery/C++/src/core.cpp:213:23) to (fishery/C++/src/core.cpp:215:5) in function 'CCL'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'local_sort' (fishery/C++/src/core.cpp:308)...197 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1279)...157 expression(s) balanced.
Command         transform done; 31.205 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:03:55 . Memory (MB): peak = 660.273 ; gain = 567.965
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.o.2.bc -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'loop5' (fishery/C++/src/extra_functions.cpp:233:34) in function 'windows'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fishery/C++/src/extra_functions.cpp:126:19) in function 'threshold'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fishery/C++/src/ex_enhancement.cpp:23:15) in function 'read_data1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fishery/C++/src/extra_functions.cpp:81:19) in function 'mat2gray'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fishery/C++/src/guidedfilter.cpp:78:20) in function 'compute_a_b208'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fishery/C++/src/guidedfilter.cpp:45:19) in function 'compute_I_enhanced211'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fishery/C++/src/guidedfilter.cpp:109:14) in function 'boxfilter210'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fishery/C++/src/guidedfilter.cpp:109:14) in function 'boxfilter203209'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fishery/C++/src/guidedfilter.cpp:109:14) in function 'boxfilter202207'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fishery/C++/src/guidedfilter.cpp:109:14) in function 'boxfilter201206'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fishery/C++/src/guidedfilter.cpp:109:14) in function 'boxfilter200205'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fishery/C++/src/extra_functions.cpp:103:19) in function 'adaptive_threshold'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (fishery/C++/src/core.cpp:135:8) in function 'CCL'.
INFO: [XFORM 203-541] Flattening a loop nest 'second_pass_Y' (fishery/C++/src/core.cpp:176:37) in function 'CCL'.
INFO: [XFORM 203-541] Flattening a loop nest 'count_label_size_Y' (fishery/C++/src/core.cpp:190:42) in function 'CCL'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-6' (fishery/C++/src/core.cpp:206:7) in function 'CCL'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop4' (fishery/C++/src/core.cpp:247:9) in function 'CCL'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'exloop2' (fishery/C++/src/core.cpp:235:5) in function 'CCL' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'exloop1' (fishery/C++/src/core.cpp:224:4) in function 'CCL' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-8' (fishery/C++/src/core.cpp:298:14) in function 'CCL'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (fishery/C++/src/extra_functions.cpp:55:16) in function 'AXIstream2Mat'.
WARNING: [XFORM 203-631] Renaming function 'hls::MinMaxLoc<270, 480, 2, unsigned short>' to 'MinMaxLoc' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 270, 480, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<hls::BORDER_CONSTANT, 2, 2, unsigned short, int, 270, 480, 9, 9>' to 'Filter2D' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<270, 480, 2, 2>270' to 'Duplicate270' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<270, 480, 2, 2>269' to 'Duplicate269' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<270, 480, 2, 2>266' to 'Duplicate266' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<270, 480, 2, 2>' to 'Duplicate' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AddWeighted<270, 480, 2, 2, 2, int>' to 'AddWeighted' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:278:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 270, 480, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'compute_I_enhanced211' to 'compute_I_enhanced21' (fishery/C++/src/guidedfilter.cpp:45:29)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc267' to 'Loop_loop_height_pro' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)
WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc265268' to 'Loop_loop_height_pro.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl7839_proc' to 'Block_codeRepl7839_p' (fishery/C++/src/core.cpp:13)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[13].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[21].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[27].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[28].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[6].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[26].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[12].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[14].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[15].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[17].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[24].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[30].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[0].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[10].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[7].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[2].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[18].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[25].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[32].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[3].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[8].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[29].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[31].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[4].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[11].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[1].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[16].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[5].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[19].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[22].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[20].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[9].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[23].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[13].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[21].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[27].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[28].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[6].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[26].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[12].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[14].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[15].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[17].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[24].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[30].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[0].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[10].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[7].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[2].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[18].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[25].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[32].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[3].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[8].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[29].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[31].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[4].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[11].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[1].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[16].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[5].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[19].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[22].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[20].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[9].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[23].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[7].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[18].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[21].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[17].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[2].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[23].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[30].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[11].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[5].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[6].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[16].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[26].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[4].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[15].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[14].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[22].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[20].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[24].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[32].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[27].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[25].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[31].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[0].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[9].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[12].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[13].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[10].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[19].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[8].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[28].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[29].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[3].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[1].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[7].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[18].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[21].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[17].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[2].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[23].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[30].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[11].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[5].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[6].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[16].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[26].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[4].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[15].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[14].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[22].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[20].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[24].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[32].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[27].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[25].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[31].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[0].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[9].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[12].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[13].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[10].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[19].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[8].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[28].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[29].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[3].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[1].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[10].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[13].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[25].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[27].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[28].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[6].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[15].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[32].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[5].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[22].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[4].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[30].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[18].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[29].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[31].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[7].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[14].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[16].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[12].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[24].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[8].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[19].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[17].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[1].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[3].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[11].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[23].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[20].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[26].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[21].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[0].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[2].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[9].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[10].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[13].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[25].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[27].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[28].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[6].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[15].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[32].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[5].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[22].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[4].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[30].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[18].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[29].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[31].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[7].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[14].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[16].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[12].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[24].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[8].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[19].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[17].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[1].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[3].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[11].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[23].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[20].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[26].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[21].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[0].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[2].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[9].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[1].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[13].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[15].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[16].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[20].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[23].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[3].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[24].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[10].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[18].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[28].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[30].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[6].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[17].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[19].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[21].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[26].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[2].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[4].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[0].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[12].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[29].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[32].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[7].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[5].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[11].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[25].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[27].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[14].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[8].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[31].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[9].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[22].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[1].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[13].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[15].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[16].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[20].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[23].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[3].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[24].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[10].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[18].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[28].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[30].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[6].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[17].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[19].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[21].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[26].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[2].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[4].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[0].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[12].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[29].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[32].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[7].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[5].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[11].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[25].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[27].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[14].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[8].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[31].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[9].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[22].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[12].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[14].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[4].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[29].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[24].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[27].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[18].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[8].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[3].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[11].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[23].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[25].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[15].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[19].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[0].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[5].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[2].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[7].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[13].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[30].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[31].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[32].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[20].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[21].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[22].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[6].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[17].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[28].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[9].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[26].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[10].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[16].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'imCum.val[1].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[12].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[14].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[4].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[29].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[24].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[27].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[18].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[8].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[3].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[11].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[23].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[25].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[15].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[19].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[0].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[5].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[2].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[7].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[13].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[30].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[31].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[32].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[20].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[21].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[22].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[6].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[17].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[28].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[9].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[26].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[10].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[16].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'imCum.val[1].V' (fishery/C++/src/guidedfilter.cpp:105).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[16]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[15]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[11]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[13]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[14]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[12]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[9]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[17]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[10]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[14]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[15]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[9]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[16]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[17]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[10]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[13]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[11]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[12]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[0]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:593).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf[0].val[0]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:593).
INFO: [HLS 200-472] Inferring partial write operation for 'imCum.val[0].V' (fishery/C++/src/guidedfilter.cpp:116:5)
INFO: [HLS 200-472] Inferring partial write operation for 'imCum.val[0].V' (fishery/C++/src/guidedfilter.cpp:129:6)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[17]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489:43)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[9]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493:62)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[17]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472:43)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[17]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489:43)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[9]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493:62)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[17]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472:43)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[7]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:649:50)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[0]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:652:40)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[7]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:689:13)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf[0].val[0]' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:659:40)
INFO: [HLS 200-472] Inferring partial write operation for 'labels.V' (fishery/C++/src/core.cpp:101:2)
INFO: [HLS 200-472] Inferring partial write operation for 'results.V' (fishery/C++/src/core.cpp:107:4)
INFO: [HLS 200-472] Inferring partial write operation for 'labels.V' (fishery/C++/src/core.cpp:108:11)
INFO: [HLS 200-472] Inferring partial write operation for 'results.V' (fishery/C++/src/core.cpp:111:4)
INFO: [HLS 200-472] Inferring partial write operation for 'results.V' (fishery/C++/src/core.cpp:120:5)
INFO: [HLS 200-472] Inferring partial write operation for 'results.V' (fishery/C++/src/core.cpp:125:6)
INFO: [HLS 200-472] Inferring partial write operation for 'results.V' (fishery/C++/src/core.cpp:127:6)
INFO: [HLS 200-472] Inferring partial write operation for 'labels.V' (fishery/C++/src/core.cpp:128:13)
INFO: [HLS 200-472] Inferring partial write operation for 'labels.V' (fishery/C++/src/core.cpp:148:32)
INFO: [HLS 200-472] Inferring partial write operation for 'labels.V' (fishery/C++/src/core.cpp:153:29)
INFO: [HLS 200-472] Inferring partial write operation for 'results.V' (fishery/C++/src/core.cpp:149:8)
INFO: [HLS 200-472] Inferring partial write operation for 'results.V' (fishery/C++/src/core.cpp:159:8)
INFO: [HLS 200-472] Inferring partial write operation for 'results.V' (fishery/C++/src/core.cpp:161:8)
INFO: [HLS 200-472] Inferring partial write operation for 'results.V' (fishery/C++/src/core.cpp:164:8)
INFO: [HLS 200-472] Inferring partial write operation for 'labels.V' (fishery/C++/src/core.cpp:165:15)
INFO: [HLS 200-472] Inferring partial write operation for 'results.V' (fishery/C++/src/core.cpp:171:6)
INFO: [HLS 200-472] Inferring partial write operation for 'results.V' (fishery/C++/src/core.cpp:180:28)
INFO: [HLS 200-472] Inferring partial write operation for 'labels.V' (fishery/C++/src/core.cpp:187:2)
INFO: [HLS 200-472] Inferring partial write operation for 'labels.V' (fishery/C++/src/core.cpp:194:13)
INFO: [HLS 200-472] Inferring partial write operation for 'sizes.V' (fishery/C++/src/core.cpp:210:2)
INFO: [HLS 200-472] Inferring partial write operation for 'SI[0].V' (fishery/C++/src/core.cpp:212:23)
INFO: [HLS 200-472] Inferring partial write operation for 'sizes.V' (fishery/C++/src/extra_functions.cpp:230:5)
INFO: [HLS 200-472] Inferring partial write operation for 'holes.V' (fishery/C++/src/extra_functions.cpp:239:5)
Command         transform done; 91.281 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:33 ; elapsed = 00:05:26 . Memory (MB): peak = 1196.059 ; gain = 1103.750
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 167.736 sec.
Command     elaborate done; 322.074 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'net_holes_detection' ...
Execute       ap_set_top_model net_holes_detection 
WARNING: [SYN 201-103] Legalizing function name 'Loop_loop_height_pro.1' to 'Loop_loop_height_pro_1'.
Execute       get_model_list net_holes_detection -filter all-wo-channel -topdown 
Execute       preproc_iomode -model net_holes_detection 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model AXIstream2Mat 
Execute       preproc_iomode -model CCL 
Execute       preproc_iomode -model windows 
Execute       preproc_iomode -model local_sort 
Execute       preproc_iomode -model threshold 
Execute       preproc_iomode -model adaptive_threshold 
Execute       preproc_iomode -model mean_filter_2D 
Execute       preproc_iomode -model Filter2D 
Execute       preproc_iomode -model mat2gray 
Execute       preproc_iomode -model MinMaxLoc 
Execute       preproc_iomode -model Duplicate 
Execute       preproc_iomode -model Duplicate270 
Execute       preproc_iomode -model Duplicate269 
Execute       preproc_iomode -model AddWeighted 
Execute       preproc_iomode -model Loop_loop_height_pro.1 
Execute       preproc_iomode -model Loop_loop_height_pro 
Execute       preproc_iomode -model Duplicate266 
Execute       preproc_iomode -model ex_enhancement 
Execute       preproc_iomode -model guidedfilter204 
Execute       preproc_iomode -model compute_I_enhanced21 
Execute       preproc_iomode -model boxfilter210 
Execute       preproc_iomode -model boxfilter203209 
Execute       preproc_iomode -model compute_a_b208 
Execute       preproc_iomode -model boxfilter202207 
Execute       preproc_iomode -model boxfilter201206 
Execute       preproc_iomode -model boxfilter200205 
Execute       preproc_iomode -model read_data1 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block_codeRepl7839_p 
Execute       get_model_list net_holes_detection -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection
INFO-FLOW: Configuring Module : Block_codeRepl7839_p ...
Execute       set_default_model Block_codeRepl7839_p 
Execute       apply_spec_resource_limit Block_codeRepl7839_p 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : read_data1 ...
Execute       set_default_model read_data1 
Execute       apply_spec_resource_limit read_data1 
INFO-FLOW: Configuring Module : boxfilter200205 ...
Execute       set_default_model boxfilter200205 
Execute       apply_spec_resource_limit boxfilter200205 
INFO-FLOW: Configuring Module : boxfilter201206 ...
Execute       set_default_model boxfilter201206 
Execute       apply_spec_resource_limit boxfilter201206 
INFO-FLOW: Configuring Module : boxfilter202207 ...
Execute       set_default_model boxfilter202207 
Execute       apply_spec_resource_limit boxfilter202207 
INFO-FLOW: Configuring Module : compute_a_b208 ...
Execute       set_default_model compute_a_b208 
Execute       apply_spec_resource_limit compute_a_b208 
INFO-FLOW: Configuring Module : boxfilter203209 ...
Execute       set_default_model boxfilter203209 
Execute       apply_spec_resource_limit boxfilter203209 
INFO-FLOW: Configuring Module : boxfilter210 ...
Execute       set_default_model boxfilter210 
Execute       apply_spec_resource_limit boxfilter210 
INFO-FLOW: Configuring Module : compute_I_enhanced21 ...
Execute       set_default_model compute_I_enhanced21 
Execute       apply_spec_resource_limit compute_I_enhanced21 
INFO-FLOW: Configuring Module : guidedfilter204 ...
Execute       set_default_model guidedfilter204 
Execute       apply_spec_resource_limit guidedfilter204 
INFO-FLOW: Configuring Module : ex_enhancement ...
Execute       set_default_model ex_enhancement 
Execute       apply_spec_resource_limit ex_enhancement 
INFO-FLOW: Configuring Module : Duplicate266 ...
Execute       set_default_model Duplicate266 
Execute       apply_spec_resource_limit Duplicate266 
INFO-FLOW: Configuring Module : Loop_loop_height_pro ...
Execute       set_default_model Loop_loop_height_pro 
Execute       apply_spec_resource_limit Loop_loop_height_pro 
INFO-FLOW: Configuring Module : Loop_loop_height_pro.1 ...
Execute       set_default_model Loop_loop_height_pro.1 
Execute       apply_spec_resource_limit Loop_loop_height_pro.1 
INFO-FLOW: Configuring Module : AddWeighted ...
Execute       set_default_model AddWeighted 
Execute       apply_spec_resource_limit AddWeighted 
INFO-FLOW: Configuring Module : Duplicate269 ...
Execute       set_default_model Duplicate269 
Execute       apply_spec_resource_limit Duplicate269 
INFO-FLOW: Configuring Module : Duplicate270 ...
Execute       set_default_model Duplicate270 
Execute       apply_spec_resource_limit Duplicate270 
INFO-FLOW: Configuring Module : Duplicate ...
Execute       set_default_model Duplicate 
Execute       apply_spec_resource_limit Duplicate 
INFO-FLOW: Configuring Module : MinMaxLoc ...
Execute       set_default_model MinMaxLoc 
Execute       apply_spec_resource_limit MinMaxLoc 
INFO-FLOW: Configuring Module : mat2gray ...
Execute       set_default_model mat2gray 
Execute       apply_spec_resource_limit mat2gray 
INFO-FLOW: Configuring Module : Filter2D ...
Execute       set_default_model Filter2D 
Execute       apply_spec_resource_limit Filter2D 
INFO-FLOW: Configuring Module : mean_filter_2D ...
Execute       set_default_model mean_filter_2D 
Execute       apply_spec_resource_limit mean_filter_2D 
INFO-FLOW: Configuring Module : adaptive_threshold ...
Execute       set_default_model adaptive_threshold 
Execute       apply_spec_resource_limit adaptive_threshold 
INFO-FLOW: Configuring Module : threshold ...
Execute       set_default_model threshold 
Execute       apply_spec_resource_limit threshold 
INFO-FLOW: Configuring Module : local_sort ...
Execute       set_default_model local_sort 
Execute       apply_spec_resource_limit local_sort 
INFO-FLOW: Configuring Module : windows ...
Execute       set_default_model windows 
Execute       apply_spec_resource_limit windows 
INFO-FLOW: Configuring Module : CCL ...
Execute       set_default_model CCL 
Execute       apply_spec_resource_limit CCL 
INFO-FLOW: Configuring Module : AXIstream2Mat ...
Execute       set_default_model AXIstream2Mat 
Execute       apply_spec_resource_limit AXIstream2Mat 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : net_holes_detection ...
Execute       set_default_model net_holes_detection 
Execute       apply_spec_resource_limit net_holes_detection 
INFO-FLOW: Model list for preprocess: Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection
INFO-FLOW: Preprocessing Module: Block_codeRepl7839_p ...
Execute       set_default_model Block_codeRepl7839_p 
Execute       cdfg_preprocess -model Block_codeRepl7839_p 
Execute       rtl_gen_preprocess Block_codeRepl7839_p 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: read_data1 ...
Execute       set_default_model read_data1 
Execute       cdfg_preprocess -model read_data1 
Execute       rtl_gen_preprocess read_data1 
INFO-FLOW: Preprocessing Module: boxfilter200205 ...
Execute       set_default_model boxfilter200205 
Execute       cdfg_preprocess -model boxfilter200205 
Execute       rtl_gen_preprocess boxfilter200205 
INFO-FLOW: Preprocessing Module: boxfilter201206 ...
Execute       set_default_model boxfilter201206 
Execute       cdfg_preprocess -model boxfilter201206 
Execute       rtl_gen_preprocess boxfilter201206 
INFO-FLOW: Preprocessing Module: boxfilter202207 ...
Execute       set_default_model boxfilter202207 
Execute       cdfg_preprocess -model boxfilter202207 
Execute       rtl_gen_preprocess boxfilter202207 
INFO-FLOW: Preprocessing Module: compute_a_b208 ...
Execute       set_default_model compute_a_b208 
Execute       cdfg_preprocess -model compute_a_b208 
Execute       rtl_gen_preprocess compute_a_b208 
INFO-FLOW: Preprocessing Module: boxfilter203209 ...
Execute       set_default_model boxfilter203209 
Execute       cdfg_preprocess -model boxfilter203209 
Execute       rtl_gen_preprocess boxfilter203209 
INFO-FLOW: Preprocessing Module: boxfilter210 ...
Execute       set_default_model boxfilter210 
Execute       cdfg_preprocess -model boxfilter210 
Execute       rtl_gen_preprocess boxfilter210 
INFO-FLOW: Preprocessing Module: compute_I_enhanced21 ...
Execute       set_default_model compute_I_enhanced21 
Execute       cdfg_preprocess -model compute_I_enhanced21 
Execute       rtl_gen_preprocess compute_I_enhanced21 
INFO-FLOW: Preprocessing Module: guidedfilter204 ...
Execute       set_default_model guidedfilter204 
Execute       cdfg_preprocess -model guidedfilter204 
Execute       rtl_gen_preprocess guidedfilter204 
INFO-FLOW: Preprocessing Module: ex_enhancement ...
Execute       set_default_model ex_enhancement 
Execute       cdfg_preprocess -model ex_enhancement 
Execute       rtl_gen_preprocess ex_enhancement 
INFO-FLOW: Preprocessing Module: Duplicate266 ...
Execute       set_default_model Duplicate266 
Execute       cdfg_preprocess -model Duplicate266 
Execute       rtl_gen_preprocess Duplicate266 
INFO-FLOW: Preprocessing Module: Loop_loop_height_pro ...
Execute       set_default_model Loop_loop_height_pro 
Execute       cdfg_preprocess -model Loop_loop_height_pro 
Execute       rtl_gen_preprocess Loop_loop_height_pro 
INFO-FLOW: Preprocessing Module: Loop_loop_height_pro.1 ...
Execute       set_default_model Loop_loop_height_pro.1 
Execute       cdfg_preprocess -model Loop_loop_height_pro.1 
Execute       rtl_gen_preprocess Loop_loop_height_pro.1 
INFO-FLOW: Preprocessing Module: AddWeighted ...
Execute       set_default_model AddWeighted 
Execute       cdfg_preprocess -model AddWeighted 
Execute       rtl_gen_preprocess AddWeighted 
INFO-FLOW: Preprocessing Module: Duplicate269 ...
Execute       set_default_model Duplicate269 
Execute       cdfg_preprocess -model Duplicate269 
Execute       rtl_gen_preprocess Duplicate269 
INFO-FLOW: Preprocessing Module: Duplicate270 ...
Execute       set_default_model Duplicate270 
Execute       cdfg_preprocess -model Duplicate270 
Execute       rtl_gen_preprocess Duplicate270 
INFO-FLOW: Preprocessing Module: Duplicate ...
Execute       set_default_model Duplicate 
Execute       cdfg_preprocess -model Duplicate 
Execute       rtl_gen_preprocess Duplicate 
INFO-FLOW: Preprocessing Module: MinMaxLoc ...
Execute       set_default_model MinMaxLoc 
Execute       cdfg_preprocess -model MinMaxLoc 
Execute       rtl_gen_preprocess MinMaxLoc 
INFO-FLOW: Preprocessing Module: mat2gray ...
Execute       set_default_model mat2gray 
Execute       cdfg_preprocess -model mat2gray 
Execute       rtl_gen_preprocess mat2gray 
INFO-FLOW: Preprocessing Module: Filter2D ...
Execute       set_default_model Filter2D 
Execute       cdfg_preprocess -model Filter2D 
Execute       rtl_gen_preprocess Filter2D 
INFO-FLOW: Preprocessing Module: mean_filter_2D ...
Execute       set_default_model mean_filter_2D 
Execute       cdfg_preprocess -model mean_filter_2D 
Execute       rtl_gen_preprocess mean_filter_2D 
INFO-FLOW: Preprocessing Module: adaptive_threshold ...
Execute       set_default_model adaptive_threshold 
Execute       cdfg_preprocess -model adaptive_threshold 
Execute       rtl_gen_preprocess adaptive_threshold 
INFO-FLOW: Preprocessing Module: threshold ...
Execute       set_default_model threshold 
Execute       cdfg_preprocess -model threshold 
Execute       rtl_gen_preprocess threshold 
INFO-FLOW: Preprocessing Module: local_sort ...
Execute       set_default_model local_sort 
Execute       cdfg_preprocess -model local_sort 
Command       cdfg_preprocess done; 1.536 sec.
Execute       rtl_gen_preprocess local_sort 
INFO-FLOW: Preprocessing Module: windows ...
Execute       set_default_model windows 
Execute       cdfg_preprocess -model windows 
Execute       rtl_gen_preprocess windows 
INFO-FLOW: Preprocessing Module: CCL ...
Execute       set_default_model CCL 
Execute       cdfg_preprocess -model CCL 
Command       cdfg_preprocess done; 0.798 sec.
Execute       rtl_gen_preprocess CCL 
INFO-FLOW: Preprocessing Module: AXIstream2Mat ...
Execute       set_default_model AXIstream2Mat 
Execute       cdfg_preprocess -model AXIstream2Mat 
Execute       rtl_gen_preprocess AXIstream2Mat 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: net_holes_detection ...
Execute       set_default_model net_holes_detection 
Execute       cdfg_preprocess -model net_holes_detection 
Execute       rtl_gen_preprocess net_holes_detection 
INFO-FLOW: Model list for synthesis: Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl7839_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_codeRepl7839_p 
Execute       schedule -model Block_codeRepl7839_p 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.649 sec.
INFO: [HLS 200-111]  Elapsed time: 331.655 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Block_codeRepl7839_p.verbose.sched.rpt 
Command       syn_report done; 0.127 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Block_codeRepl7839_p.sched.adb -f 
Command       db_write done; 0.216 sec.
INFO-FLOW: Finish scheduling Block_codeRepl7839_p.
Execute       set_default_model Block_codeRepl7839_p 
Execute       bind -model Block_codeRepl7839_p 
BIND OPTION: model=Block_codeRepl7839_p
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.189 sec.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Block_codeRepl7839_p.verbose.bind.rpt 
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Block_codeRepl7839_p.bind.adb -f 
INFO-FLOW: Finish binding Block_codeRepl7839_p.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.462 sec.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt 
Command       syn_report done; 0.195 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
Command       db_write done; 0.131 sec.
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: model=AXIvideo2Mat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.168 sec.
INFO: [HLS 200-111]  Elapsed time: 0.719 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt 
Command       syn_report done; 0.128 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
Command       db_write done; 0.174 sec.
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_data1 
Execute       schedule -model read_data1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.484 sec.
INFO: [HLS 200-111]  Elapsed time: 1.211 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/read_data1.verbose.sched.rpt 
Command       syn_report done; 0.155 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/read_data1.sched.adb -f 
Command       db_write done; 0.124 sec.
INFO-FLOW: Finish scheduling read_data1.
Execute       set_default_model read_data1 
Execute       bind -model read_data1 
BIND OPTION: model=read_data1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.177 sec.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 1.069 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/read_data1.verbose.bind.rpt 
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/read_data1.bind.adb -f 
INFO-FLOW: Finish binding read_data1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'boxfilter200205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model boxfilter200205 
Execute       schedule -model boxfilter200205 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.604 sec.
INFO: [HLS 200-111]  Elapsed time: 1.178 seconds; current allocated memory: 1.069 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter200205.verbose.sched.rpt 
Command       syn_report done; 0.586 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter200205.sched.adb -f 
Command       db_write done; 0.424 sec.
INFO-FLOW: Finish scheduling boxfilter200205.
Execute       set_default_model boxfilter200205 
Execute       bind -model boxfilter200205 
BIND OPTION: model=boxfilter200205
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.248 sec.
INFO: [HLS 200-111]  Elapsed time: 1.513 seconds; current allocated memory: 1.070 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter200205.verbose.bind.rpt 
Command       syn_report done; 0.669 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter200205.bind.adb -f 
Command       db_write done; 0.414 sec.
INFO-FLOW: Finish binding boxfilter200205.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'boxfilter201206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model boxfilter201206 
Execute       schedule -model boxfilter201206 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.576 sec.
INFO: [HLS 200-111]  Elapsed time: 2.007 seconds; current allocated memory: 1.071 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter201206.verbose.sched.rpt 
Command       syn_report done; 0.588 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter201206.sched.adb -f 
Command       db_write done; 0.417 sec.
INFO-FLOW: Finish scheduling boxfilter201206.
Execute       set_default_model boxfilter201206 
Execute       bind -model boxfilter201206 
BIND OPTION: model=boxfilter201206
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.251 sec.
INFO: [HLS 200-111]  Elapsed time: 1.508 seconds; current allocated memory: 1.072 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter201206.verbose.bind.rpt 
Command       syn_report done; 0.698 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter201206.bind.adb -f 
Command       db_write done; 0.481 sec.
INFO-FLOW: Finish binding boxfilter201206.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'boxfilter202207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model boxfilter202207 
Execute       schedule -model boxfilter202207 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.575 sec.
INFO: [HLS 200-111]  Elapsed time: 2.084 seconds; current allocated memory: 1.073 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter202207.verbose.sched.rpt 
Command       syn_report done; 0.604 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter202207.sched.adb -f 
Command       db_write done; 0.426 sec.
INFO-FLOW: Finish scheduling boxfilter202207.
Execute       set_default_model boxfilter202207 
Execute       bind -model boxfilter202207 
BIND OPTION: model=boxfilter202207
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.248 sec.
INFO: [HLS 200-111]  Elapsed time: 1.549 seconds; current allocated memory: 1.074 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter202207.verbose.bind.rpt 
Command       syn_report done; 0.705 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter202207.bind.adb -f 
Command       db_write done; 0.429 sec.
INFO-FLOW: Finish binding boxfilter202207.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_a_b208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_a_b208 
Execute       schedule -model compute_a_b208 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 106.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.516 sec.
INFO: [HLS 200-111]  Elapsed time: 2.018 seconds; current allocated memory: 1.075 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_a_b208.verbose.sched.rpt 
Command       syn_report done; 0.563 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_a_b208.sched.adb -f 
Command       db_write done; 0.257 sec.
INFO-FLOW: Finish scheduling compute_a_b208.
Execute       set_default_model compute_a_b208 
Execute       bind -model compute_a_b208 
BIND OPTION: model=compute_a_b208
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 1.316 seconds; current allocated memory: 1.075 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_a_b208.verbose.bind.rpt 
Command       syn_report done; 0.476 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_a_b208.bind.adb -f 
Command       db_write done; 0.265 sec.
INFO-FLOW: Finish binding compute_a_b208.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'boxfilter203209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model boxfilter203209 
Execute       schedule -model boxfilter203209 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.578 sec.
INFO: [HLS 200-111]  Elapsed time: 1.651 seconds; current allocated memory: 1.076 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter203209.verbose.sched.rpt 
Command       syn_report done; 0.601 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter203209.sched.adb -f 
Command       db_write done; 0.416 sec.
INFO-FLOW: Finish scheduling boxfilter203209.
Execute       set_default_model boxfilter203209 
Execute       bind -model boxfilter203209 
BIND OPTION: model=boxfilter203209
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.262 sec.
INFO: [HLS 200-111]  Elapsed time: 1.519 seconds; current allocated memory: 1.077 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter203209.verbose.bind.rpt 
Command       syn_report done; 0.658 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter203209.bind.adb -f 
Command       db_write done; 0.436 sec.
INFO-FLOW: Finish binding boxfilter203209.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'boxfilter210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model boxfilter210 
Execute       schedule -model boxfilter210 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.577 sec.
INFO: [HLS 200-111]  Elapsed time: 2.022 seconds; current allocated memory: 1.078 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter210.verbose.sched.rpt 
Command       syn_report done; 0.601 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter210.sched.adb -f 
Command       db_write done; 0.415 sec.
INFO-FLOW: Finish scheduling boxfilter210.
Execute       set_default_model boxfilter210 
Execute       bind -model boxfilter210 
BIND OPTION: model=boxfilter210
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.266 sec.
INFO: [HLS 200-111]  Elapsed time: 1.557 seconds; current allocated memory: 1.079 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter210.verbose.bind.rpt 
Command       syn_report done; 0.715 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter210.bind.adb -f 
Command       db_write done; 0.453 sec.
INFO-FLOW: Finish binding boxfilter210.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_I_enhanced21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_I_enhanced21 
Execute       schedule -model compute_I_enhanced21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.444 sec.
INFO: [HLS 200-111]  Elapsed time: 1.952 seconds; current allocated memory: 1.079 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_I_enhanced21.verbose.sched.rpt 
Command       syn_report done; 0.407 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_I_enhanced21.sched.adb -f 
Command       db_write done; 0.201 sec.
INFO-FLOW: Finish scheduling compute_I_enhanced21.
Execute       set_default_model compute_I_enhanced21 
Execute       bind -model compute_I_enhanced21 
BIND OPTION: model=compute_I_enhanced21
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.212 sec.
INFO: [HLS 200-111]  Elapsed time: 1.058 seconds; current allocated memory: 1.080 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_I_enhanced21.verbose.bind.rpt 
Command       syn_report done; 0.371 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_I_enhanced21.bind.adb -f 
Command       db_write done; 0.215 sec.
INFO-FLOW: Finish binding compute_I_enhanced21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guidedfilter204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model guidedfilter204 
Execute       schedule -model guidedfilter204 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.015 seconds; current allocated memory: 1.080 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter204.verbose.sched.rpt 
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter204.sched.adb -f 
INFO-FLOW: Finish scheduling guidedfilter204.
Execute       set_default_model guidedfilter204 
Execute       bind -model guidedfilter204 
BIND OPTION: model=guidedfilter204
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.553 sec.
INFO: [HLS 200-111]  Elapsed time: 1.954 seconds; current allocated memory: 1.080 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter204.verbose.bind.rpt 
Command       syn_report done; 0.906 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter204.bind.adb -f 
INFO-FLOW: Finish binding guidedfilter204.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ex_enhancement' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ex_enhancement 
Execute       schedule -model ex_enhancement 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.404 seconds; current allocated memory: 1.081 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.verbose.sched.rpt 
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.sched.adb -f 
INFO-FLOW: Finish scheduling ex_enhancement.
Execute       set_default_model ex_enhancement 
Execute       bind -model ex_enhancement 
BIND OPTION: model=ex_enhancement
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.718 sec.
INFO: [HLS 200-111]  Elapsed time: 1.048 seconds; current allocated memory: 1.081 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.verbose.bind.rpt 
Command       syn_report done; 0.871 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.bind.adb -f 
INFO-FLOW: Finish binding ex_enhancement.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate266 
Execute       schedule -model Duplicate266 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.392 sec.
INFO: [HLS 200-111]  Elapsed time: 1.666 seconds; current allocated memory: 1.081 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate266.verbose.sched.rpt 
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate266.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate266.
Execute       set_default_model Duplicate266 
Execute       bind -model Duplicate266 
BIND OPTION: model=Duplicate266
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.175 sec.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 1.081 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate266.verbose.bind.rpt 
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate266.bind.adb -f 
INFO-FLOW: Finish binding Duplicate266.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_loop_height_pro 
Execute       schedule -model Loop_loop_height_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.781 sec.
INFO: [HLS 200-111]  Elapsed time: 1.292 seconds; current allocated memory: 1.083 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro.verbose.sched.rpt 
Command       syn_report done; 1.017 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro.sched.adb -f 
Command       db_write done; 0.815 sec.
INFO-FLOW: Finish scheduling Loop_loop_height_pro.
Execute       set_default_model Loop_loop_height_pro 
Execute       bind -model Loop_loop_height_pro 
BIND OPTION: model=Loop_loop_height_pro
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.312 sec.
INFO: [HLS 200-111]  Elapsed time: 2.396 seconds; current allocated memory: 1.085 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro.verbose.bind.rpt 
Command       syn_report done; 1.162 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro.bind.adb -f 
Command       db_write done; 0.89 sec.
INFO-FLOW: Finish binding Loop_loop_height_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loop_height_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_loop_height_pro.1 
Execute       schedule -model Loop_loop_height_pro.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.784 sec.
INFO: [HLS 200-111]  Elapsed time: 3.196 seconds; current allocated memory: 1.087 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro_1.verbose.sched.rpt 
Command       syn_report done; 1.011 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro_1.sched.adb -f 
Command       db_write done; 0.843 sec.
INFO-FLOW: Finish scheduling Loop_loop_height_pro.1.
Execute       set_default_model Loop_loop_height_pro.1 
Execute       bind -model Loop_loop_height_pro.1 
BIND OPTION: model=Loop_loop_height_pro.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 2.435 seconds; current allocated memory: 1.089 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro_1.verbose.bind.rpt 
Command       syn_report done; 1.17 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro_1.bind.adb -f 
Command       db_write done; 0.896 sec.
INFO-FLOW: Finish binding Loop_loop_height_pro.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddWeighted' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AddWeighted 
Execute       schedule -model AddWeighted 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.516 sec.
INFO: [HLS 200-111]  Elapsed time: 3.036 seconds; current allocated memory: 1.089 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AddWeighted.verbose.sched.rpt 
Command       syn_report done; 0.272 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AddWeighted.sched.adb -f 
Command       db_write done; 0.167 sec.
INFO-FLOW: Finish scheduling AddWeighted.
Execute       set_default_model AddWeighted 
Execute       bind -model AddWeighted 
BIND OPTION: model=AddWeighted
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.219 sec.
INFO: [HLS 200-111]  Elapsed time: 0.935 seconds; current allocated memory: 1.090 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AddWeighted.verbose.bind.rpt 
Command       syn_report done; 0.18 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AddWeighted.bind.adb -f 
Command       db_write done; 0.116 sec.
INFO-FLOW: Finish binding AddWeighted.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate269 
Execute       schedule -model Duplicate269 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.415 sec.
INFO: [HLS 200-111]  Elapsed time: 1.156 seconds; current allocated memory: 1.090 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate269.verbose.sched.rpt 
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate269.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate269.
Execute       set_default_model Duplicate269 
Execute       bind -model Duplicate269 
BIND OPTION: model=Duplicate269
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.181 sec.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 1.090 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate269.verbose.bind.rpt 
Command       syn_report done; 0.132 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate269.bind.adb -f 
Command       db_write done; 0.143 sec.
INFO-FLOW: Finish binding Duplicate269.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate270 
Execute       schedule -model Duplicate270 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.426 sec.
INFO: [HLS 200-111]  Elapsed time: 1.149 seconds; current allocated memory: 1.090 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate270.verbose.sched.rpt 
Command       syn_report done; 0.133 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate270.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate270.
Execute       set_default_model Duplicate270 
Execute       bind -model Duplicate270 
BIND OPTION: model=Duplicate270
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 1.090 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate270.verbose.bind.rpt 
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate270.bind.adb -f 
INFO-FLOW: Finish binding Duplicate270.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate 
Execute       schedule -model Duplicate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.462 sec.
INFO: [HLS 200-111]  Elapsed time: 1.008 seconds; current allocated memory: 1.090 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate.verbose.sched.rpt 
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate.
Execute       set_default_model Duplicate 
Execute       bind -model Duplicate 
BIND OPTION: model=Duplicate
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.183 sec.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 1.090 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate.verbose.bind.rpt 
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate.bind.adb -f 
INFO-FLOW: Finish binding Duplicate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MinMaxLoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MinMaxLoc 
Execute       schedule -model MinMaxLoc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.317 sec.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 1.090 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/MinMaxLoc.verbose.sched.rpt 
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/MinMaxLoc.sched.adb -f 
INFO-FLOW: Finish scheduling MinMaxLoc.
Execute       set_default_model MinMaxLoc 
Execute       bind -model MinMaxLoc 
BIND OPTION: model=MinMaxLoc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.197 sec.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 1.091 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/MinMaxLoc.verbose.bind.rpt 
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/MinMaxLoc.bind.adb -f 
INFO-FLOW: Finish binding MinMaxLoc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mat2gray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mat2gray 
Execute       schedule -model mat2gray 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.393 sec.
INFO: [HLS 200-111]  Elapsed time: 0.938 seconds; current allocated memory: 1.091 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mat2gray.verbose.sched.rpt 
Command       syn_report done; 0.266 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mat2gray.sched.adb -f 
Command       db_write done; 0.149 sec.
INFO-FLOW: Finish scheduling mat2gray.
Execute       set_default_model mat2gray 
Execute       bind -model mat2gray 
BIND OPTION: model=mat2gray
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.248 sec.
INFO: [HLS 200-111]  Elapsed time: 0.932 seconds; current allocated memory: 1.091 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mat2gray.verbose.bind.rpt 
Command       syn_report done; 0.228 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mat2gray.bind.adb -f 
Command       db_write done; 0.157 sec.
INFO-FLOW: Finish binding mat2gray.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2D 
Execute       schedule -model Filter2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.712 sec.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 1.093 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Filter2D.verbose.sched.rpt 
Command       syn_report done; 1.149 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Filter2D.sched.adb -f 
Command       db_write done; 0.946 sec.
INFO-FLOW: Finish scheduling Filter2D.
Execute       set_default_model Filter2D 
Execute       bind -model Filter2D 
BIND OPTION: model=Filter2D
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.313 sec.
INFO: [HLS 200-111]  Elapsed time: 2.711 seconds; current allocated memory: 1.095 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Filter2D.verbose.bind.rpt 
Command       syn_report done; 1.367 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Filter2D.bind.adb -f 
Command       db_write done; 1.073 sec.
INFO-FLOW: Finish binding Filter2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean_filter_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mean_filter_2D 
Execute       schedule -model mean_filter_2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.929 seconds; current allocated memory: 1.095 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mean_filter_2D.verbose.sched.rpt 
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mean_filter_2D.sched.adb -f 
INFO-FLOW: Finish scheduling mean_filter_2D.
Execute       set_default_model mean_filter_2D 
Execute       bind -model mean_filter_2D 
BIND OPTION: model=mean_filter_2D
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.277 sec.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 1.095 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mean_filter_2D.verbose.bind.rpt 
Command       syn_report done; 0.261 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mean_filter_2D.bind.adb -f 
INFO-FLOW: Finish binding mean_filter_2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adaptive_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model adaptive_threshold 
Execute       schedule -model adaptive_threshold 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.337 sec.
INFO: [HLS 200-111]  Elapsed time: 1.007 seconds; current allocated memory: 1.096 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/adaptive_threshold.verbose.sched.rpt 
Command       syn_report done; 0.103 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/adaptive_threshold.sched.adb -f 
INFO-FLOW: Finish scheduling adaptive_threshold.
Execute       set_default_model adaptive_threshold 
Execute       bind -model adaptive_threshold 
BIND OPTION: model=adaptive_threshold
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.193 sec.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 1.096 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/adaptive_threshold.verbose.bind.rpt 
Command       syn_report done; 0.136 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/adaptive_threshold.bind.adb -f 
INFO-FLOW: Finish binding adaptive_threshold.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model threshold 
Execute       schedule -model threshold 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.247 sec.
INFO: [HLS 200-111]  Elapsed time: 0.907 seconds; current allocated memory: 1.096 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/threshold.verbose.sched.rpt 
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/threshold.sched.adb -f 
INFO-FLOW: Finish scheduling threshold.
Execute       set_default_model threshold 
Execute       bind -model threshold 
BIND OPTION: model=threshold
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.182 sec.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 1.096 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/threshold.verbose.bind.rpt 
Command       syn_report done; 0.183 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/threshold.bind.adb -f 
INFO-FLOW: Finish binding threshold.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'local_sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model local_sort 
Execute       schedule -model local_sort 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sort_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.948 sec.
INFO: [HLS 200-111]  Elapsed time: 8.674 seconds; current allocated memory: 1.115 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/local_sort.verbose.sched.rpt 
Command       syn_report done; 4.955 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/local_sort.sched.adb -f 
Command       db_write done; 4.581 sec.
INFO-FLOW: Finish scheduling local_sort.
Execute       set_default_model local_sort 
Execute       bind -model local_sort 
BIND OPTION: model=local_sort
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.81 sec.
INFO: [HLS 200-111]  Elapsed time: 13.674 seconds; current allocated memory: 1.126 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/local_sort.verbose.bind.rpt 
Command       syn_report done; 5.676 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/local_sort.bind.adb -f 
Command       db_write done; 4.745 sec.
INFO-FLOW: Finish binding local_sort.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'windows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model windows 
Execute       schedule -model windows 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-61] Pipelining loop 'loop5_loop6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.385 sec.
INFO: [HLS 200-111]  Elapsed time: 13.263 seconds; current allocated memory: 1.131 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/windows.verbose.sched.rpt 
Command       syn_report done; 4.147 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/windows.sched.adb -f 
Command       db_write done; 3.692 sec.
INFO-FLOW: Finish scheduling windows.
Execute       set_default_model windows 
Execute       bind -model windows 
BIND OPTION: model=windows
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.182 sec.
INFO: [HLS 200-111]  Elapsed time: 9.414 seconds; current allocated memory: 1.140 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/windows.verbose.bind.rpt 
Command       syn_report done; 4.334 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/windows.bind.adb -f 
Command       db_write done; 2.947 sec.
INFO-FLOW: Finish binding windows.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CCL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CCL 
Execute       schedule -model CCL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_row'.
WARNING: [SCHED 204-68] The II Violation in module 'CCL' (Loop: first_row): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('results_V_addr_3_write_ln125', fishery/C++/src/core.cpp:125) of variable 'temp.V', fishery/C++/src/core.cpp:123 on array 'results.V', fishery/C++/src/core.cpp:94 and 'load' operation ('temp.V', fishery/C++/src/core.cpp:123) on array 'results.V', fishery/C++/src/core.cpp:94.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'CCL' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('labels_V_addr_20_write_ln153', fishery/C++/src/core.cpp:153) of variable 'labels_V_load_4', fishery/C++/src/core.cpp:153 on array 'labels.V', fishery/C++/src/core.cpp:93 and 'load' operation ('__Val2__', fishery/C++/src/core.cpp:153) on array 'labels.V', fishery/C++/src/core.cpp:93.
WARNING: [SCHED 204-68] The II Violation in module 'CCL' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('labels_V_addr_20_write_ln153', fishery/C++/src/core.cpp:153) of variable 'labels_V_load_4', fishery/C++/src/core.cpp:153 on array 'labels.V', fishery/C++/src/core.cpp:93 and 'load' operation ('__Val2__', fishery/C++/src/core.cpp:153) on array 'labels.V', fishery/C++/src/core.cpp:93.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'second_pass_Y_second_pass_X'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'count_label_size_Y_count_label_size_X'.
WARNING: [SCHED 204-68] The II Violation in module 'CCL' (Loop: count_label_size_Y_count_label_size_X): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('labels_V_addr_22_write_ln194', fishery/C++/src/core.cpp:194) of variable 'add_ln703', fishery/C++/src/core.cpp:194 on array 'labels.V', fishery/C++/src/core.cpp:93 and 'load' operation ('r.V', fishery/C++/src/core.cpp:194) on array 'labels.V', fishery/C++/src/core.cpp:93.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loop4_loop5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'exloop2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 26.727 sec.
INFO: [HLS 200-111]  Elapsed time: 34.459 seconds; current allocated memory: 1.154 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/CCL.verbose.sched.rpt 
Command       syn_report done; 13.352 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/CCL.sched.adb -f 
Command       db_write done; 10.133 sec.
INFO-FLOW: Finish scheduling CCL.
Execute       set_default_model CCL 
Execute       bind -model CCL 
BIND OPTION: model=CCL
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 13.261 sec.
INFO: [HLS 200-111]  Elapsed time: 37.118 seconds; current allocated memory: 1.177 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/CCL.verbose.bind.rpt 
Command       syn_report done; 16.105 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/CCL.bind.adb -f 
Command       db_write done; 11.642 sec.
INFO-FLOW: Finish binding CCL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIstream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIstream2Mat 
Execute       schedule -model AXIstream2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.453 sec.
INFO: [HLS 200-111]  Elapsed time: 28.804 seconds; current allocated memory: 1.179 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIstream2Mat.verbose.sched.rpt 
Command       syn_report done; 0.101 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIstream2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIstream2Mat.
Execute       set_default_model AXIstream2Mat 
Execute       bind -model AXIstream2Mat 
BIND OPTION: model=AXIstream2Mat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.201 sec.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 1.179 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIstream2Mat.verbose.bind.rpt 
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIstream2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIstream2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.323 sec.
INFO: [HLS 200-111]  Elapsed time: 1.031 seconds; current allocated memory: 1.179 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt 
Command       syn_report done; 0.133 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
Command       db_write done; 0.104 sec.
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: model=Mat2AXIvideo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.203 sec.
INFO: [HLS 200-111]  Elapsed time: 0.867 seconds; current allocated memory: 1.180 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt 
Command       syn_report done; 0.138 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
Command       db_write done; 0.158 sec.
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'net_holes_detection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model net_holes_detection 
Execute       schedule -model net_holes_detection 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 1.180 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.verbose.sched.rpt 
Command       syn_report done; 0.245 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.sched.adb -f 
Command       db_write done; 0.239 sec.
INFO-FLOW: Finish scheduling net_holes_detection.
Execute       set_default_model net_holes_detection 
Execute       bind -model net_holes_detection 
BIND OPTION: model=net_holes_detection
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 14.22 sec.
INFO: [HLS 200-111]  Elapsed time: 15.055 seconds; current allocated memory: 1.188 GB.
Execute       syn_report -verbosereport -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.verbose.bind.rpt 
Command       syn_report done; 5.102 sec.
Execute       db_write -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.bind.adb -f 
Command       db_write done; 0.247 sec.
INFO-FLOW: Finish binding net_holes_detection.
Execute       get_model_list net_holes_detection -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_codeRepl7839_p 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess read_data1 
Execute       rtl_gen_preprocess boxfilter200205 
Execute       rtl_gen_preprocess boxfilter201206 
Execute       rtl_gen_preprocess boxfilter202207 
Execute       rtl_gen_preprocess compute_a_b208 
Execute       rtl_gen_preprocess boxfilter203209 
Execute       rtl_gen_preprocess boxfilter210 
Execute       rtl_gen_preprocess compute_I_enhanced21 
Execute       rtl_gen_preprocess guidedfilter204 
Execute       rtl_gen_preprocess ex_enhancement 
Execute       rtl_gen_preprocess Duplicate266 
Execute       rtl_gen_preprocess Loop_loop_height_pro 
Execute       rtl_gen_preprocess Loop_loop_height_pro.1 
Execute       rtl_gen_preprocess AddWeighted 
Execute       rtl_gen_preprocess Duplicate269 
Execute       rtl_gen_preprocess Duplicate270 
Execute       rtl_gen_preprocess Duplicate 
Execute       rtl_gen_preprocess MinMaxLoc 
Execute       rtl_gen_preprocess mat2gray 
Execute       rtl_gen_preprocess Filter2D 
Execute       rtl_gen_preprocess mean_filter_2D 
Execute       rtl_gen_preprocess adaptive_threshold 
Execute       rtl_gen_preprocess threshold 
Execute       rtl_gen_preprocess local_sort 
Execute       rtl_gen_preprocess windows 
Execute       rtl_gen_preprocess CCL 
Execute       rtl_gen_preprocess AXIstream2Mat 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess net_holes_detection 
INFO-FLOW: Model list for RTL generation: Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl7839_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_codeRepl7839_p -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Block_codeRepl7839_p.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl7839_p'.
Command       create_rtl_model done; 0.133 sec.
INFO: [HLS 200-111]  Elapsed time: 6.066 seconds; current allocated memory: 1.192 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_codeRepl7839_p -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/Block_codeRepl7839_p -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl Block_codeRepl7839_p -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/Block_codeRepl7839_p 
Execute       gen_rtl Block_codeRepl7839_p -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/Block_codeRepl7839_p 
Execute       syn_report -csynth -model Block_codeRepl7839_p -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Block_codeRepl7839_p_csynth.rpt 
Execute       syn_report -rtlxml -model Block_codeRepl7839_p -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Block_codeRepl7839_p_csynth.xml 
Execute       syn_report -verbosereport -model Block_codeRepl7839_p -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Block_codeRepl7839_p.verbose.rpt 
Execute       db_write -model Block_codeRepl7839_p -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Block_codeRepl7839_p.adb 
Execute       gen_tb_info Block_codeRepl7839_p -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Block_codeRepl7839_p 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 1.072 seconds; current allocated memory: 1.192 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/AXIvideo2Mat -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/AXIvideo2Mat 
Execute       syn_report -csynth -model AXIvideo2Mat -o C:/Users/xristina/Documents/fishery/solution1/syn/report/AXIvideo2Mat_csynth.rpt 
Execute       syn_report -rtlxml -model AXIvideo2Mat -o C:/Users/xristina/Documents/fishery/solution1/syn/report/AXIvideo2Mat_csynth.xml 
Execute       syn_report -verbosereport -model AXIvideo2Mat -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt 
Command       syn_report done; 0.208 sec.
Execute       db_write -model AXIvideo2Mat -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIvideo2Mat.adb 
Command       db_write done; 0.201 sec.
Execute       gen_tb_info AXIvideo2Mat -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIvideo2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_data1 -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/read_data1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data1'.
Command       create_rtl_model done; 0.136 sec.
INFO: [HLS 200-111]  Elapsed time: 1.349 seconds; current allocated memory: 1.193 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_data1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/read_data1 -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl read_data1 -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/read_data1 
Execute       gen_rtl read_data1 -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/read_data1 
Execute       syn_report -csynth -model read_data1 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/read_data1_csynth.rpt 
Execute       syn_report -rtlxml -model read_data1 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/read_data1_csynth.xml 
Execute       syn_report -verbosereport -model read_data1 -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/read_data1.verbose.rpt 
Command       syn_report done; 0.172 sec.
Execute       db_write -model read_data1 -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/read_data1.adb 
Command       db_write done; 0.197 sec.
Execute       gen_tb_info read_data1 -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/read_data1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'boxfilter200205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model boxfilter200205 -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter200205.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_0_V' to 'boxfilter200205_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_1_V' to 'boxfilter200205_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_2_V' to 'boxfilter200205_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_3_V' to 'boxfilter200205_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_4_V' to 'boxfilter200205_ifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_5_V' to 'boxfilter200205_ig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_6_V' to 'boxfilter200205_ihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_7_V' to 'boxfilter200205_iibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_8_V' to 'boxfilter200205_ijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_9_V' to 'boxfilter200205_ikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_10_V' to 'boxfilter200205_ilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_11_V' to 'boxfilter200205_imb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_12_V' to 'boxfilter200205_incg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_13_V' to 'boxfilter200205_iocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_14_V' to 'boxfilter200205_ipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_15_V' to 'boxfilter200205_iqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_16_V' to 'boxfilter200205_ircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_17_V' to 'boxfilter200205_isc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_18_V' to 'boxfilter200205_itde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_19_V' to 'boxfilter200205_iudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_20_V' to 'boxfilter200205_ivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_21_V' to 'boxfilter200205_iwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_22_V' to 'boxfilter200205_ixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_23_V' to 'boxfilter200205_iyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_24_V' to 'boxfilter200205_izec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_25_V' to 'boxfilter200205_iAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_26_V' to 'boxfilter200205_iBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_27_V' to 'boxfilter200205_iCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_28_V' to 'boxfilter200205_iDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_29_V' to 'boxfilter200205_iEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_30_V' to 'boxfilter200205_iFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_31_V' to 'boxfilter200205_iGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter200205_imCum_val_32_V' to 'boxfilter200205_iHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'net_holes_detection_mux_336_32_1_1' to 'net_holes_detectiIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectiIfE': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'boxfilter200205'.
Command       create_rtl_model done; 1.879 sec.
INFO: [HLS 200-111]  Elapsed time: 3.037 seconds; current allocated memory: 1.195 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl boxfilter200205 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/boxfilter200205 -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl boxfilter200205 -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/boxfilter200205 
Execute       gen_rtl boxfilter200205 -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/boxfilter200205 
Execute       syn_report -csynth -model boxfilter200205 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/boxfilter200205_csynth.rpt 
Command       syn_report done; 0.149 sec.
Execute       syn_report -rtlxml -model boxfilter200205 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/boxfilter200205_csynth.xml 
Execute       syn_report -verbosereport -model boxfilter200205 -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter200205.verbose.rpt 
Command       syn_report done; 0.977 sec.
Execute       db_write -model boxfilter200205 -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter200205.adb 
Command       db_write done; 0.666 sec.
Execute       gen_tb_info boxfilter200205 -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter200205 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'boxfilter201206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model boxfilter201206 -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter201206.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_0_V' to 'boxfilter201206_iJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_1_V' to 'boxfilter201206_iKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_2_V' to 'boxfilter201206_iLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_3_V' to 'boxfilter201206_iMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_4_V' to 'boxfilter201206_iNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_5_V' to 'boxfilter201206_iOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_6_V' to 'boxfilter201206_iPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_7_V' to 'boxfilter201206_iQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_8_V' to 'boxfilter201206_iRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_9_V' to 'boxfilter201206_iShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_10_V' to 'boxfilter201206_iThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_11_V' to 'boxfilter201206_iUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_12_V' to 'boxfilter201206_iVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_13_V' to 'boxfilter201206_iWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_14_V' to 'boxfilter201206_iXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_15_V' to 'boxfilter201206_iYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_16_V' to 'boxfilter201206_iZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_17_V' to 'boxfilter201206_i0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_18_V' to 'boxfilter201206_i1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_19_V' to 'boxfilter201206_i2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_20_V' to 'boxfilter201206_i3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_21_V' to 'boxfilter201206_i4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_22_V' to 'boxfilter201206_i5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_23_V' to 'boxfilter201206_i6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_24_V' to 'boxfilter201206_i7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_25_V' to 'boxfilter201206_i8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_26_V' to 'boxfilter201206_i9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_27_V' to 'boxfilter201206_ibak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_28_V' to 'boxfilter201206_ibbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_29_V' to 'boxfilter201206_ibck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_30_V' to 'boxfilter201206_ibdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_31_V' to 'boxfilter201206_ibek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter201206_imCum_val_32_V' to 'boxfilter201206_ibfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectiIfE': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'boxfilter201206'.
Command       create_rtl_model done; 1.853 sec.
INFO: [HLS 200-111]  Elapsed time: 4.98 seconds; current allocated memory: 1.197 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl boxfilter201206 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/boxfilter201206 -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl boxfilter201206 -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/boxfilter201206 
Execute       gen_rtl boxfilter201206 -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/boxfilter201206 
Execute       syn_report -csynth -model boxfilter201206 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/boxfilter201206_csynth.rpt 
Command       syn_report done; 0.139 sec.
Execute       syn_report -rtlxml -model boxfilter201206 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/boxfilter201206_csynth.xml 
Execute       syn_report -verbosereport -model boxfilter201206 -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter201206.verbose.rpt 
Command       syn_report done; 0.88 sec.
Execute       db_write -model boxfilter201206 -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter201206.adb 
Command       db_write done; 0.733 sec.
Execute       gen_tb_info boxfilter201206 -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter201206 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'boxfilter202207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model boxfilter202207 -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter202207.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_0_V' to 'boxfilter202207_ibgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_1_V' to 'boxfilter202207_ibhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_2_V' to 'boxfilter202207_ibil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_3_V' to 'boxfilter202207_ibjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_4_V' to 'boxfilter202207_ibkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_5_V' to 'boxfilter202207_ibll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_6_V' to 'boxfilter202207_ibml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_7_V' to 'boxfilter202207_ibnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_8_V' to 'boxfilter202207_ibom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_9_V' to 'boxfilter202207_ibpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_10_V' to 'boxfilter202207_ibqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_11_V' to 'boxfilter202207_ibrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_12_V' to 'boxfilter202207_ibsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_13_V' to 'boxfilter202207_ibtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_14_V' to 'boxfilter202207_ibun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_15_V' to 'boxfilter202207_ibvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_16_V' to 'boxfilter202207_ibwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_17_V' to 'boxfilter202207_ibxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_18_V' to 'boxfilter202207_ibyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_19_V' to 'boxfilter202207_ibzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_20_V' to 'boxfilter202207_ibAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_21_V' to 'boxfilter202207_ibBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_22_V' to 'boxfilter202207_ibCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_23_V' to 'boxfilter202207_ibDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_24_V' to 'boxfilter202207_ibEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_25_V' to 'boxfilter202207_ibFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_26_V' to 'boxfilter202207_ibGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_27_V' to 'boxfilter202207_ibHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_28_V' to 'boxfilter202207_ibIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_29_V' to 'boxfilter202207_ibJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_30_V' to 'boxfilter202207_ibKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_31_V' to 'boxfilter202207_ibLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter202207_imCum_val_32_V' to 'boxfilter202207_ibMq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectiIfE': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'boxfilter202207'.
Command       create_rtl_model done; 1.827 sec.
INFO: [HLS 200-111]  Elapsed time: 4.858 seconds; current allocated memory: 1.200 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl boxfilter202207 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/boxfilter202207 -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl boxfilter202207 -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/boxfilter202207 
Execute       gen_rtl boxfilter202207 -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/boxfilter202207 
Execute       syn_report -csynth -model boxfilter202207 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/boxfilter202207_csynth.rpt 
Command       syn_report done; 0.138 sec.
Execute       syn_report -rtlxml -model boxfilter202207 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/boxfilter202207_csynth.xml 
Execute       syn_report -verbosereport -model boxfilter202207 -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter202207.verbose.rpt 
Command       syn_report done; 0.838 sec.
Execute       db_write -model boxfilter202207 -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter202207.adb 
Command       db_write done; 0.589 sec.
Execute       gen_tb_info boxfilter202207 -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter202207 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_a_b208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_a_b208 -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_a_b208.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'net_holes_detection_sdiv_48ns_32s_48_52_1' to 'net_holes_detectibNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'net_holes_detection_sdiv_48ns_33s_32_52_1' to 'net_holes_detectibOq' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_a_b208' is 9111 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectibNq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectibOq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_a_b208'.
Command       create_rtl_model done; 0.533 sec.
INFO: [HLS 200-111]  Elapsed time: 3.524 seconds; current allocated memory: 1.202 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_a_b208 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/compute_a_b208 -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl compute_a_b208 -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/compute_a_b208 
Execute       gen_rtl compute_a_b208 -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/compute_a_b208 
Execute       syn_report -csynth -model compute_a_b208 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/compute_a_b208_csynth.rpt 
Execute       syn_report -rtlxml -model compute_a_b208 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/compute_a_b208_csynth.xml 
Execute       syn_report -verbosereport -model compute_a_b208 -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_a_b208.verbose.rpt 
Command       syn_report done; 0.707 sec.
Execute       db_write -model compute_a_b208 -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_a_b208.adb 
Command       db_write done; 0.567 sec.
Execute       gen_tb_info compute_a_b208 -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_a_b208 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'boxfilter203209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model boxfilter203209 -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter203209.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_0_V' to 'boxfilter203209_ibPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_1_V' to 'boxfilter203209_ibQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_2_V' to 'boxfilter203209_ibRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_3_V' to 'boxfilter203209_ibSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_4_V' to 'boxfilter203209_ibTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_5_V' to 'boxfilter203209_ibUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_6_V' to 'boxfilter203209_ibVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_7_V' to 'boxfilter203209_ibWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_8_V' to 'boxfilter203209_ibXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_9_V' to 'boxfilter203209_ibYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_10_V' to 'boxfilter203209_ibZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_11_V' to 'boxfilter203209_ib0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_12_V' to 'boxfilter203209_ib1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_13_V' to 'boxfilter203209_ib2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_14_V' to 'boxfilter203209_ib3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_15_V' to 'boxfilter203209_ib4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_16_V' to 'boxfilter203209_ib5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_17_V' to 'boxfilter203209_ib6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_18_V' to 'boxfilter203209_ib7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_19_V' to 'boxfilter203209_ib8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_20_V' to 'boxfilter203209_ib9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_21_V' to 'boxfilter203209_icau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_22_V' to 'boxfilter203209_icbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_23_V' to 'boxfilter203209_iccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_24_V' to 'boxfilter203209_icdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_25_V' to 'boxfilter203209_iceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_26_V' to 'boxfilter203209_icfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_27_V' to 'boxfilter203209_icgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_28_V' to 'boxfilter203209_ichv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_29_V' to 'boxfilter203209_iciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_30_V' to 'boxfilter203209_icjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_31_V' to 'boxfilter203209_ickv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter203209_imCum_val_32_V' to 'boxfilter203209_iclv' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectiIfE': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'boxfilter203209'.
Command       create_rtl_model done; 2.091 sec.
INFO: [HLS 200-111]  Elapsed time: 4.335 seconds; current allocated memory: 1.204 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl boxfilter203209 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/boxfilter203209 -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl boxfilter203209 -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/boxfilter203209 
Execute       gen_rtl boxfilter203209 -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/boxfilter203209 
Execute       syn_report -csynth -model boxfilter203209 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/boxfilter203209_csynth.rpt 
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model boxfilter203209 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/boxfilter203209_csynth.xml 
Execute       syn_report -verbosereport -model boxfilter203209 -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter203209.verbose.rpt 
Command       syn_report done; 0.933 sec.
Execute       db_write -model boxfilter203209 -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter203209.adb 
Command       db_write done; 0.633 sec.
Execute       gen_tb_info boxfilter203209 -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter203209 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'boxfilter210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model boxfilter210 -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter210.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_0_V' to 'boxfilter210_imCucmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_1_V' to 'boxfilter210_imCucnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_2_V' to 'boxfilter210_imCucow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_3_V' to 'boxfilter210_imCucpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_4_V' to 'boxfilter210_imCucqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_5_V' to 'boxfilter210_imCucrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_6_V' to 'boxfilter210_imCucsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_7_V' to 'boxfilter210_imCuctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_8_V' to 'boxfilter210_imCucux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_9_V' to 'boxfilter210_imCucvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_10_V' to 'boxfilter210_imCucwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_11_V' to 'boxfilter210_imCucxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_12_V' to 'boxfilter210_imCucyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_13_V' to 'boxfilter210_imCuczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_14_V' to 'boxfilter210_imCucAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_15_V' to 'boxfilter210_imCucBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_16_V' to 'boxfilter210_imCucCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_17_V' to 'boxfilter210_imCucDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_18_V' to 'boxfilter210_imCucEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_19_V' to 'boxfilter210_imCucFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_20_V' to 'boxfilter210_imCucGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_21_V' to 'boxfilter210_imCucHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_22_V' to 'boxfilter210_imCucIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_23_V' to 'boxfilter210_imCucJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_24_V' to 'boxfilter210_imCucKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_25_V' to 'boxfilter210_imCucLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_26_V' to 'boxfilter210_imCucMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_27_V' to 'boxfilter210_imCucNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_28_V' to 'boxfilter210_imCucOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_29_V' to 'boxfilter210_imCucPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_30_V' to 'boxfilter210_imCucQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_31_V' to 'boxfilter210_imCucRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'boxfilter210_imCum_val_32_V' to 'boxfilter210_imCucSB' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectiIfE': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'boxfilter210'.
Command       create_rtl_model done; 1.93 sec.
INFO: [HLS 200-111]  Elapsed time: 4.765 seconds; current allocated memory: 1.207 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl boxfilter210 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/boxfilter210 -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl boxfilter210 -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/boxfilter210 
Execute       gen_rtl boxfilter210 -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/boxfilter210 
Execute       syn_report -csynth -model boxfilter210 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/boxfilter210_csynth.rpt 
Command       syn_report done; 0.123 sec.
Execute       syn_report -rtlxml -model boxfilter210 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/boxfilter210_csynth.xml 
Execute       syn_report -verbosereport -model boxfilter210 -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter210.verbose.rpt 
Command       syn_report done; 0.903 sec.
Execute       db_write -model boxfilter210 -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter210.adb 
Command       db_write done; 0.63 sec.
Execute       gen_tb_info boxfilter210 -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter210 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_I_enhanced21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_I_enhanced21 -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_I_enhanced21.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'net_holes_detection_sdiv_48ns_32s_32_52_1' to 'net_holes_detecticTB' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectibNq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_holes_detecticTB': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_I_enhanced21'.
Command       create_rtl_model done; 0.333 sec.
INFO: [HLS 200-111]  Elapsed time: 3.244 seconds; current allocated memory: 1.208 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_I_enhanced21 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/compute_I_enhanced21 -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Command       gen_rtl done; 0.147 sec.
Execute       gen_rtl compute_I_enhanced21 -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/compute_I_enhanced21 
Execute       gen_rtl compute_I_enhanced21 -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/compute_I_enhanced21 
Execute       syn_report -csynth -model compute_I_enhanced21 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/compute_I_enhanced21_csynth.rpt 
Execute       syn_report -rtlxml -model compute_I_enhanced21 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/compute_I_enhanced21_csynth.xml 
Execute       syn_report -verbosereport -model compute_I_enhanced21 -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_I_enhanced21.verbose.rpt 
Command       syn_report done; 0.454 sec.
Execute       db_write -model compute_I_enhanced21 -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_I_enhanced21.adb 
Command       db_write done; 0.468 sec.
Execute       gen_tb_info compute_I_enhanced21 -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_I_enhanced21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guidedfilter204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model guidedfilter204 -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter204.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_compute_a_b208_U0' to 'start_for_computecUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_boxfilter203209_U0' to 'start_for_boxfiltcVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_boxfilter210_U0' to 'start_for_boxfiltcWB' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'guidedfilter204'.
Command       create_rtl_model done; 0.255 sec.
INFO: [HLS 200-111]  Elapsed time: 2.136 seconds; current allocated memory: 1.209 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl guidedfilter204 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/guidedfilter204 -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl guidedfilter204 -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/guidedfilter204 
Execute       gen_rtl guidedfilter204 -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/guidedfilter204 
Execute       syn_report -csynth -model guidedfilter204 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/guidedfilter204_csynth.rpt 
Execute       syn_report -rtlxml -model guidedfilter204 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/guidedfilter204_csynth.xml 
Execute       syn_report -verbosereport -model guidedfilter204 -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter204.verbose.rpt 
Command       syn_report done; 0.921 sec.
Execute       db_write -model guidedfilter204 -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter204.adb 
Command       db_write done; 0.188 sec.
Execute       gen_tb_info guidedfilter204 -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter204 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ex_enhancement' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ex_enhancement -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_guidedfilter204_U0' to 'start_for_guidedfcXB' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ex_enhancement'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 1.942 seconds; current allocated memory: 1.210 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl ex_enhancement -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/ex_enhancement -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl ex_enhancement -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/ex_enhancement 
Execute       gen_rtl ex_enhancement -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/ex_enhancement 
Execute       syn_report -csynth -model ex_enhancement -o C:/Users/xristina/Documents/fishery/solution1/syn/report/ex_enhancement_csynth.rpt 
Execute       syn_report -rtlxml -model ex_enhancement -o C:/Users/xristina/Documents/fishery/solution1/syn/report/ex_enhancement_csynth.xml 
Execute       syn_report -verbosereport -model ex_enhancement -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.verbose.rpt 
Command       syn_report done; 0.896 sec.
Execute       db_write -model ex_enhancement -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.adb 
Command       db_write done; 0.153 sec.
Execute       gen_tb_info ex_enhancement -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Duplicate266 -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate266.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate266'.
INFO: [HLS 200-111]  Elapsed time: 1.762 seconds; current allocated memory: 1.210 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate266 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/Duplicate266 -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl Duplicate266 -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/Duplicate266 
Execute       gen_rtl Duplicate266 -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/Duplicate266 
Execute       syn_report -csynth -model Duplicate266 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Duplicate266_csynth.rpt 
Execute       syn_report -rtlxml -model Duplicate266 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Duplicate266_csynth.xml 
Execute       syn_report -verbosereport -model Duplicate266 -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate266.verbose.rpt 
Execute       db_write -model Duplicate266 -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate266.adb 
Command       db_write done; 0.187 sec.
Execute       gen_tb_info Duplicate266 -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate266 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_loop_height_pro -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_k_buf_0_val_16' to 'Loop_loop_height_cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_k_buf_0_val_15' to 'Loop_loop_height_cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_k_buf_0_val_14' to 'Loop_loop_height_c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_k_buf_0_val_13' to 'Loop_loop_height_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_k_buf_0_val_12' to 'Loop_loop_height_c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_k_buf_0_val_11' to 'Loop_loop_height_c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_k_buf_0_val_10' to 'Loop_loop_height_c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_k_buf_0_val_9' to 'Loop_loop_height_c5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_k_buf_0_val_17' to 'Loop_loop_height_c6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'net_holes_detection_mux_94_16_1_1' to 'net_holes_detectic7D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectic7D': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro'.
Command       create_rtl_model done; 0.863 sec.
INFO: [HLS 200-111]  Elapsed time: 1.825 seconds; current allocated memory: 1.214 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_loop_height_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/Loop_loop_height_pro -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Command       gen_rtl done; 1.64 sec.
Execute       gen_rtl Loop_loop_height_pro -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/Loop_loop_height_pro 
Execute       gen_rtl Loop_loop_height_pro -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/Loop_loop_height_pro 
Execute       syn_report -csynth -model Loop_loop_height_pro -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Loop_loop_height_pro_csynth.rpt 
Command       syn_report done; 0.297 sec.
Execute       syn_report -rtlxml -model Loop_loop_height_pro -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Loop_loop_height_pro_csynth.xml 
Command       syn_report done; 0.137 sec.
Execute       syn_report -verbosereport -model Loop_loop_height_pro -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro.verbose.rpt 
Command       syn_report done; 1.543 sec.
Execute       db_write -model Loop_loop_height_pro -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro.adb 
Command       db_write done; 1.176 sec.
Execute       gen_tb_info Loop_loop_height_pro -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loop_height_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_loop_height_pro.1 -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_1_k_buf_0_val_16' to 'Loop_loop_height_c8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_1_k_buf_0_val_15' to 'Loop_loop_height_c9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_1_k_buf_0_val_14' to 'Loop_loop_height_daE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_1_k_buf_0_val_13' to 'Loop_loop_height_dbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_1_k_buf_0_val_12' to 'Loop_loop_height_dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_1_k_buf_0_val_11' to 'Loop_loop_height_ddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_1_k_buf_0_val_10' to 'Loop_loop_height_deE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_1_k_buf_0_val_9' to 'Loop_loop_height_dfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_loop_height_pro_1_k_buf_0_val_17' to 'Loop_loop_height_dgE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectic7D': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loop_height_pro_1'.
Command       create_rtl_model done; 0.811 sec.
INFO: [HLS 200-111]  Elapsed time: 7.19 seconds; current allocated memory: 1.219 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_loop_height_pro.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/Loop_loop_height_pro_1 -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl Loop_loop_height_pro.1 -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/Loop_loop_height_pro_1 
Execute       gen_rtl Loop_loop_height_pro.1 -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/Loop_loop_height_pro_1 
Execute       syn_report -csynth -model Loop_loop_height_pro.1 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Loop_loop_height_pro_1_csynth.rpt 
Command       syn_report done; 0.276 sec.
Execute       syn_report -rtlxml -model Loop_loop_height_pro.1 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Loop_loop_height_pro_1_csynth.xml 
Command       syn_report done; 0.14 sec.
Execute       syn_report -verbosereport -model Loop_loop_height_pro.1 -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro_1.verbose.rpt 
Command       syn_report done; 1.673 sec.
Execute       db_write -model Loop_loop_height_pro.1 -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro_1.adb 
Command       db_write done; 1.879 sec.
Execute       gen_tb_info Loop_loop_height_pro.1 -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddWeighted' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AddWeighted -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AddWeighted.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddWeighted'.
INFO: [HLS 200-111]  Elapsed time: 5.715 seconds; current allocated memory: 1.221 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl AddWeighted -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/AddWeighted -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl AddWeighted -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/AddWeighted 
Execute       gen_rtl AddWeighted -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/AddWeighted 
Execute       syn_report -csynth -model AddWeighted -o C:/Users/xristina/Documents/fishery/solution1/syn/report/AddWeighted_csynth.rpt 
Execute       syn_report -rtlxml -model AddWeighted -o C:/Users/xristina/Documents/fishery/solution1/syn/report/AddWeighted_csynth.xml 
Execute       syn_report -verbosereport -model AddWeighted -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AddWeighted.verbose.rpt 
Command       syn_report done; 0.137 sec.
Execute       db_write -model AddWeighted -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AddWeighted.adb 
Command       db_write done; 0.305 sec.
Execute       gen_tb_info AddWeighted -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AddWeighted 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Duplicate269 -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate269.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate269'.
INFO: [HLS 200-111]  Elapsed time: 1.234 seconds; current allocated memory: 1.221 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate269 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/Duplicate269 -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl Duplicate269 -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/Duplicate269 
Execute       gen_rtl Duplicate269 -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/Duplicate269 
Execute       syn_report -csynth -model Duplicate269 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Duplicate269_csynth.rpt 
Execute       syn_report -rtlxml -model Duplicate269 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Duplicate269_csynth.xml 
Execute       syn_report -verbosereport -model Duplicate269 -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate269.verbose.rpt 
Execute       db_write -model Duplicate269 -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate269.adb 
Command       db_write done; 0.269 sec.
Execute       gen_tb_info Duplicate269 -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate269 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Duplicate270 -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate270.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate270'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 1.221 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate270 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/Duplicate270 -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl Duplicate270 -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/Duplicate270 
Execute       gen_rtl Duplicate270 -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/Duplicate270 
Execute       syn_report -csynth -model Duplicate270 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Duplicate270_csynth.rpt 
Execute       syn_report -rtlxml -model Duplicate270 -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Duplicate270_csynth.xml 
Execute       syn_report -verbosereport -model Duplicate270 -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate270.verbose.rpt 
Command       syn_report done; 0.101 sec.
Execute       db_write -model Duplicate270 -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate270.adb 
Command       db_write done; 0.293 sec.
Execute       gen_tb_info Duplicate270 -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate270 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Duplicate -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate'.
INFO: [HLS 200-111]  Elapsed time: 1.176 seconds; current allocated memory: 1.222 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/Duplicate -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl Duplicate -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/Duplicate 
Execute       gen_rtl Duplicate -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/Duplicate 
Execute       syn_report -csynth -model Duplicate -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Duplicate_csynth.rpt 
Execute       syn_report -rtlxml -model Duplicate -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Duplicate_csynth.xml 
Execute       syn_report -verbosereport -model Duplicate -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate.verbose.rpt 
Execute       db_write -model Duplicate -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate.adb 
Command       db_write done; 0.269 sec.
Execute       gen_tb_info Duplicate -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MinMaxLoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MinMaxLoc -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/MinMaxLoc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MinMaxLoc'.
INFO: [HLS 200-111]  Elapsed time: 1.102 seconds; current allocated memory: 1.222 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl MinMaxLoc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/MinMaxLoc -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl MinMaxLoc -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/MinMaxLoc 
Execute       gen_rtl MinMaxLoc -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/MinMaxLoc 
Execute       syn_report -csynth -model MinMaxLoc -o C:/Users/xristina/Documents/fishery/solution1/syn/report/MinMaxLoc_csynth.rpt 
Execute       syn_report -rtlxml -model MinMaxLoc -o C:/Users/xristina/Documents/fishery/solution1/syn/report/MinMaxLoc_csynth.xml 
Execute       syn_report -verbosereport -model MinMaxLoc -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/MinMaxLoc.verbose.rpt 
Command       syn_report done; 0.126 sec.
Execute       db_write -model MinMaxLoc -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/MinMaxLoc.adb 
Command       db_write done; 0.305 sec.
Execute       gen_tb_info MinMaxLoc -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/MinMaxLoc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mat2gray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mat2gray -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mat2gray.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'net_holes_detection_sdiv_49ns_33s_32_53_1' to 'net_holes_detectidhF' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectidhF': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mat2gray'.
Command       create_rtl_model done; 0.248 sec.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 1.223 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl mat2gray -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/mat2gray -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl mat2gray -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/mat2gray 
Execute       gen_rtl mat2gray -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/mat2gray 
Execute       syn_report -csynth -model mat2gray -o C:/Users/xristina/Documents/fishery/solution1/syn/report/mat2gray_csynth.rpt 
Execute       syn_report -rtlxml -model mat2gray -o C:/Users/xristina/Documents/fishery/solution1/syn/report/mat2gray_csynth.xml 
Execute       syn_report -verbosereport -model mat2gray -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mat2gray.verbose.rpt 
Command       syn_report done; 0.249 sec.
Execute       db_write -model mat2gray -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mat2gray.adb 
Command       db_write done; 0.366 sec.
Execute       gen_tb_info mat2gray -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mat2gray 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Filter2D -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_0' to 'Filter2D_k_buf_0_diF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_1' to 'Filter2D_k_buf_0_djF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_2' to 'Filter2D_k_buf_0_dkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_3' to 'Filter2D_k_buf_0_dlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_4' to 'Filter2D_k_buf_0_dmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_5' to 'Filter2D_k_buf_0_dnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_6' to 'Filter2D_k_buf_0_doG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_7' to 'Filter2D_k_buf_0_dpG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D'.
Command       create_rtl_model done; 0.685 sec.
INFO: [HLS 200-111]  Elapsed time: 2.071 seconds; current allocated memory: 1.227 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/Filter2D -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl Filter2D -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/Filter2D 
Execute       gen_rtl Filter2D -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/Filter2D 
Execute       syn_report -csynth -model Filter2D -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Filter2D_csynth.rpt 
Command       syn_report done; 0.271 sec.
Execute       syn_report -rtlxml -model Filter2D -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Filter2D_csynth.xml 
Command       syn_report done; 0.128 sec.
Execute       syn_report -verbosereport -model Filter2D -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Filter2D.verbose.rpt 
Command       syn_report done; 2.22 sec.
Execute       db_write -model Filter2D -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Filter2D.adb 
Command       db_write done; 2.227 sec.
Execute       gen_tb_info Filter2D -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Filter2D 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean_filter_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mean_filter_2D -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mean_filter_2D.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean_filter_2D'.
INFO: [HLS 200-111]  Elapsed time: 7.335 seconds; current allocated memory: 1.228 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl mean_filter_2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/mean_filter_2D -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl mean_filter_2D -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/mean_filter_2D 
Execute       gen_rtl mean_filter_2D -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/mean_filter_2D 
Execute       syn_report -csynth -model mean_filter_2D -o C:/Users/xristina/Documents/fishery/solution1/syn/report/mean_filter_2D_csynth.rpt 
Execute       syn_report -rtlxml -model mean_filter_2D -o C:/Users/xristina/Documents/fishery/solution1/syn/report/mean_filter_2D_csynth.xml 
Execute       syn_report -verbosereport -model mean_filter_2D -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mean_filter_2D.verbose.rpt 
Command       syn_report done; 0.376 sec.
Execute       db_write -model mean_filter_2D -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mean_filter_2D.adb 
Command       db_write done; 0.301 sec.
Execute       gen_tb_info mean_filter_2D -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mean_filter_2D 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adaptive_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model adaptive_threshold -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/adaptive_threshold.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'adaptive_threshold'.
INFO: [HLS 200-111]  Elapsed time: 1.451 seconds; current allocated memory: 1.228 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl adaptive_threshold -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/adaptive_threshold -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Command       gen_rtl done; 0.195 sec.
Execute       gen_rtl adaptive_threshold -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/adaptive_threshold 
Execute       gen_rtl adaptive_threshold -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/adaptive_threshold 
Execute       syn_report -csynth -model adaptive_threshold -o C:/Users/xristina/Documents/fishery/solution1/syn/report/adaptive_threshold_csynth.rpt 
Execute       syn_report -rtlxml -model adaptive_threshold -o C:/Users/xristina/Documents/fishery/solution1/syn/report/adaptive_threshold_csynth.xml 
Execute       syn_report -verbosereport -model adaptive_threshold -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/adaptive_threshold.verbose.rpt 
Command       syn_report done; 0.156 sec.
Execute       db_write -model adaptive_threshold -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/adaptive_threshold.adb 
Command       db_write done; 0.394 sec.
Execute       gen_tb_info adaptive_threshold -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/adaptive_threshold 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model threshold -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/threshold.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111]  Elapsed time: 1.525 seconds; current allocated memory: 1.229 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl threshold -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/threshold -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl threshold -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/threshold 
Execute       gen_rtl threshold -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/threshold 
Execute       syn_report -csynth -model threshold -o C:/Users/xristina/Documents/fishery/solution1/syn/report/threshold_csynth.rpt 
Execute       syn_report -rtlxml -model threshold -o C:/Users/xristina/Documents/fishery/solution1/syn/report/threshold_csynth.xml 
Execute       syn_report -verbosereport -model threshold -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/threshold.verbose.rpt 
Execute       db_write -model threshold -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/threshold.adb 
Command       db_write done; 0.331 sec.
Execute       gen_tb_info threshold -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/threshold 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'local_sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model local_sort -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/local_sort.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'net_holes_detection_mux_2008_32_1_1' to 'net_holes_detectidqG' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'local_sort' is 12840 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectidqG': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'local_sort'.
Command       create_rtl_model done; 8.614 sec.
INFO: [HLS 200-111]  Elapsed time: 9.873 seconds; current allocated memory: 1.328 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl local_sort -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/local_sort -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Command       gen_rtl done; 0.123 sec.
Execute       gen_rtl local_sort -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/local_sort 
Execute       gen_rtl local_sort -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/local_sort 
Command       gen_rtl done; 0.121 sec.
Execute       syn_report -csynth -model local_sort -o C:/Users/xristina/Documents/fishery/solution1/syn/report/local_sort_csynth.rpt 
Command       syn_report done; 0.795 sec.
Execute       syn_report -rtlxml -model local_sort -o C:/Users/xristina/Documents/fishery/solution1/syn/report/local_sort_csynth.xml 
Command       syn_report done; 0.403 sec.
Execute       syn_report -verbosereport -model local_sort -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/local_sort.verbose.rpt 
Command       syn_report done; 9.064 sec.
Execute       db_write -model local_sort -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/local_sort.adb 
Command       db_write done; 9.064 sec.
Execute       gen_tb_info local_sort -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/local_sort 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'windows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model windows -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/windows.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'net_holes_detection_srem_16s_10ns_16_20_1' to 'net_holes_detectidrG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'net_holes_detection_mux_2709_32_1_1' to 'net_holes_detectidsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'net_holes_detection_mul_mul_18ns_16s_34_1_1' to 'net_holes_detectidtH' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'windows' is 6495 from HDL expression: ((grp_local_sort_fu_5557_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectidqG': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectidrG': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectidsG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectidtH': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'windows'.
Command       create_rtl_model done; 5.804 sec.
INFO: [HLS 200-111]  Elapsed time: 31.234 seconds; current allocated memory: 1.393 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl windows -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/windows -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl windows -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/windows 
Execute       gen_rtl windows -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/windows 
Command       gen_rtl done; 0.101 sec.
Execute       syn_report -csynth -model windows -o C:/Users/xristina/Documents/fishery/solution1/syn/report/windows_csynth.rpt 
Command       syn_report done; 0.177 sec.
Execute       syn_report -rtlxml -model windows -o C:/Users/xristina/Documents/fishery/solution1/syn/report/windows_csynth.xml 
Execute       syn_report -verbosereport -model windows -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/windows.verbose.rpt 
Command       syn_report done; 5.632 sec.
Execute       db_write -model windows -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/windows.adb 
Command       db_write done; 6.58 sec.
Execute       gen_tb_info windows -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/windows 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CCL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CCL -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/CCL.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'CCL' is 8866 from HDL expression: (1'b1 == ap_CS_fsm_state33)
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectidqG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'net_holes_detectidsG': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CCL'.
Command       create_rtl_model done; 30.626 sec.
INFO: [HLS 200-111]  Elapsed time: 47.544 seconds; current allocated memory: 1.478 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl CCL -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/CCL -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Command       gen_rtl done; 0.358 sec.
Execute       gen_rtl CCL -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/CCL 
Command       gen_rtl done; 0.157 sec.
Execute       gen_rtl CCL -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/CCL 
Command       gen_rtl done; 0.379 sec.
Execute       syn_report -csynth -model CCL -o C:/Users/xristina/Documents/fishery/solution1/syn/report/CCL_csynth.rpt 
Command       syn_report done; 1.192 sec.
Execute       syn_report -rtlxml -model CCL -o C:/Users/xristina/Documents/fishery/solution1/syn/report/CCL_csynth.xml 
Command       syn_report done; 0.565 sec.
Execute       syn_report -verbosereport -model CCL -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/CCL.verbose.rpt 
Command       syn_report done; 18.685 sec.
Execute       db_write -model CCL -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/CCL.adb 
Command       db_write done; 14.367 sec.
Execute       gen_tb_info CCL -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/CCL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIstream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AXIstream2Mat -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIstream2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIstream2Mat'.
Command       create_rtl_model done; 0.101 sec.
INFO: [HLS 200-111]  Elapsed time: 48.048 seconds; current allocated memory: 1.482 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIstream2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/AXIstream2Mat -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl AXIstream2Mat -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/AXIstream2Mat 
Execute       gen_rtl AXIstream2Mat -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/AXIstream2Mat 
Execute       syn_report -csynth -model AXIstream2Mat -o C:/Users/xristina/Documents/fishery/solution1/syn/report/AXIstream2Mat_csynth.rpt 
Execute       syn_report -rtlxml -model AXIstream2Mat -o C:/Users/xristina/Documents/fishery/solution1/syn/report/AXIstream2Mat_csynth.xml 
Execute       syn_report -verbosereport -model AXIstream2Mat -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIstream2Mat.verbose.rpt 
Execute       db_write -model AXIstream2Mat -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIstream2Mat.adb 
Command       db_write done; 0.542 sec.
Execute       gen_tb_info AXIstream2Mat -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIstream2Mat 
Command       gen_tb_info done; 0.132 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 1.809 seconds; current allocated memory: 1.483 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/Mat2AXIvideo -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/Mat2AXIvideo 
Execute       syn_report -csynth -model Mat2AXIvideo -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Mat2AXIvideo_csynth.rpt 
Execute       syn_report -rtlxml -model Mat2AXIvideo -o C:/Users/xristina/Documents/fishery/solution1/syn/report/Mat2AXIvideo_csynth.xml 
Execute       syn_report -verbosereport -model Mat2AXIvideo -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt 
Command       syn_report done; 0.103 sec.
Execute       db_write -model Mat2AXIvideo -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Mat2AXIvideo.adb 
Command       db_write done; 0.569 sec.
Execute       gen_tb_info Mat2AXIvideo -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Mat2AXIvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'net_holes_detection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model net_holes_detection -vendor xilinx -mg_file C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'net_holes_detection/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'net_holes_detection/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'net_holes_detection/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'net_holes_detection/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'net_holes_detection/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'net_holes_detection/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'net_holes_detection/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'net_holes_detection/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'net_holes_detection/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'net_holes_detection/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'net_holes_detection/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'net_holes_detection/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'net_holes_detection/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'net_holes_detection/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'net_holes_detection' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate266_U0' to 'start_for_DuplicaduH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AddWeighted_U0' to 'start_for_AddWeigdvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate270_U0' to 'start_for_DuplicadwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate_U0' to 'start_for_DuplicadxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ex_enhancement_U0' to 'start_for_ex_enhadyH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_loop_height_pro_U0' to 'start_for_Loop_lodzI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_loop_height_pro_1_U0' to 'start_for_Loop_lodAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate269_U0' to 'start_for_DuplicadBI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_mat2gray_U0' to 'start_for_mat2gradCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_adaptive_threshold_U0' to 'start_for_adaptivdDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_MinMaxLoc_U0' to 'start_for_MinMaxLdEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_threshold_U0' to 'start_for_threshodFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_mean_filter_2D_U0' to 'start_for_mean_fidGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AXIstream2Mat_U0' to 'start_for_AXIstredHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIdIJ' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'net_holes_detection'.
Command       create_rtl_model done; 2.003 sec.
INFO: [HLS 200-111]  Elapsed time: 3.708 seconds; current allocated memory: 1.485 GB.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       gen_rtl net_holes_detection -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/xristina/Documents/fishery/solution1/syn/systemc/net_holes_detection -synmodules Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection 
Execute       gen_rtl net_holes_detection -istop -style xilinx -f -lang vhdl -o C:/Users/xristina/Documents/fishery/solution1/syn/vhdl/net_holes_detection 
Command       gen_rtl done; 0.184 sec.
Execute       gen_rtl net_holes_detection -istop -style xilinx -f -lang vlog -o C:/Users/xristina/Documents/fishery/solution1/syn/verilog/net_holes_detection 
Command       gen_rtl done; 0.112 sec.
Execute       syn_report -csynth -model net_holes_detection -o C:/Users/xristina/Documents/fishery/solution1/syn/report/net_holes_detection_csynth.rpt 
Execute       syn_report -rtlxml -model net_holes_detection -o C:/Users/xristina/Documents/fishery/solution1/syn/report/net_holes_detection_csynth.xml 
Execute       syn_report -verbosereport -model net_holes_detection -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.verbose.rpt 
Command       syn_report done; 5.742 sec.
Execute       db_write -model net_holes_detection -f -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.adb 
Command       db_write done; 1.157 sec.
Execute       gen_tb_info net_holes_detection -p C:/Users/xristina/Documents/fishery/solution1/.autopilot/db -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection 
Command       gen_tb_info done; 0.108 sec.
Execute       export_constraint_db -f -tool general -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.constraint.tcl 
Execute       syn_report -designview -model net_holes_detection -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.design.xml 
Command       syn_report done; 3.709 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model net_holes_detection -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model net_holes_detection -o C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks net_holes_detection 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain net_holes_detection 
INFO-FLOW: Model list for RTL component generation: Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro.1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection
INFO-FLOW: Handling components in module [Block_codeRepl7839_p] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Block_codeRepl7839_p.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [read_data1] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/read_data1.compgen.tcl 
INFO-FLOW: Handling components in module [boxfilter200205] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter200205.compgen.tcl 
INFO-FLOW: Found component net_holes_detectiIfE.
INFO-FLOW: Append model net_holes_detectiIfE
INFO-FLOW: Found component boxfilter200205_ibkb.
INFO-FLOW: Append model boxfilter200205_ibkb
INFO-FLOW: Handling components in module [boxfilter201206] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter201206.compgen.tcl 
INFO-FLOW: Handling components in module [boxfilter202207] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter202207.compgen.tcl 
INFO-FLOW: Handling components in module [compute_a_b208] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_a_b208.compgen.tcl 
INFO-FLOW: Found component net_holes_detectibNq.
INFO-FLOW: Append model net_holes_detectibNq
INFO-FLOW: Found component net_holes_detectibOq.
INFO-FLOW: Append model net_holes_detectibOq
INFO-FLOW: Handling components in module [boxfilter203209] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter203209.compgen.tcl 
INFO-FLOW: Handling components in module [boxfilter210] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter210.compgen.tcl 
INFO-FLOW: Handling components in module [compute_I_enhanced21] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_I_enhanced21.compgen.tcl 
INFO-FLOW: Found component net_holes_detecticTB.
INFO-FLOW: Append model net_holes_detecticTB
INFO-FLOW: Handling components in module [guidedfilter204] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter204.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component start_for_computecUB.
INFO-FLOW: Append model start_for_computecUB
INFO-FLOW: Found component start_for_boxfiltcVB.
INFO-FLOW: Append model start_for_boxfiltcVB
INFO-FLOW: Found component start_for_boxfiltcWB.
INFO-FLOW: Append model start_for_boxfiltcWB
INFO-FLOW: Handling components in module [ex_enhancement] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_guidedfcXB.
INFO-FLOW: Append model start_for_guidedfcXB
INFO-FLOW: Handling components in module [Duplicate266] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate266.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_loop_height_pro] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro.compgen.tcl 
INFO-FLOW: Found component net_holes_detectic7D.
INFO-FLOW: Append model net_holes_detectic7D
INFO-FLOW: Found component Loop_loop_height_cYC.
INFO-FLOW: Append model Loop_loop_height_cYC
INFO-FLOW: Found component Loop_loop_height_c6D.
INFO-FLOW: Append model Loop_loop_height_c6D
INFO-FLOW: Handling components in module [Loop_loop_height_pro_1] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro_1.compgen.tcl 
INFO-FLOW: Handling components in module [AddWeighted] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AddWeighted.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate269] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate269.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate270] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate270.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO-FLOW: Handling components in module [MinMaxLoc] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/MinMaxLoc.compgen.tcl 
INFO-FLOW: Handling components in module [mat2gray] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mat2gray.compgen.tcl 
INFO-FLOW: Found component net_holes_detectidhF.
INFO-FLOW: Append model net_holes_detectidhF
INFO-FLOW: Handling components in module [Filter2D] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO-FLOW: Handling components in module [mean_filter_2D] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mean_filter_2D.compgen.tcl 
INFO-FLOW: Handling components in module [adaptive_threshold] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/adaptive_threshold.compgen.tcl 
INFO-FLOW: Handling components in module [threshold] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/threshold.compgen.tcl 
INFO-FLOW: Handling components in module [local_sort] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/local_sort.compgen.tcl 
INFO-FLOW: Found component net_holes_detectidqG.
INFO-FLOW: Append model net_holes_detectidqG
INFO-FLOW: Handling components in module [windows] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/windows.compgen.tcl 
INFO-FLOW: Found component net_holes_detectidrG.
INFO-FLOW: Append model net_holes_detectidrG
INFO-FLOW: Found component net_holes_detectidsG.
INFO-FLOW: Append model net_holes_detectidsG
INFO-FLOW: Found component net_holes_detectidtH.
INFO-FLOW: Append model net_holes_detectidtH
INFO-FLOW: Handling components in module [CCL] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/CCL.compgen.tcl 
INFO-FLOW: Found component CCL_labels_V.
INFO-FLOW: Append model CCL_labels_V
INFO-FLOW: Found component CCL_results_V.
INFO-FLOW: Append model CCL_results_V
INFO-FLOW: Found component CCL_SI_0_V.
INFO-FLOW: Append model CCL_SI_0_V
INFO-FLOW: Found component CCL_sizes_V.
INFO-FLOW: Append model CCL_sizes_V
INFO-FLOW: Found component fifo_w32_d200_A.
INFO-FLOW: Append model fifo_w32_d200_A
INFO-FLOW: Handling components in module [AXIstream2Mat] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIstream2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [net_holes_detection] ... 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.compgen.tcl 
INFO-FLOW: Found component fifo_w10_d3_A.
INFO-FLOW: Append model fifo_w10_d3_A
INFO-FLOW: Found component fifo_w10_d3_A.
INFO-FLOW: Append model fifo_w10_d3_A
INFO-FLOW: Found component fifo_w10_d6_A.
INFO-FLOW: Append model fifo_w10_d6_A
INFO-FLOW: Found component fifo_w10_d6_A.
INFO-FLOW: Append model fifo_w10_d6_A
INFO-FLOW: Found component fifo_w10_d8_A.
INFO-FLOW: Append model fifo_w10_d8_A
INFO-FLOW: Found component fifo_w10_d8_A.
INFO-FLOW: Append model fifo_w10_d8_A
INFO-FLOW: Found component fifo_w10_d8_A.
INFO-FLOW: Append model fifo_w10_d8_A
INFO-FLOW: Found component fifo_w10_d8_A.
INFO-FLOW: Append model fifo_w10_d8_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_DuplicaduH.
INFO-FLOW: Append model start_for_DuplicaduH
INFO-FLOW: Found component start_for_AddWeigdvH.
INFO-FLOW: Append model start_for_AddWeigdvH
INFO-FLOW: Found component start_for_DuplicadwH.
INFO-FLOW: Append model start_for_DuplicadwH
INFO-FLOW: Found component start_for_DuplicadxH.
INFO-FLOW: Append model start_for_DuplicadxH
INFO-FLOW: Found component start_for_ex_enhadyH.
INFO-FLOW: Append model start_for_ex_enhadyH
INFO-FLOW: Found component start_for_Loop_lodzI.
INFO-FLOW: Append model start_for_Loop_lodzI
INFO-FLOW: Found component start_for_Loop_lodAI.
INFO-FLOW: Append model start_for_Loop_lodAI
INFO-FLOW: Found component start_for_DuplicadBI.
INFO-FLOW: Append model start_for_DuplicadBI
INFO-FLOW: Found component start_for_mat2gradCI.
INFO-FLOW: Append model start_for_mat2gradCI
INFO-FLOW: Found component start_for_adaptivdDI.
INFO-FLOW: Append model start_for_adaptivdDI
INFO-FLOW: Found component start_for_MinMaxLdEI.
INFO-FLOW: Append model start_for_MinMaxLdEI
INFO-FLOW: Found component start_for_threshodFJ.
INFO-FLOW: Append model start_for_threshodFJ
INFO-FLOW: Found component start_for_mean_fidGJ.
INFO-FLOW: Append model start_for_mean_fidGJ
INFO-FLOW: Found component start_for_AXIstredHJ.
INFO-FLOW: Append model start_for_AXIstredHJ
INFO-FLOW: Found component start_for_CCL_U0.
INFO-FLOW: Append model start_for_CCL_U0
INFO-FLOW: Found component start_for_Mat2AXIdIJ.
INFO-FLOW: Append model start_for_Mat2AXIdIJ
INFO-FLOW: Found component net_holes_detection_CONTROL_BUS_s_axi.
INFO-FLOW: Append model net_holes_detection_CONTROL_BUS_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Block_codeRepl7839_p
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model read_data1
INFO-FLOW: Append model boxfilter200205
INFO-FLOW: Append model boxfilter201206
INFO-FLOW: Append model boxfilter202207
INFO-FLOW: Append model compute_a_b208
INFO-FLOW: Append model boxfilter203209
INFO-FLOW: Append model boxfilter210
INFO-FLOW: Append model compute_I_enhanced21
INFO-FLOW: Append model guidedfilter204
INFO-FLOW: Append model ex_enhancement
INFO-FLOW: Append model Duplicate266
INFO-FLOW: Append model Loop_loop_height_pro
INFO-FLOW: Append model Loop_loop_height_pro_1
INFO-FLOW: Append model AddWeighted
INFO-FLOW: Append model Duplicate269
INFO-FLOW: Append model Duplicate270
INFO-FLOW: Append model Duplicate
INFO-FLOW: Append model MinMaxLoc
INFO-FLOW: Append model mat2gray
INFO-FLOW: Append model Filter2D
INFO-FLOW: Append model mean_filter_2D
INFO-FLOW: Append model adaptive_threshold
INFO-FLOW: Append model threshold
INFO-FLOW: Append model local_sort
INFO-FLOW: Append model windows
INFO-FLOW: Append model CCL
INFO-FLOW: Append model AXIstream2Mat
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model net_holes_detection
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: regslice_core net_holes_detectiIfE boxfilter200205_ibkb net_holes_detectibNq net_holes_detectibOq net_holes_detecticTB fifo_w32_d1_A fifo_w32_d1_A fifo_w32_d1_A fifo_w32_d1_A fifo_w32_d1_A fifo_w32_d1_A fifo_w32_d1_A fifo_w32_d1_A start_for_computecUB start_for_boxfiltcVB start_for_boxfiltcWB fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A start_for_guidedfcXB net_holes_detectic7D Loop_loop_height_cYC Loop_loop_height_c6D net_holes_detectidhF net_holes_detectidqG net_holes_detectidrG net_holes_detectidsG net_holes_detectidtH CCL_labels_V CCL_results_V CCL_SI_0_V CCL_sizes_V fifo_w32_d200_A regslice_core fifo_w10_d3_A fifo_w10_d3_A fifo_w10_d6_A fifo_w10_d6_A fifo_w10_d8_A fifo_w10_d8_A fifo_w10_d8_A fifo_w10_d8_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A start_for_DuplicaduH start_for_AddWeigdvH start_for_DuplicadwH start_for_DuplicadxH start_for_ex_enhadyH start_for_Loop_lodzI start_for_Loop_lodAI start_for_DuplicadBI start_for_mat2gradCI start_for_adaptivdDI start_for_MinMaxLdEI start_for_threshodFJ start_for_mean_fidGJ start_for_AXIstredHJ start_for_CCL_U0 start_for_Mat2AXIdIJ net_holes_detection_CONTROL_BUS_s_axi regslice_core Block_codeRepl7839_p AXIvideo2Mat read_data1 boxfilter200205 boxfilter201206 boxfilter202207 compute_a_b208 boxfilter203209 boxfilter210 compute_I_enhanced21 guidedfilter204 ex_enhancement Duplicate266 Loop_loop_height_pro Loop_loop_height_pro_1 AddWeighted Duplicate269 Duplicate270 Duplicate MinMaxLoc mat2gray Filter2D mean_filter_2D adaptive_threshold threshold local_sort windows CCL AXIstream2Mat Mat2AXIvideo net_holes_detection
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model net_holes_detectiIfE
INFO-FLOW: To file: write model boxfilter200205_ibkb
INFO-FLOW: To file: write model net_holes_detectibNq
INFO-FLOW: To file: write model net_holes_detectibOq
INFO-FLOW: To file: write model net_holes_detecticTB
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model start_for_computecUB
INFO-FLOW: To file: write model start_for_boxfiltcVB
INFO-FLOW: To file: write model start_for_boxfiltcWB
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_guidedfcXB
INFO-FLOW: To file: write model net_holes_detectic7D
INFO-FLOW: To file: write model Loop_loop_height_cYC
INFO-FLOW: To file: write model Loop_loop_height_c6D
INFO-FLOW: To file: write model net_holes_detectidhF
INFO-FLOW: To file: write model net_holes_detectidqG
INFO-FLOW: To file: write model net_holes_detectidrG
INFO-FLOW: To file: write model net_holes_detectidsG
INFO-FLOW: To file: write model net_holes_detectidtH
INFO-FLOW: To file: write model CCL_labels_V
INFO-FLOW: To file: write model CCL_results_V
INFO-FLOW: To file: write model CCL_SI_0_V
INFO-FLOW: To file: write model CCL_sizes_V
INFO-FLOW: To file: write model fifo_w32_d200_A
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w10_d3_A
INFO-FLOW: To file: write model fifo_w10_d3_A
INFO-FLOW: To file: write model fifo_w10_d6_A
INFO-FLOW: To file: write model fifo_w10_d6_A
INFO-FLOW: To file: write model fifo_w10_d8_A
INFO-FLOW: To file: write model fifo_w10_d8_A
INFO-FLOW: To file: write model fifo_w10_d8_A
INFO-FLOW: To file: write model fifo_w10_d8_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_DuplicaduH
INFO-FLOW: To file: write model start_for_AddWeigdvH
INFO-FLOW: To file: write model start_for_DuplicadwH
INFO-FLOW: To file: write model start_for_DuplicadxH
INFO-FLOW: To file: write model start_for_ex_enhadyH
INFO-FLOW: To file: write model start_for_Loop_lodzI
INFO-FLOW: To file: write model start_for_Loop_lodAI
INFO-FLOW: To file: write model start_for_DuplicadBI
INFO-FLOW: To file: write model start_for_mat2gradCI
INFO-FLOW: To file: write model start_for_adaptivdDI
INFO-FLOW: To file: write model start_for_MinMaxLdEI
INFO-FLOW: To file: write model start_for_threshodFJ
INFO-FLOW: To file: write model start_for_mean_fidGJ
INFO-FLOW: To file: write model start_for_AXIstredHJ
INFO-FLOW: To file: write model start_for_CCL_U0
INFO-FLOW: To file: write model start_for_Mat2AXIdIJ
INFO-FLOW: To file: write model net_holes_detection_CONTROL_BUS_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Block_codeRepl7839_p
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model read_data1
INFO-FLOW: To file: write model boxfilter200205
INFO-FLOW: To file: write model boxfilter201206
INFO-FLOW: To file: write model boxfilter202207
INFO-FLOW: To file: write model compute_a_b208
INFO-FLOW: To file: write model boxfilter203209
INFO-FLOW: To file: write model boxfilter210
INFO-FLOW: To file: write model compute_I_enhanced21
INFO-FLOW: To file: write model guidedfilter204
INFO-FLOW: To file: write model ex_enhancement
INFO-FLOW: To file: write model Duplicate266
INFO-FLOW: To file: write model Loop_loop_height_pro
INFO-FLOW: To file: write model Loop_loop_height_pro_1
INFO-FLOW: To file: write model AddWeighted
INFO-FLOW: To file: write model Duplicate269
INFO-FLOW: To file: write model Duplicate270
INFO-FLOW: To file: write model Duplicate
INFO-FLOW: To file: write model MinMaxLoc
INFO-FLOW: To file: write model mat2gray
INFO-FLOW: To file: write model Filter2D
INFO-FLOW: To file: write model mean_filter_2D
INFO-FLOW: To file: write model adaptive_threshold
INFO-FLOW: To file: write model threshold
INFO-FLOW: To file: write model local_sort
INFO-FLOW: To file: write model windows
INFO-FLOW: To file: write model CCL
INFO-FLOW: To file: write model AXIstream2Mat
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model net_holes_detection
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model net_holes_detection -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.13 MHz
Command       syn_report done; 0.106 sec.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/xristina/Documents/fishery/solution1
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.178 sec.
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.35 sec.
Command       ap_source done; 0.351 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Block_codeRepl7839_p.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/read_data1.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter200205.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'boxfilter200205_ibkb_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Command       ap_source done; 0.323 sec.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter201206.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter202207.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_a_b208.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'net_holes_detectibNq_div'
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'net_holes_detectibOq_div'
Command       ap_source done; 0.496 sec.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter203209.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter210.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_I_enhanced21.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'net_holes_detecticTB_div'
Command       ap_source done; 0.213 sec.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter204.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computecUB_U(start_for_computecUB)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_boxfiltcVB_U(start_for_boxfiltcVB)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_boxfiltcWB_U(start_for_boxfiltcWB)' using Shift Registers.
Command       ap_source done; 1.131 sec.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'I_V_V_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'I_COPY_V_V_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'I_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ONES_V_V_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_guidedfcXB_U(start_for_guidedfcXB)' using Shift Registers.
Command       ap_source done; 0.744 sec.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate266.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Loop_loop_height_cYC_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Loop_loop_height_c6D_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Command       ap_source done; 0.478 sec.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro_1.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate269.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate270.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/MinMaxLoc.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mat2gray.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'net_holes_detectidhF_div'
Command       ap_source done; 0.305 sec.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mean_filter_2D.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/adaptive_threshold.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/threshold.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/local_sort.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Command       ap_source done; 0.152 sec.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/windows.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'net_holes_detectidrG_div'
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Command       ap_source done; 0.588 sec.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/CCL.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'CCL_labels_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'CCL_results_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'CCL_SI_0_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'CCL_sizes_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ws_V_V_U(fifo_w32_d200_A)' using Block RAMs.
Command       ap_source done; 1.405 sec.
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIstream2Mat.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'I_enhanced_rows_V_c_U(fifo_w10_d3_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'I_enhanced_cols_V_c_U(fifo_w10_d3_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c_U(fifo_w10_d6_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c_U(fifo_w10_d6_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_3_rows_V_c_U(fifo_w10_d8_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_3_cols_V_c_U(fifo_w10_d8_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_4_rows_V_c_U(fifo_w10_d8_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_4_cols_V_c_U(fifo_w10_d8_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'I_enhanced_data_stre_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'I_enh1_data_stream_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'I_enh2_data_stream_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Background_data_stre_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_2_data_stream_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_2_rows_V_c7946_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_2_cols_V_c7947_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_3_data_stream_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_4_data_stream_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_8_data_stream_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_9_data_stream_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_10_data_stream_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_11_data_stream_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'min_value_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'max_value_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_5_data_stream_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_6_data_stream_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'help_V_V_U(fifo_w32_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Luminance_img_V_V_U(fifo_w32_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'LI_V_V_U(fifo_w32_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_12_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_12_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'img_12_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DuplicaduH_U(start_for_DuplicaduH)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AddWeigdvH_U(start_for_AddWeigdvH)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DuplicadwH_U(start_for_DuplicadwH)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DuplicadxH_U(start_for_DuplicadxH)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ex_enhadyH_U(start_for_ex_enhadyH)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_lodzI_U(start_for_Loop_lodzI)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_lodAI_U(start_for_Loop_lodAI)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DuplicadBI_U(start_for_DuplicadBI)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_mat2gradCI_U(start_for_mat2gradCI)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_adaptivdDI_U(start_for_adaptivdDI)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MinMaxLdEI_U(start_for_MinMaxLdEI)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshodFJ_U(start_for_threshodFJ)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_mean_fidGJ_U(start_for_mean_fidGJ)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXIstredHJ_U(start_for_AXIstredHJ)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CCL_U0_U(start_for_CCL_U0)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIdIJ_U(start_for_Mat2AXIdIJ)' using Shift Registers.
Execute         source ./CONTROL_BUS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 7.941 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/xristina/Documents/fishery/solution1
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.222 sec.
Command       ap_source done; 0.222 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=net_holes_detection xml_exists=0
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Block_codeRepl7839_p.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/read_data1.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter200205.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter201206.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter202207.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_a_b208.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter203209.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter210.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_I_enhanced21.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter204.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate266.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro_1.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate269.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate270.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/MinMaxLoc.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mat2gray.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mean_filter_2D.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/adaptive_threshold.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/threshold.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/local_sort.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/windows.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/CCL.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIstream2Mat.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Block_codeRepl7839_p.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/read_data1.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter200205.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter201206.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter202207.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_a_b208.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter203209.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter210.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_I_enhanced21.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter204.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate266.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro_1.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate269.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate270.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/MinMaxLoc.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mat2gray.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mean_filter_2D.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/adaptive_threshold.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/threshold.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/local_sort.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/windows.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/CCL.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIstream2Mat.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Command       ap_source done; 0.378 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Block_codeRepl7839_p.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/read_data1.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter200205.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter201206.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter202207.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_a_b208.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter203209.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter210.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_I_enhanced21.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter204.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate266.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro_1.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate269.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate270.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/MinMaxLoc.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mat2gray.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mean_filter_2D.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/adaptive_threshold.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/threshold.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/local_sort.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/windows.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/CCL.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIstream2Mat.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.compgen.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.constraint.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=120 #gSsdmPorts=28
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.compgen.dataonly.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.compgen.dataonly.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.rtl_wrap.cfg.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.compgen.dataonly.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.constraint.tcl 
Execute       sc_get_clocks net_holes_detection 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Block_codeRepl7839_p.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIvideo2Mat.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/read_data1.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter200205.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter201206.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter202207.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_a_b208.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter203209.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/boxfilter210.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/compute_I_enhanced21.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/guidedfilter204.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/ex_enhancement.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate266.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Loop_loop_height_pro_1.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AddWeighted.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate269.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate270.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Duplicate.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/MinMaxLoc.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mat2gray.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Filter2D.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/mean_filter_2D.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/adaptive_threshold.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/threshold.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/local_sort.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/windows.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/CCL.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/AXIstream2Mat.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/Mat2AXIvideo.tbgen.tcl 
Execute       source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/net_holes_detection.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:10 ; elapsed = 00:13:43 . Memory (MB): peak = 1954.227 ; gain = 1861.918
INFO: [VHDL 208-304] Generating VHDL RTL for net_holes_detection.
INFO: [VLOG 209-307] Generating Verilog RTL for net_holes_detection.
Command     autosyn done; 497.292 sec.
Command   csynth_design done; 819.388 sec.
Command ap_source done; 822.112 sec.
Execute cleanup_all 
Command cleanup_all done; 2.022 sec.
INFO-FLOW: Workspace C:/Users/xristina/Documents/fishery/solution1 opened at Sun Mar 14 17:46:12 +0200 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.17 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.241 sec.
Command     ap_source done; 0.241 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Command       ap_part_info done; 2.483 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.262 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.138 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Command       add_library done; 0.167 sec.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_part_info done; 0.116 sec.
Execute       get_default_platform 
Command     set_part done; 3.379 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.938 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 27.085 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 101.396 sec.
Command ap_source done; 105.366 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/xristina/Documents/fishery/solution1 opened at Sun Mar 14 18:13:17 +0200 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.163 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.266 sec.
Command     ap_source done; 0.267 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Command       ap_part_info done; 1.871 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command         ap_part_info done; 0.135 sec.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.312 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.44 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.976 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 12.986 sec.
Command ap_source done; error code: 1; 15.983 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/xristina/Documents/fishery/solution1 opened at Sun Mar 14 18:15:26 +0200 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.232 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.444 sec.
Command     ap_source done; 0.445 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Command       ap_part_info done; 1.986 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.202 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.63 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command     ap_part_info done; 0.145 sec.
Execute     config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.468 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 14.057 sec.
Command ap_source done; error code: 1; 17.542 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/xristina/Documents/fishery/solution1 opened at Sun Mar 14 18:17:57 +0200 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.241 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.432 sec.
Command     ap_source done; 0.433 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Command       ap_part_info done; 1.844 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.197 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_part_info done; 0.205 sec.
Execute       get_default_platform 
Command     set_part done; 2.579 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.269 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/xristina/Documents/fishery/solution1 opened at Sun Mar 14 18:24:15 +0200 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.159 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.238 sec.
Command     ap_source done; 0.239 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Command       ap_part_info done; 1.664 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.18 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.123 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command     ap_part_info done; 0.274 sec.
Execute     config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.852 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 13.004 sec.
Command ap_source done; error code: 1; 15.911 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/xristina/Documents/fishery/solution1 opened at Sun Mar 14 18:25:01 +0200 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.173 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.275 sec.
Command     ap_source done; 0.275 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Command       ap_part_info done; 1.469 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.193 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.947 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.472 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/xristina/Documents/fishery/solution1 opened at Sun Mar 14 18:27:21 +0200 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.176 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.258 sec.
Command     ap_source done; 0.258 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Command       ap_part_info done; 1.577 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.198 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.079 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.608 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command     ap_part_info done; 0.555 sec.
Execute     source run_sim.tcl 
INFO-FLOW: Workspace C:/Users/xristina/Documents/fishery/solution1 opened at Sun Mar 14 18:36:15 +0200 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.184 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.285 sec.
Command     ap_source done; 0.286 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Command       ap_part_info done; 2.136 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command         ap_part_info done; 0.195 sec.
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.372 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.891 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.478 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 13.848 sec.
Command ap_source done; error code: 1; 17.344 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/xristina/Documents/fishery/solution1 opened at Sun Mar 14 18:39:20 +0200 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.104 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.136 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.253 sec.
Command     ap_source done; 0.253 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Command       ap_part_info done; 1.551 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command         ap_part_info done; 0.118 sec.
Execute         config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.3 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.232 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.945 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 27.279 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 102.151 sec.
Command ap_source done; 105.137 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/xristina/Documents/fishery/solution1 opened at Sun Mar 14 18:46:53 +0200 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.305 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.403 sec.
Command     ap_source done; 0.404 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Command       ap_part_info done; 2.26 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_part_info done; 0.174 sec.
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.206 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.885 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.584 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/CCL&Windows.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/CCL&Windows.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.226 sec.
Command ap_source done; error code: 1; 4.852 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/xristina/Documents/fishery/solution1 opened at Sun Mar 14 18:47:19 +0200 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.151 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.226 sec.
Command     ap_source done; 0.227 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Command       ap_part_info done; 1.589 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.184 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.211 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.712 sec.
Execute   csim_design -clean -quiet 
Execute     source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/CCL&Windows.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/CCL&Windows.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 20.283 sec.
Command ap_source done; error code: 1; 23.047 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/xristina/Documents/fishery/solution1 opened at Sun Mar 14 18:48:18 +0200 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.149 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.231 sec.
Command     ap_source done; 0.232 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Command       ap_part_info done; 2.075 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_part_info done; 0.174 sec.
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.209 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.733 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.241 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/CCL&Windows.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/CCL&Windows.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.945 sec.
Command ap_source done; error code: 1; 4.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/xristina/Documents/fishery/solution1 opened at Sun Mar 14 18:51:52 +0200 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.194 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.261 sec.
Command     ap_source done; 0.261 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Command       ap_part_info done; 1.576 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command         ap_part_info done; 0.101 sec.
Execute         config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.228 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.075 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.545 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/CCL&Windows.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/CCL&Windows.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 18.229 sec.
Command ap_source done; error code: 1; 20.797 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/xristina/Documents/fishery/solution1 opened at Sun Mar 14 18:53:58 +0200 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.171 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.249 sec.
Command     ap_source done; 0.25 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Command       ap_part_info done; 1.896 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.202 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.379 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command     ap_part_info done; 0.213 sec.
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.039 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/CCL_Windows.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/CCL_Windows.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 26.626 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 97.135 sec.
Command ap_source done; 100.209 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/xristina/Documents/fishery/solution1 opened at Sun Mar 14 18:56:44 +0200 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.171 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.262 sec.
Command     ap_source done; 0.262 sec.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Command       ap_part_info done; 1.853 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.19 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.349 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP48E 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.861 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/xristina/Documents/fishery/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/tb/test_core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/CCL+Windows.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/CCL+Windows.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/core.h 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/ex_enhancement.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/extra_functions.cpp 
Execute     is_encrypted C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     is_xip C:/Users/xristina/Documents/fishery/C++/src/guidedfilter.cpp 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command     ap_part_info done; 0.103 sec.
Execute     source run_sim.tcl 
Command     ap_source done; 26.461 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 47.043 sec.
Command ap_source done; 49.937 sec.
Execute cleanup_all 
