

================================================================
== Vitis HLS Report for 'convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s'
================================================================
* Date:           Mon Jan 29 11:40:06 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        line_buffer_code_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  1.428 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_3  |       17|       17|         2|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       14|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        0|     -|      128|      130|    0|
|Multiplexer          |        -|     -|        -|       32|    -|
|Register             |        -|     -|       12|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      140|      176|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_2_1_U  |convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffeg8j  |        0|  64|  65|    0|    14|   64|     1|          896|
    |line_buffer_1_1_U  |convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffehbi  |        0|  64|  65|    0|    14|   64|     1|          896|
    +-------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                                                                                  |        0| 128| 130|    0|    28|  128|     2|         1792|
    +-------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_83_p2  |         +|   0|  0|  12|           4|           1|
    |ap_enable_pp0      |       xor|   0|  0|   2|           1|           2|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  14|           5|           3|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |j_fu_38                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  32|          7|    6|         13|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |j_fu_38                   |  4|   0|    4|          0|
    |trunc_ln46_cast7_reg_101  |  4|   0|   64|         60|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 12|   0|   72|         60|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+----------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|  convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|  convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|  convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|  convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|  convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|  convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>|  return value|
+----------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 5 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./CNN.h:43]   --->   Operation 6 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 7 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./CNN.h:44]   --->   Operation 8 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 9 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [./CNN.h:46]   --->   Operation 10 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln46 = store i4 0, i4 %j" [./CNN.h:46]   --->   Operation 11 'store' 'store_ln46' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln46 = br void" [./CNN.h:46]   --->   Operation 12 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j_2 = load i4 %j" [./CNN.h:46]   --->   Operation 13 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln46_cast7 = zext i4 %j_2" [./CNN.h:46]   --->   Operation 14 'zext' 'trunc_ln46_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%line_buffer_2_1_addr = getelementptr i64 %line_buffer_2_1, i64 0, i64 %trunc_ln46_cast7" [./CNN.h:48]   --->   Operation 15 'getelementptr' 'line_buffer_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (0.71ns)   --->   "%line_buffer_2_1_load = load i4 %line_buffer_2_1_addr" [./CNN.h:48]   --->   Operation 16 'load' 'line_buffer_2_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_2 : Operation 17 [1/1] (0.71ns)   --->   "%store_ln50 = store i64 0, i4 %line_buffer_2_1_addr" [./CNN.h:50]   --->   Operation 17 'store' 'store_ln50' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_2 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln46 = add i4 %j_2, i4 1" [./CNN.h:46]   --->   Operation 18 'add' 'add_ln46' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln46 = store i4 %add_ln46, i4 %j" [./CNN.h:46]   --->   Operation 19 'store' 'store_ln46' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 21 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [./CNN.h:47]   --->   Operation 22 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%line_buffer_1_1_addr = getelementptr i64 %line_buffer_1_1, i64 0, i64 %trunc_ln46_cast7" [./CNN.h:47]   --->   Operation 23 'getelementptr' 'line_buffer_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.71ns)   --->   "%line_buffer_2_1_load = load i4 %line_buffer_2_1_addr" [./CNN.h:48]   --->   Operation 24 'load' 'line_buffer_2_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_3 : Operation 25 [1/1] (0.71ns)   --->   "%store_ln48 = store i64 %line_buffer_2_1_load, i4 %line_buffer_1_1_addr" [./CNN.h:48]   --->   Operation 25 'store' 'store_ln48' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln46 = br void" [./CNN.h:46]   --->   Operation 26 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ line_buffer_2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ line_buffer_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=1; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                    (alloca           ) [ 0111]
empty                (speclooptripcount) [ 0000]
specloopname_ln43    (specloopname     ) [ 0000]
empty_23             (speclooptripcount) [ 0000]
specloopname_ln44    (specloopname     ) [ 0000]
empty_24             (speclooptripcount) [ 0000]
specloopname_ln46    (specloopname     ) [ 0000]
store_ln46           (store            ) [ 0000]
br_ln46              (br               ) [ 0000]
j_2                  (load             ) [ 0000]
trunc_ln46_cast7     (zext             ) [ 0011]
line_buffer_2_1_addr (getelementptr    ) [ 0011]
store_ln50           (store            ) [ 0000]
add_ln46             (add              ) [ 0000]
store_ln46           (store            ) [ 0000]
specpipeline_ln0     (specpipeline     ) [ 0000]
empty_25             (speclooptripcount) [ 0000]
specloopname_ln47    (specloopname     ) [ 0000]
line_buffer_1_1_addr (getelementptr    ) [ 0000]
line_buffer_2_1_load (load             ) [ 0000]
store_ln48           (store            ) [ 0000]
br_ln46              (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="line_buffer_2_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="line_buffer_1_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="j_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="line_buffer_2_1_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="4" slack="0"/>
<pin id="46" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_2_1_addr/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="4" slack="0"/>
<pin id="51" dir="0" index="1" bw="64" slack="0"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_2_1_load/2 store_ln50/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="line_buffer_1_1_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="4" slack="1"/>
<pin id="60" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_1_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln48_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="4" slack="0"/>
<pin id="65" dir="0" index="1" bw="64" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln46_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="j_2_load_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="1"/>
<pin id="77" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="trunc_ln46_cast7_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln46_cast7/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="add_ln46_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln46_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="4" slack="1"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="j_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="101" class="1005" name="trunc_ln46_cast7_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="1"/>
<pin id="103" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46_cast7 "/>
</bind>
</comp>

<comp id="106" class="1005" name="line_buffer_2_1_addr_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="1"/>
<pin id="108" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_2_1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="22" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="24" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="49" pin="3"/><net_sink comp="63" pin=1"/></net>

<net id="69"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="75" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="87"><net_src comp="75" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="83" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="38" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="99"><net_src comp="94" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="100"><net_src comp="94" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="104"><net_src comp="78" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="109"><net_src comp="42" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="49" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_2_1 | {2 }
	Port: line_buffer_1_1 | {3 }
 - Input state : 
	Port: convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1> : line_buffer_2_1 | {2 3 }
	Port: convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1> : line_buffer_1_1 | {}
  - Chain level:
	State 1
		store_ln46 : 1
	State 2
		trunc_ln46_cast7 : 1
		line_buffer_2_1_addr : 2
		line_buffer_2_1_load : 3
		store_ln50 : 3
		add_ln46 : 1
		store_ln46 : 2
	State 3
		store_ln48 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |     add_ln46_fu_83     |    0    |    12   |
|----------|------------------------|---------|---------|
|   zext   | trunc_ln46_cast7_fu_78 |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    12   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          j_reg_94          |    4   |
|line_buffer_2_1_addr_reg_106|    4   |
|  trunc_ln46_cast7_reg_101  |   64   |
+----------------------------+--------+
|            Total           |   72   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   12   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   72   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   72   |   21   |
+-----------+--------+--------+--------+
