{"vcs1":{"timestamp_begin":1682217903.543712686, "rt":0.72, "ut":0.23, "st":0.17}}
{"vcselab":{"timestamp_begin":1682217904.300263727, "rt":0.98, "ut":0.20, "st":0.27}}
{"link":{"timestamp_begin":1682217905.304107121, "rt":1.78, "ut":0.06, "st":1.46}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682217903.217091047}
{"VCS_COMP_START_TIME": 1682217903.217091047}
{"VCS_COMP_END_TIME": 1682217907.642741912}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340820}}
{"stitch_vcselab": {"peak_mem": 238988}}
