% resume.tex
% vim:set ft=tex spell:
%
% garamond lives here (or did so as of this writing):
% ... http://www.ctan.org/tex-archive/fonts/garamondx
%
\documentclass[10pt,letterpaper]{article}
\usepackage[letterpaper,margin=0.75in]{geometry}
\usepackage[utf8]{inputenc}
\usepackage{mdwlist}
\usepackage[T1]{fontenc}
\usepackage{textcomp}
\usepackage{tgpagella}
\usepackage{lmodern}
\usepackage{garamondx}
%\renewcommand{\familydefault}{\sfdefault}

\pagestyle{empty}
\setlength{\tabcolsep}{0em}

% indentsection style, used for sections that aren't already in lists
% that need indentation to the level of all text in the document
\newenvironment{indentsection}[1]%
{\begin{list}{}%
	{\setlength{\leftmargin}{#1}}%
	\item[]%
}
{\end{list}}

% opposite of above; bump a section back toward the left margin
\newenvironment{unindentsection}[1]%
{\begin{list}{}%
	{\setlength{\leftmargin}{-0.5#1}}%
	\item[]%
}
{\end{list}}

\newenvironment{changemargin}[2]
{%
    \begin{list}{}{%
        \setlength{\topsep}{0pt}%
        \setlength{\leftmargin}{#1}%
        \setlength{\rightmargin}{#2}%
        \setlength{\listparindent}{\parindent}%
        \setlength{\itemindent}{\parindent}%
        \setlength{\parsep}{\parskip}%
    }%
    \item[]
}%
{%
    \end{list}
}%

% content underneath an educational instution, or workplace
\newenvironment{content}
{%
    \begin{changemargin}{0cm}{2.5cm}
    \begin{itemize*}
        \vspace{-0.15em}
}%
{%
    \end{itemize*}
    \end{changemargin}
}%

\newenvironment{resumesection}[1]
{%
    \subsection*{\ #1}
    \vspace{-0.4em}
    \hrule
    \vspace{+0.4em}
    \begin{itemize}
        \parskip=0.1em
}%
{%
    \end{itemize}
}%
% format two pieces of text, one left aligned and one right aligned
\newcommand{\headerrow}[2]
{\begin{tabular*}{\linewidth}{l@{\extracolsep{\fill}}r}
	#1 &
	#2 \\
\end{tabular*}}

\newcommand{\headerrowx}[2]
{\item[] \begin{tabular*}{\linewidth}{l@{\extracolsep{\fill}}r}
	#1 &
	#2 \\
\end{tabular*}}

% make "C++" look pretty when used in text by touching up the plus signs
\newcommand{\CPP}
{C\nolinebreak[4]\hspace{-.05em}\raisebox{.22ex}{\footnotesize\bf +\hspace{-.20em}+}\ }

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% here be the resume
\begin{document}

\begin{center}
{\LARGE{ \textbf{JOHN PETER STEVENSON}}} \\
\vspace{0.5em}
\footnotesize{\textbf{161 S. CALIFORNIA AVE., APT. K200}}  \\
\footnotesize{\textbf{PALO ALTO, CA 94306              }}  \\
\footnotesize{{(650) 906-9549} | {etep.nosnevets@gmail.com}}
\end{center}

\begin{resumesection}{EDUCATION}
    % Ph.D.
    \headerrowx{ \textbf{Stanford University}, Ph.D. Electrical Engineering} {2008 -- 2013}
    \begin{content}
        \item[] Thesis: \emph{Fine-Grain In-Memory Deduplication for Large-Scale Workloads}.
        \item[] Faculty advisors: Mark Horowitz and David Cheriton.
    \end{content}
    
    % M.S.
    \headerrowx{ \textbf{Stanford University}, M.S. Electrical Engineering} {2000 -- 2002}
    \begin{content}
    	\item[] Focus Areas: Circuit Design and Semiconductor Physics.
    \end{content}
    
    % B.S.
    \headerrowx{ \textbf{U.S. Naval Academy}, B.S. Control Systems Engineering} {1996 -- 2000}
    \begin{content}
    	\item[] Graduated 1st in academic standing, degree conferred with distinction.
    	\item[] Recipient of Ward Prize for best undergraduate research on multi-aperture camera arrays.
    \end{content}
\end{resumesection}

\begin{resumesection}{EXPERIENCE}
    \headerrowx{ \textbf{HICAMP Systems}, Menlo Park, CA, Member of Technical Staff} {2009 -- Present}
    \begin{content}
        \item[] Implemented world's first deduplicated DRAM memory system in FPGA logic.
                Wrote Verilog RTL for high speed and high strength hash function.
                Wrote SystemC and \CPP test infrastructure that automatically regenerates based on a high level graphical description of system protocol.
                Code generation implemented in Python and graphical description implemented in GraphViz.
    \end{content}
    \headerrowx{ \textbf{U.S. Naval Academy}, Annapolis, MD, Electrical Engineering Faculty} {2006 -- 2008}
    \begin{content}
        \item[] As an officer faculty member, taught undergraduate engineering major and core curriculum classes for 4 semesters.
                Topics included circuit analysis, logic design, and wireless.
    \end{content}
    \headerrowx{ \textbf{Lawrence Livermore National Laboratory}, Livermore, CA, Photonics Group Intern} {2007}
    \begin{content}
        \item[] As a summer intern, characterized wavelength shift properties of a multiple section edge emitting laser system proposed for use as an optical logic gate.
    \end{content}
    \headerrowx{ \textbf{USS Los Angeles (SSN-688)}, Honolulu, HI, Officer} {2003 -- 2006}
    \begin{content}
        \item[] As Officer of the Deck, responsible for all operations submerged, surfaced, and in port, in lieu of the ship's Captain.
                As Engineering Officer of the Watch, responsible for all nuclear power plant operations, in lieu of the ship's Engineer.
                As Communications Officer and Mechanical Division Officer, supervised a shipboard division ({\footnotesize{$\sim$}}25 personnel).
    \end{content}
    \headerrowx{ \textbf{Honda Research}, Mountain View, CA, Computer Vision Intern} {2002}
    \begin{content}
        \item[] Investigated algorithms for depth recovery in non-stereoscopic images.
    \end{content}
    \headerrowx{ \textbf{Tensilica}, Sunnyvale, CA, Design Verification Intern} {2001}
    \begin{content}
        \item[] Wrote scripts to drive verification for customizable RTL code.
    \end{content}
\end{resumesection}

\begin{resumesection}{HONORS \& AWARDS}
    \headerrowx{ \textbf{Best Paper at International Conference on Supercomputing}}        {2012}
    \headerrowx{ \textbf{Best Student Project, Stanford MS\&E-273: Punch Mobile}}          {2011}
    \headerrowx{ \textbf{David Cheriton Stanford Graduate Fellowship}}                     {2008}
    \headerrowx{ \textbf{Stanford School of Engineering Fellowship}}                       {2000}
    \headerrowx{ \textbf{Ward Prize: Best Undergraduate Research Project}}                 {2000}
    \headerrowx{ \textbf{Phi Kappa Phi National Honor Society Graduate Study Fellowship}}  {2000}
    \headerrowx{ \textbf{Rhodes Scholarship State Finalist}}                               {1999}
    \headerrowx{ \textbf{Eagle Scout}}                                                     {1996}
\end{resumesection}

\begin{resumesection}{PROJECTS}
    \headerrowx{ \textbf{Zest -- Memory Deduplicator for Linux}} {2012 -- Present}
    \begin{content}
        \item[] Using LiME, zest counts duplicates in DRAM memory.
                Captures a snapshot of physical memory from a live instance of Linux.
                Performs post-mortem fine-grain deduplication to show the benefit of deduplicated memory systems.
                Shows that memory capacity is increased by over 2x in many common datacenter applications.
        \item[] https://github.com/etep/zest
    \end{content}
    \headerrowx{ \textbf{Hash-Stats -- Overflow Statistics for Large Hash Tables}} {2014}
    \begin{content}
        \item[] Table utilization and table overflows are critical issues for large hash tables,
                but these topics receive scant attention on the Wikipedia and from introductory CS course material.
                This repository reduces theory to practice.
                Using published theoretical results, it provides simple matlab scripts to guide the practicing engineer when implementing a large hash table.
        \item[] https://github.com/etep/hash-stats
    \end{content}
    \headerrowx{ \textbf{The Stanford Circuit Optimization Tool (SCOT)}} {2008 -- Present}
    \begin{content}
        \item[] Provides optimal digital circuit design using convex optimization.
                Integrates with industry standard tools such as SPICE.
        \item[] http://github.com/etep/scot
    \end{content}
    \headerrowx{ \textbf{Punch Mobile}} {2011}
    \begin{content}
        \item[] Electronic payment processing with integrated consumer loyalty.
                Provided significant cost savings by disintermediating the credit card payment network using a direct consumer-to-business (C2B) back-end.
                Voted as top project in MS\&E-273 by VC panel.
    \end{content}
    \headerrowx{ \textbf{Solar Boat Project at U.S. Naval Academy -- Faculty Mentor}} {2006 -- 2008}
    \begin{content}
        \item[] Mentored a multidisciplinary team of undergraduates competing in the world championship of solar electric boating.
    \end{content}
    \headerrowx{ \textbf{SIMD Floating Point Adder Project -- Stanford Independent Projects in VLSI}} {2001}
    \begin{content}
        \item[] Designed and taped out a fully functional 1x32 / 2x16 bit SIMD floating point adder (IEEE compliant math).
                Design was fabricated by TSMC in $\mathrm{0.5 \mu m}$ technology.
    \end{content}
\end{resumesection}

\begin{resumesection}{PUBLICATIONS}
    \headerrowx{ \textbf{SI-TM: Reducing Transactional Memory Abort Rates through Snapshot Isolation}} {2014}
    \begin{content}
        \item[] H. Litz, D. Cheriton, A. Firoozshahian, O. Azizi, J.P. Stevenson, ASPLOS 2014
    \end{content}
    \headerrowx{ \textbf{Sparse Matrix-Vector Multiply on the HICAMP Architecture}} {2012}
    \begin{content}
        \item[] J.P. Stevenson, A. Firoozshahian, A. Solomatnikov, M. Horowitz, and D. Cheriton, ICS 2012
        \item[] Winner of Best Paper Award at International Conference on Supercomputing, 2012
    \end{content}
    \headerrowx{ \textbf{HICAMP: Architectural Support for Efficient Concurrency-Safe Shared Structured Data Access}} {2012}
    \begin{content}
        \item[] D. Cheriton, A. Firoozshahian, A. Solomatnikov, J.P. Stevenson, and O. Azizi, ASPLOS 2012
    \end{content}
    \headerrowx{ \textbf{CPU db: Recording Microprocessor History}} {2012}
    \begin{content}
        \item[] A. Danowitz, K. Kelley, J. Mao, J.P. Stevenson, and M. Horowitz, CACM 2012
    \end{content}
    \headerrowx{ \textbf{Intermediate Representations for Controllers in Chip Generators}} {2011}
    \begin{content}
        \item[] K. Kelley, M. Wachs, A. Danowitz, J.P. Stevenson, S. Richardson, M. Horowitz, DATE 2011
    \end{content}
    \headerrowx{ \textbf{An Integrated Framework for Co-Optimization of Architecture and Circuits}} {2010}
    \begin{content}
        \item[] O. Azizi, A. Mahesri, J.P. Stevenson, N. Zhou, S.J. Patel, and M. Horowitz, DATE 2010
    \end{content}
\end{resumesection}


\end{document}
