#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Dec 29 12:54:04 2024
# Process ID: 21156
# Current directory: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22304 E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\project_1_IP_AXI.xpr
# Log file: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/vivado.log
# Journal file: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI\vivado.jou
# Running On        :DESKTOP-AF4K6S1
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Pentium(R) CPU G4560 @ 3.50GHz
# CPU Frequency     :3504 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8482 MB
# Swap memory       :16069 MB
# Total Virtual     :24552 MB
# Available Virtual :15818 MB
#-----------------------------------------------------------
start_gui
open_project E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/ram_data_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/ram_data_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/ram_data_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/ram_data_fc64_3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/rom_bias_fc64.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/rom_weight_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/rom_weight_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/rom_weight_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/rom_weight_fc64_3.coe] -no_script -reset -force -quiet
remove_files  {e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/ram_data_fc64_0.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/ram_data_fc64_1.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/ram_data_fc64_2.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/ram_data_fc64_3.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/rom_bias_fc64.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/rom_weight_fc64_0.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/rom_weight_fc64_1.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/rom_weight_fc64_2.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/rom_weight_fc64_3.coe}
reset_target all [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/sources_1/bd/Fully_connected/Fully_connected.bd]
export_ip_user_files -of_objects  [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/sources_1/bd/Fully_connected/Fully_connected.bd] -sync -no_script -force -quiet
generate_target all [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/sources_1/bd/Fully_connected/Fully_connected.bd]
reset_target all [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/sources_1/bd/Fully_connected/Fully_connected.bd]
export_ip_user_files -of_objects  [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/sources_1/bd/Fully_connected/Fully_connected.bd] -sync -no_script -force -quiet
generate_target all [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/sources_1/bd/Fully_connected/Fully_connected.bd]
export_ip_user_files -of_objects [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/sources_1/bd/Fully_connected/Fully_connected.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/sources_1/bd/Fully_connected/Fully_connected.bd] -directory E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.ip_user_files/sim_scripts -ip_user_files_dir E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.ip_user_files -ipstatic_source_dir E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.cache/compile_simlib/modelsim} {questa=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.cache/compile_simlib/questa} {riviera=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.cache/compile_simlib/riviera} {activehdl=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/sources_1/bd/Fully_connected/Fully_connected.bd] -top
add_files -norecurse e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_connected/hdl/Fully_connected_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/utils_1/imports/synth_1/Fully_Connected_1_wrapper.dcp] -no_script -reset -force -quiet
remove_files  -fileset utils_1 E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/utils_1/imports/synth_1/Fully_Connected_1_wrapper.dcp
file delete -force E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/utils_1/imports/synth_1/Fully_Connected_1_wrapper.dcp
synth_design -top Fully_connected_wrapper -incremental_synth
synth_design -top Fully_connected_wrapper.v -incremental_synth
synth_design -top Fully_connected_wrapper.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Fully_connected_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
