// Generate Time: 2017-09-19 22:58:04.330077
////////////////////////////////////////////////////////////////////////////////
//
// Copyright (c) 2006-2016 MStar Semiconductor, Inc.
// All rights reserved.
//
// Unless otherwise stipulated in writing, any and all information contained
// herein regardless in any format shall remain the sole proprietary of
// MStar Semiconductor Inc. and be kept in strict confidence
// (MStar Confidential Information) by the recipient.
// Any unauthorized act including without limitation unauthorized disclosure,
// copying, use, reproduction, sale, distribution, modification, disassembling,
// reverse engineering and compiling of the contents of MStar Confidential
// Information is unlawful and strictly prohibited. MStar hereby reserves the
// rights to any and all damages, losses, costs and expenses resulting therefrom.
//
////////////////////////////////////////////////////////////////////////////////
#ifndef __INFINITY2_REG_ISP8__
#define __INFINITY2_REG_ISP8__
typedef struct {
	// h0000, bit: 0
	/* RGB-IR enable*/
	#define offset_of_isp8_reg_rgbir_en (0)
	#define mask_of_isp8_reg_rgbir_en (0x1)
	unsigned int reg_rgbir_en:1;

	// h0000, bit: 1
	/* 4X4 mode*/
	#define offset_of_isp8_reg_mode4x4 (0)
	#define mask_of_isp8_reg_mode4x4 (0x2)
	unsigned int reg_mode4x4:1;

	// h0000, bit: 2
	/* 2X2 used IR_mode*/
	#define offset_of_isp8_reg_ir_mode (0)
	#define mask_of_isp8_reg_ir_mode (0x4)
	unsigned int reg_ir_mode:1;

	// h0000, bit: 3
	/* remove-IR offset enable*/
	#define offset_of_isp8_reg_ir_offset_en (0)
	#define mask_of_isp8_reg_ir_offset_en (0x8)
	unsigned int reg_ir_offset_en:1;

	// h0000, bit: 4
	/* IR histogram enable*/
	#define offset_of_isp8_reg_hist_ir_en (0)
	#define mask_of_isp8_reg_hist_ir_en (0x10)
	unsigned int reg_hist_ir_en:1;

	// h0000, bit: 5
	/* I Monitor enable*/
	#define offset_of_isp8_reg_imonitor_en (0)
	#define mask_of_isp8_reg_imonitor_en (0x20)
	unsigned int reg_imonitor_en:1;

	// h0000, bit: 14
	/* */
	unsigned int :10;

	// h0000
	unsigned int /* padding 16 bit */:16;

	// h0001, bit: 9
	/* remove-IR R offset*/
	#define offset_of_isp8_reg_ir_offset_r (2)
	#define mask_of_isp8_reg_ir_offset_r (0x3ff)
	unsigned int reg_ir_offset_r:10;

	// h0001, bit: 14
	/* */
	unsigned int :6;

	// h0001
	unsigned int /* padding 16 bit */:16;

	// h0002, bit: 9
	/* remove-IR G offset*/
	#define offset_of_isp8_reg_ir_offset_g (4)
	#define mask_of_isp8_reg_ir_offset_g (0x3ff)
	unsigned int reg_ir_offset_g:10;

	// h0002, bit: 14
	/* */
	unsigned int :6;

	// h0002
	unsigned int /* padding 16 bit */:16;

	// h0003, bit: 9
	/* remove-IR B offset*/
	#define offset_of_isp8_reg_ir_offset_b (6)
	#define mask_of_isp8_reg_ir_offset_b (0x3ff)
	unsigned int reg_ir_offset_b:10;

	// h0003, bit: 14
	/* */
	unsigned int :6;

	// h0003
	unsigned int /* padding 16 bit */:16;

	// h0004, bit: 3
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_ratio_by_y_shift_0 (8)
	#define mask_of_isp8_reg_ir_oft_ratio_by_y_shift_0 (0xf)
	unsigned int reg_ir_oft_ratio_by_y_shift_0:4;

	// h0004, bit: 7
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_ratio_by_y_shift_1 (8)
	#define mask_of_isp8_reg_ir_oft_ratio_by_y_shift_1 (0xf0)
	unsigned int reg_ir_oft_ratio_by_y_shift_1:4;

	// h0004, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_ratio_by_y_shift_2 (8)
	#define mask_of_isp8_reg_ir_oft_ratio_by_y_shift_2 (0xf00)
	unsigned int reg_ir_oft_ratio_by_y_shift_2:4;

	// h0004, bit: 14
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_ratio_by_y_shift_3 (8)
	#define mask_of_isp8_reg_ir_oft_ratio_by_y_shift_3 (0xf000)
	unsigned int reg_ir_oft_ratio_by_y_shift_3:4;

	// h0004
	unsigned int /* padding 16 bit */:16;

	// h0005, bit: 3
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_ratio_by_y_shift_4 (10)
	#define mask_of_isp8_reg_ir_oft_ratio_by_y_shift_4 (0xf)
	unsigned int reg_ir_oft_ratio_by_y_shift_4:4;

	// h0005, bit: 14
	/* */
	unsigned int :12;

	// h0005
	unsigned int /* padding 16 bit */:16;

	// h0006, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_r_ratio_by_y_0 (12)
	#define mask_of_isp8_reg_ir_oft_r_ratio_by_y_0 (0xfff)
	unsigned int reg_ir_oft_r_ratio_by_y_0:12;

	// h0006, bit: 14
	/* */
	unsigned int :4;

	// h0006
	unsigned int /* padding 16 bit */:16;

	// h0007, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_r_ratio_by_y_1 (14)
	#define mask_of_isp8_reg_ir_oft_r_ratio_by_y_1 (0xfff)
	unsigned int reg_ir_oft_r_ratio_by_y_1:12;

	// h0007, bit: 14
	/* */
	unsigned int :4;

	// h0007
	unsigned int /* padding 16 bit */:16;

	// h0008, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_r_ratio_by_y_2 (16)
	#define mask_of_isp8_reg_ir_oft_r_ratio_by_y_2 (0xfff)
	unsigned int reg_ir_oft_r_ratio_by_y_2:12;

	// h0008, bit: 14
	/* */
	unsigned int :4;

	// h0008
	unsigned int /* padding 16 bit */:16;

	// h0009, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_r_ratio_by_y_3 (18)
	#define mask_of_isp8_reg_ir_oft_r_ratio_by_y_3 (0xfff)
	unsigned int reg_ir_oft_r_ratio_by_y_3:12;

	// h0009, bit: 14
	/* */
	unsigned int :4;

	// h0009
	unsigned int /* padding 16 bit */:16;

	// h000a, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_r_ratio_by_y_4 (20)
	#define mask_of_isp8_reg_ir_oft_r_ratio_by_y_4 (0xfff)
	unsigned int reg_ir_oft_r_ratio_by_y_4:12;

	// h000a, bit: 14
	/* */
	unsigned int :4;

	// h000a
	unsigned int /* padding 16 bit */:16;

	// h000b, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_r_ratio_by_y_5 (22)
	#define mask_of_isp8_reg_ir_oft_r_ratio_by_y_5 (0xfff)
	unsigned int reg_ir_oft_r_ratio_by_y_5:12;

	// h000b, bit: 14
	/* */
	unsigned int :4;

	// h000b
	unsigned int /* padding 16 bit */:16;

	// h000c, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_g_ratio_by_y_0 (24)
	#define mask_of_isp8_reg_ir_oft_g_ratio_by_y_0 (0xfff)
	unsigned int reg_ir_oft_g_ratio_by_y_0:12;

	// h000c, bit: 14
	/* */
	unsigned int :4;

	// h000c
	unsigned int /* padding 16 bit */:16;

	// h000d, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_g_ratio_by_y_1 (26)
	#define mask_of_isp8_reg_ir_oft_g_ratio_by_y_1 (0xfff)
	unsigned int reg_ir_oft_g_ratio_by_y_1:12;

	// h000d, bit: 14
	/* */
	unsigned int :4;

	// h000d
	unsigned int /* padding 16 bit */:16;

	// h000e, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_g_ratio_by_y_2 (28)
	#define mask_of_isp8_reg_ir_oft_g_ratio_by_y_2 (0xfff)
	unsigned int reg_ir_oft_g_ratio_by_y_2:12;

	// h000e, bit: 14
	/* */
	unsigned int :4;

	// h000e
	unsigned int /* padding 16 bit */:16;

	// h000f, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_g_ratio_by_y_3 (30)
	#define mask_of_isp8_reg_ir_oft_g_ratio_by_y_3 (0xfff)
	unsigned int reg_ir_oft_g_ratio_by_y_3:12;

	// h000f, bit: 14
	/* */
	unsigned int :4;

	// h000f
	unsigned int /* padding 16 bit */:16;

	// h0010, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_g_ratio_by_y_4 (32)
	#define mask_of_isp8_reg_ir_oft_g_ratio_by_y_4 (0xfff)
	unsigned int reg_ir_oft_g_ratio_by_y_4:12;

	// h0010, bit: 14
	/* */
	unsigned int :4;

	// h0010
	unsigned int /* padding 16 bit */:16;

	// h0011, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_g_ratio_by_y_5 (34)
	#define mask_of_isp8_reg_ir_oft_g_ratio_by_y_5 (0xfff)
	unsigned int reg_ir_oft_g_ratio_by_y_5:12;

	// h0011, bit: 14
	/* */
	unsigned int :4;

	// h0011
	unsigned int /* padding 16 bit */:16;

	// h0012, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_b_ratio_by_y_0 (36)
	#define mask_of_isp8_reg_ir_oft_b_ratio_by_y_0 (0xfff)
	unsigned int reg_ir_oft_b_ratio_by_y_0:12;

	// h0012, bit: 14
	/* */
	unsigned int :4;

	// h0012
	unsigned int /* padding 16 bit */:16;

	// h0013, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_b_ratio_by_y_1 (38)
	#define mask_of_isp8_reg_ir_oft_b_ratio_by_y_1 (0xfff)
	unsigned int reg_ir_oft_b_ratio_by_y_1:12;

	// h0013, bit: 14
	/* */
	unsigned int :4;

	// h0013
	unsigned int /* padding 16 bit */:16;

	// h0014, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_b_ratio_by_y_2 (40)
	#define mask_of_isp8_reg_ir_oft_b_ratio_by_y_2 (0xfff)
	unsigned int reg_ir_oft_b_ratio_by_y_2:12;

	// h0014, bit: 14
	/* */
	unsigned int :4;

	// h0014
	unsigned int /* padding 16 bit */:16;

	// h0015, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_b_ratio_by_y_3 (42)
	#define mask_of_isp8_reg_ir_oft_b_ratio_by_y_3 (0xfff)
	unsigned int reg_ir_oft_b_ratio_by_y_3:12;

	// h0015, bit: 14
	/* */
	unsigned int :4;

	// h0015
	unsigned int /* padding 16 bit */:16;

	// h0016, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_b_ratio_by_y_4 (44)
	#define mask_of_isp8_reg_ir_oft_b_ratio_by_y_4 (0xfff)
	unsigned int reg_ir_oft_b_ratio_by_y_4:12;

	// h0016, bit: 14
	/* */
	unsigned int :4;

	// h0016
	unsigned int /* padding 16 bit */:16;

	// h0017, bit: 11
	/* 4X4 Remove-IR ratio*/
	#define offset_of_isp8_reg_ir_oft_b_ratio_by_y_5 (46)
	#define mask_of_isp8_reg_ir_oft_b_ratio_by_y_5 (0xfff)
	unsigned int reg_ir_oft_b_ratio_by_y_5:12;

	// h0017, bit: 14
	/* */
	unsigned int :4;

	// h0017
	unsigned int /* padding 16 bit */:16;

	// h0018, bit: 14
	/* dummy bits*/
	#define offset_of_isp8_reg_ir_dummy (48)
	#define mask_of_isp8_reg_ir_dummy (0xffff)
	unsigned int reg_ir_dummy:16;

	// h0018
	unsigned int /* padding 16 bit */:16;

	// h0019, bit: 11
	/* 4x4 compare ratio*/
	#define offset_of_isp8_reg_ir_oft_cmp_ratio (50)
	#define mask_of_isp8_reg_ir_oft_cmp_ratio (0xfff)
	unsigned int reg_ir_oft_cmp_ratio:12;

	// h0019, bit: 14
	/* 4x4 dirH/dirV scaler*/
	#define offset_of_isp8_reg_ir_dir_scaler (50)
	#define mask_of_isp8_reg_ir_dir_scaler (0xf000)
	unsigned int reg_ir_dir_scaler:4;

	// h0019
	unsigned int /* padding 16 bit */:16;

	// h001a, bit: 14
	/* */
	unsigned int :16;

	// h001a
	unsigned int /* padding 16 bit */:16;

	// h001b, bit: 14
	/* */
	unsigned int :16;

	// h001b
	unsigned int /* padding 16 bit */:16;

	// h001c, bit: 14
	/* */
	unsigned int :16;

	// h001c
	unsigned int /* padding 16 bit */:16;

	// h001d, bit: 14
	/* */
	unsigned int :16;

	// h001d
	unsigned int /* padding 16 bit */:16;

	// h001e, bit: 14
	/* */
	unsigned int :16;

	// h001e
	unsigned int /* padding 16 bit */:16;

	// h001f, bit: 14
	/* */
	unsigned int :16;

	// h001f
	unsigned int /* padding 16 bit */:16;

	// h0020, bit: 14
	/* */
	unsigned int :16;

	// h0020
	unsigned int /* padding 16 bit */:16;

	// h0021, bit: 14
	/* */
	unsigned int :16;

	// h0021
	unsigned int /* padding 16 bit */:16;

	// h0022, bit: 12
	/* Histogram block offsetx*/
	#define offset_of_isp8_reg_hist_offsetx (68)
	#define mask_of_isp8_reg_hist_offsetx (0x1fff)
	unsigned int reg_hist_offsetx:13;

	// h0022, bit: 14
	/* */
	unsigned int :3;

	// h0022
	unsigned int /* padding 16 bit */:16;

	// h0023, bit: 12
	/* Histogram block offsety*/
	#define offset_of_isp8_reg_hist_offsety (70)
	#define mask_of_isp8_reg_hist_offsety (0x1fff)
	unsigned int reg_hist_offsety:13;

	// h0023, bit: 14
	/* */
	unsigned int :3;

	// h0023
	unsigned int /* padding 16 bit */:16;

	// h0024, bit: 7
	/* Block Width= (reg_hist_blk_width + 1)*/
	#define offset_of_isp8_reg_hist_blk_width (72)
	#define mask_of_isp8_reg_hist_blk_width (0xff)
	unsigned int reg_hist_blk_width:8;

	// h0024, bit: 14
	/* Block Height= (reg_hist_blk_height + 1)*/
	#define offset_of_isp8_reg_hist_blk_height (72)
	#define mask_of_isp8_reg_hist_blk_height (0xff00)
	unsigned int reg_hist_blk_height:8;

	// h0024
	unsigned int /* padding 16 bit */:16;

	// h0025, bit: 7
	/* ROI offsetx (unit: ROI)*/
	#define offset_of_isp8_reg_roi_offsetx (74)
	#define mask_of_isp8_reg_roi_offsetx (0xff)
	unsigned int reg_roi_offsetx:8;

	// h0025, bit: 14
	/* ROI offsety (unit: ROI)*/
	#define offset_of_isp8_reg_roi_offsety (74)
	#define mask_of_isp8_reg_roi_offsety (0xff00)
	unsigned int reg_roi_offsety:8;

	// h0025
	unsigned int /* padding 16 bit */:16;

	// h0026, bit: 6
	/* ROI X size = (reg_roi_sizex + 1) ROI*/
	#define offset_of_isp8_reg_roi_sizex (76)
	#define mask_of_isp8_reg_roi_sizex (0x7f)
	unsigned int reg_roi_sizex:7;

	// h0026, bit: 7
	/* */
	unsigned int :1;

	// h0026, bit: 14
	/* ROI Y size = (reg_roi_sizey + 1) ROI*/
	#define offset_of_isp8_reg_roi_sizey (76)
	#define mask_of_isp8_reg_roi_sizey (0xff00)
	unsigned int reg_roi_sizey:8;

	// h0026
	unsigned int /* padding 16 bit */:16;

	// h0027, bit: 14
	/* Hist = (sum_ir * reg_roi_div) >> (16+4)*/
	#define offset_of_isp8_reg_roi_div (78)
	#define mask_of_isp8_reg_roi_div (0xffff)
	unsigned int reg_roi_div:16;

	// h0027
	unsigned int /* padding 16 bit */:16;

	// h0028, bit: 14
	/* MIU Base address (total 256 bytes)*/
	#define offset_of_isp8_reg_miu_base_addr (80)
	#define mask_of_isp8_reg_miu_base_addr (0xffff)
	unsigned int reg_miu_base_addr:16;

	// h0028
	unsigned int /* padding 16 bit */:16;

	// h0029, bit: 14
	/* MIU Base address (total 256 bytes)*/
	#define offset_of_isp8_reg_miu_base_addr_1 (82)
	#define mask_of_isp8_reg_miu_base_addr_1 (0xffff)
	unsigned int reg_miu_base_addr_1:16;

	// h0029
	unsigned int /* padding 16 bit */:16;

	// h002a, bit: 14
	/* MIU AWB Max address*/
	#define offset_of_isp8_reg_rgbir_awb_max_addr (84)
	#define mask_of_isp8_reg_rgbir_awb_max_addr (0xffff)
	unsigned int reg_rgbir_awb_max_addr:16;

	// h002a
	unsigned int /* padding 16 bit */:16;

	// h002b, bit: 10
	/* MIU AWB Max address*/
	#define offset_of_isp8_reg_rgbir_awb_max_addr_1 (86)
	#define mask_of_isp8_reg_rgbir_awb_max_addr_1 (0x7ff)
	unsigned int reg_rgbir_awb_max_addr_1:11;

	// h002b, bit: 14
	/* */
	unsigned int :5;

	// h002b
	unsigned int /* padding 16 bit */:16;

	// h002c, bit: 1
	/* MIU AWB Lenx4*/
	#define offset_of_isp8_reg_rgbir_awb_mi_lenx4 (88)
	#define mask_of_isp8_reg_rgbir_awb_mi_lenx4 (0x3)
	unsigned int reg_rgbir_awb_mi_lenx4:2;

	// h002c, bit: 3
	/* */
	unsigned int :2;

	// h002c, bit: 9
	/* MIU AWB Mask CycX16*/
	#define offset_of_isp8_reg_rgbir_awb_mi_mask_cycx16 (88)
	#define mask_of_isp8_reg_rgbir_awb_mi_mask_cycx16 (0x3f0)
	unsigned int reg_rgbir_awb_mi_mask_cycx16:6;

	// h002c, bit: 14
	/* */
	unsigned int :6;

	// h002c
	unsigned int /* padding 16 bit */:16;

	// h002d, bit: 14
	/* */
	unsigned int :16;

	// h002d
	unsigned int /* padding 16 bit */:16;

	// h002e, bit: 14
	/* */
	unsigned int :16;

	// h002e
	unsigned int /* padding 16 bit */:16;

	// h002f, bit: 14
	/* */
	unsigned int :16;

	// h002f
	unsigned int /* padding 16 bit */:16;

	// h0030, bit: 0
	/* Bayer scaler bypass (1=bypass)*/
	#define offset_of_isp8_reg_bs_bypass (96)
	#define mask_of_isp8_reg_bs_bypass (0x1)
	unsigned int reg_bs_bypass:1;

	// h0030, bit: 1
	/* Bayer scaler DMA0 path enable(before BS)
	0: disable siganl
	1: enable path */
	#define offset_of_isp8_reg_bs_store0_en (96)
	#define mask_of_isp8_reg_bs_store0_en (0x2)
	unsigned int reg_bs_store0_en:1;

	// h0030, bit: 2
	/* Bayer scaler DMA1 path enable(after BS)
	0: disable siganl
	1: enable path */
	#define offset_of_isp8_reg_bs_store1_en (96)
	#define mask_of_isp8_reg_bs_store1_en (0x4)
	unsigned int reg_bs_store1_en:1;

	// h0030, bit: 3
	/* Bayer scaler source select path select
	0: from previous module
	1: from DMA0 raw fetch*/
	#define offset_of_isp8_reg_src2bs_path_sel (96)
	#define mask_of_isp8_reg_src2bs_path_sel (0x8)
	unsigned int reg_src2bs_path_sel:1;

	// h0030, bit: 4
	/* Bayer scaler to post stage path select
	0: from bayer scaler
	1: from DMA1 raw fetch*/
	#define offset_of_isp8_reg_bs2post_path_sel (96)
	#define mask_of_isp8_reg_bs2post_path_sel (0x10)
	unsigned int reg_bs2post_path_sel:1;

	// h0030, bit: 7
	/* */
	unsigned int :3;

	// h0030, bit: 8
	/* Bayer scaler engine bypass
	0: not
	1: bypass all engine(crop_in, bs eng, crop_out)*/
	#define offset_of_isp8_reg_bs_bypass_all (96)
	#define mask_of_isp8_reg_bs_bypass_all (0x100)
	unsigned int reg_bs_bypass_all:1;

	// h0030, bit: 14
	/* */
	unsigned int :7;

	// h0030
	unsigned int /* padding 16 bit */:16;

	// h0031, bit: 12
	/* Bayer scaler grab in horizontal start value*/
	#define offset_of_isp8_reg_scale_in_start_h (98)
	#define mask_of_isp8_reg_scale_in_start_h (0x1fff)
	unsigned int reg_scale_in_start_h:13;

	// h0031, bit: 14
	/* */
	unsigned int :3;

	// h0031
	unsigned int /* padding 16 bit */:16;

	// h0032, bit: 12
	/* Bayer scaler grab in horizontal end value*/
	#define offset_of_isp8_reg_scale_in_end_h (100)
	#define mask_of_isp8_reg_scale_in_end_h (0x1fff)
	unsigned int reg_scale_in_end_h:13;

	// h0032, bit: 14
	/* */
	unsigned int :3;

	// h0032
	unsigned int /* padding 16 bit */:16;

	// h0033, bit: 12
	/* Bayer scaler grab in vertical start value*/
	#define offset_of_isp8_reg_scale_in_start_v (102)
	#define mask_of_isp8_reg_scale_in_start_v (0x1fff)
	unsigned int reg_scale_in_start_v:13;

	// h0033, bit: 14
	/* */
	unsigned int :3;

	// h0033
	unsigned int /* padding 16 bit */:16;

	// h0034, bit: 12
	/* Bayer scaler grab in vertical end value*/
	#define offset_of_isp8_reg_scale_in_end_v (104)
	#define mask_of_isp8_reg_scale_in_end_v (0x1fff)
	unsigned int reg_scale_in_end_v:13;

	// h0034, bit: 14
	/* */
	unsigned int :3;

	// h0034
	unsigned int /* padding 16 bit */:16;

	// h0035, bit: 9
	/* The factor m for bayer scaler horizontal scaling down ratio n/m */
	#define offset_of_isp8_reg_scale_m_h (106)
	#define mask_of_isp8_reg_scale_m_h (0x3ff)
	unsigned int reg_scale_m_h:10;

	// h0035, bit: 14
	/* */
	unsigned int :6;

	// h0035
	unsigned int /* padding 16 bit */:16;

	// h0036, bit: 9
	/* The factor n for bayer scaler horizontal scaling down ratio n/m */
	#define offset_of_isp8_reg_scale_n_h (108)
	#define mask_of_isp8_reg_scale_n_h (0x3ff)
	unsigned int reg_scale_n_h:10;

	// h0036, bit: 14
	/* */
	unsigned int :6;

	// h0036
	unsigned int /* padding 16 bit */:16;

	// h0037, bit: 9
	/* The factor m for bayer scaler vertical scaling down ratio n/m */
	#define offset_of_isp8_reg_scale_m_v (110)
	#define mask_of_isp8_reg_scale_m_v (0x3ff)
	unsigned int reg_scale_m_v:10;

	// h0037, bit: 14
	/* */
	unsigned int :6;

	// h0037
	unsigned int /* padding 16 bit */:16;

	// h0038, bit: 9
	/* The factor n for bayer scaler vertical scaling down ratio n/m */
	#define offset_of_isp8_reg_scale_n_v (112)
	#define mask_of_isp8_reg_scale_n_v (0x3ff)
	unsigned int reg_scale_n_v:10;

	// h0038, bit: 14
	/* */
	unsigned int :6;

	// h0038
	unsigned int /* padding 16 bit */:16;

	// h0039, bit: 9
	/* Initial ofset value for bayer scaler scaling ratio h */
	#define offset_of_isp8_reg_scale_ofst_h (114)
	#define mask_of_isp8_reg_scale_ofst_h (0x3ff)
	unsigned int reg_scale_ofst_h:10;

	// h0039, bit: 14
	/* */
	unsigned int :6;

	// h0039
	unsigned int /* padding 16 bit */:16;

	// h003a, bit: 9
	/* Initial ofset value for bayer scaler scaling ratio v*/
	#define offset_of_isp8_reg_scale_ofst_v (116)
	#define mask_of_isp8_reg_scale_ofst_v (0x3ff)
	unsigned int reg_scale_ofst_v:10;

	// h003a, bit: 14
	/* */
	unsigned int :6;

	// h003a
	unsigned int /* padding 16 bit */:16;

	// h003b, bit: 12
	/* Bayer scaler grab out horizontal start value*/
	#define offset_of_isp8_reg_scale_out_start_h (118)
	#define mask_of_isp8_reg_scale_out_start_h (0x1fff)
	unsigned int reg_scale_out_start_h:13;

	// h003b, bit: 14
	/* */
	unsigned int :3;

	// h003b
	unsigned int /* padding 16 bit */:16;

	// h003c, bit: 12
	/* Bayer scaler grab out horizontal end value*/
	#define offset_of_isp8_reg_scale_out_end_h (120)
	#define mask_of_isp8_reg_scale_out_end_h (0x1fff)
	unsigned int reg_scale_out_end_h:13;

	// h003c, bit: 14
	/* */
	unsigned int :3;

	// h003c
	unsigned int /* padding 16 bit */:16;

	// h003d, bit: 12
	/* Bayer scaler grab out vertical start value*/
	#define offset_of_isp8_reg_scale_out_start_v (122)
	#define mask_of_isp8_reg_scale_out_start_v (0x1fff)
	unsigned int reg_scale_out_start_v:13;

	// h003d, bit: 14
	/* */
	unsigned int :3;

	// h003d
	unsigned int /* padding 16 bit */:16;

	// h003e, bit: 12
	/* Bayer scaler grab out vertical end value*/
	#define offset_of_isp8_reg_scale_out_end_v (124)
	#define mask_of_isp8_reg_scale_out_end_v (0x1fff)
	unsigned int reg_scale_out_end_v:13;

	// h003e, bit: 14
	/* */
	unsigned int :3;

	// h003e
	unsigned int /* padding 16 bit */:16;

	// h003f, bit: 14
	/* */
	unsigned int :16;

	// h003f
	unsigned int /* padding 16 bit */:16;

	// h0040, bit: 14
	/* */
	unsigned int :16;

	// h0040
	unsigned int /* padding 16 bit */:16;

	// h0041, bit: 14
	/* */
	unsigned int :16;

	// h0041
	unsigned int /* padding 16 bit */:16;

	// h0042, bit: 14
	/* */
	unsigned int :16;

	// h0042
	unsigned int /* padding 16 bit */:16;

	// h0043, bit: 14
	/* */
	unsigned int :16;

	// h0043
	unsigned int /* padding 16 bit */:16;

	// h0044, bit: 14
	/* */
	unsigned int :16;

	// h0044
	unsigned int /* padding 16 bit */:16;

	// h0045, bit: 14
	/* */
	unsigned int :16;

	// h0045
	unsigned int /* padding 16 bit */:16;

	// h0046, bit: 14
	/* */
	unsigned int :16;

	// h0046
	unsigned int /* padding 16 bit */:16;

	// h0047, bit: 14
	/* */
	unsigned int :16;

	// h0047
	unsigned int /* padding 16 bit */:16;

	// h0048, bit: 14
	/* */
	unsigned int :16;

	// h0048
	unsigned int /* padding 16 bit */:16;

	// h0049, bit: 14
	/* */
	unsigned int :16;

	// h0049
	unsigned int /* padding 16 bit */:16;

	// h004a, bit: 14
	/* */
	unsigned int :16;

	// h004a
	unsigned int /* padding 16 bit */:16;

	// h004b, bit: 14
	/* */
	unsigned int :16;

	// h004b
	unsigned int /* padding 16 bit */:16;

	// h004c, bit: 14
	/* */
	unsigned int :16;

	// h004c
	unsigned int /* padding 16 bit */:16;

	// h004d, bit: 14
	/* */
	unsigned int :16;

	// h004d
	unsigned int /* padding 16 bit */:16;

	// h004e, bit: 14
	/* */
	unsigned int :16;

	// h004e
	unsigned int /* padding 16 bit */:16;

	// h004f, bit: 14
	/* */
	unsigned int :16;

	// h004f
	unsigned int /* padding 16 bit */:16;

	// h0050, bit: 14
	/* */
	unsigned int :16;

	// h0050
	unsigned int /* padding 16 bit */:16;

	// h0051, bit: 14
	/* */
	unsigned int :16;

	// h0051
	unsigned int /* padding 16 bit */:16;

	// h0052, bit: 14
	/* */
	unsigned int :16;

	// h0052
	unsigned int /* padding 16 bit */:16;

	// h0053, bit: 14
	/* */
	unsigned int :16;

	// h0053
	unsigned int /* padding 16 bit */:16;

	// h0054, bit: 14
	/* */
	unsigned int :16;

	// h0054
	unsigned int /* padding 16 bit */:16;

	// h0055, bit: 14
	/* */
	unsigned int :16;

	// h0055
	unsigned int /* padding 16 bit */:16;

	// h0056, bit: 14
	/* */
	unsigned int :16;

	// h0056
	unsigned int /* padding 16 bit */:16;

	// h0057, bit: 14
	/* */
	unsigned int :16;

	// h0057
	unsigned int /* padding 16 bit */:16;

	// h0058, bit: 14
	/* */
	unsigned int :16;

	// h0058
	unsigned int /* padding 16 bit */:16;

	// h0059, bit: 14
	/* */
	unsigned int :16;

	// h0059
	unsigned int /* padding 16 bit */:16;

	// h005a, bit: 14
	/* */
	unsigned int :16;

	// h005a
	unsigned int /* padding 16 bit */:16;

	// h005b, bit: 14
	/* */
	unsigned int :16;

	// h005b
	unsigned int /* padding 16 bit */:16;

	// h005c, bit: 14
	/* */
	unsigned int :16;

	// h005c
	unsigned int /* padding 16 bit */:16;

	// h005d, bit: 14
	/* */
	unsigned int :16;

	// h005d
	unsigned int /* padding 16 bit */:16;

	// h005e, bit: 14
	/* */
	unsigned int :16;

	// h005e
	unsigned int /* padding 16 bit */:16;

	// h005f, bit: 14
	/* */
	unsigned int :16;

	// h005f
	unsigned int /* padding 16 bit */:16;

	// h0060, bit: 14
	/* */
	unsigned int :16;

	// h0060
	unsigned int /* padding 16 bit */:16;

	// h0061, bit: 14
	/* */
	unsigned int :16;

	// h0061
	unsigned int /* padding 16 bit */:16;

	// h0062, bit: 14
	/* */
	unsigned int :16;

	// h0062
	unsigned int /* padding 16 bit */:16;

	// h0063, bit: 14
	/* */
	unsigned int :16;

	// h0063
	unsigned int /* padding 16 bit */:16;

	// h0064, bit: 14
	/* */
	unsigned int :16;

	// h0064
	unsigned int /* padding 16 bit */:16;

	// h0065, bit: 14
	/* */
	unsigned int :16;

	// h0065
	unsigned int /* padding 16 bit */:16;

	// h0066, bit: 14
	/* */
	unsigned int :16;

	// h0066
	unsigned int /* padding 16 bit */:16;

	// h0067, bit: 14
	/* */
	unsigned int :16;

	// h0067
	unsigned int /* padding 16 bit */:16;

	// h0068, bit: 14
	/* */
	unsigned int :16;

	// h0068
	unsigned int /* padding 16 bit */:16;

	// h0069, bit: 14
	/* */
	unsigned int :16;

	// h0069
	unsigned int /* padding 16 bit */:16;

	// h006a, bit: 14
	/* */
	unsigned int :16;

	// h006a
	unsigned int /* padding 16 bit */:16;

	// h006b, bit: 14
	/* */
	unsigned int :16;

	// h006b
	unsigned int /* padding 16 bit */:16;

	// h006c, bit: 14
	/* */
	unsigned int :16;

	// h006c
	unsigned int /* padding 16 bit */:16;

	// h006d, bit: 14
	/* */
	unsigned int :16;

	// h006d
	unsigned int /* padding 16 bit */:16;

	// h006e, bit: 14
	/* */
	unsigned int :16;

	// h006e
	unsigned int /* padding 16 bit */:16;

	// h006f, bit: 14
	/* */
	unsigned int :16;

	// h006f
	unsigned int /* padding 16 bit */:16;

	// h0070, bit: 14
	/* */
	unsigned int :16;

	// h0070
	unsigned int /* padding 16 bit */:16;

	// h0071, bit: 14
	/* */
	unsigned int :16;

	// h0071
	unsigned int /* padding 16 bit */:16;

	// h0072, bit: 14
	/* */
	unsigned int :16;

	// h0072
	unsigned int /* padding 16 bit */:16;

	// h0073, bit: 14
	/* */
	unsigned int :16;

	// h0073
	unsigned int /* padding 16 bit */:16;

	// h0074, bit: 14
	/* */
	unsigned int :16;

	// h0074
	unsigned int /* padding 16 bit */:16;

	// h0075, bit: 14
	/* */
	unsigned int :16;

	// h0075
	unsigned int /* padding 16 bit */:16;

	// h0076, bit: 14
	/* */
	unsigned int :16;

	// h0076
	unsigned int /* padding 16 bit */:16;

	// h0077, bit: 14
	/* */
	unsigned int :16;

	// h0077
	unsigned int /* padding 16 bit */:16;

	// h0078, bit: 14
	/* */
	unsigned int :16;

	// h0078
	unsigned int /* padding 16 bit */:16;

	// h0079, bit: 14
	/* */
	unsigned int :16;

	// h0079
	unsigned int /* padding 16 bit */:16;

	// h007a, bit: 14
	/* */
	unsigned int :16;

	// h007a
	unsigned int /* padding 16 bit */:16;

	// h007b, bit: 14
	/* */
	unsigned int :16;

	// h007b
	unsigned int /* padding 16 bit */:16;

	// h007c, bit: 14
	/* */
	unsigned int :16;

	// h007c
	unsigned int /* padding 16 bit */:16;

	// h007d, bit: 14
	/* */
	unsigned int :16;

	// h007d
	unsigned int /* padding 16 bit */:16;

	// h007e, bit: 14
	/* */
	unsigned int :16;

	// h007e
	unsigned int /* padding 16 bit */:16;

	// h007f, bit: 14
	/* */
	unsigned int :16;

	// h007f
	unsigned int /* padding 16 bit */:16;

}  __attribute__((packed, aligned(1))) infinity2_reg_isp8;
#endif
