

================================================================
== Vitis HLS Report for 'flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3'
================================================================
* Date:           Wed Apr  9 14:21:23 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        flash_attn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     4110|     4110|  41.100 us|  41.100 us|  4097|  4097|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Attention_Loop_VITIS_LOOP_48_3  |     4108|     4108|        14|          1|          1|  4096|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.85>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [flashattn.cpp:48]   --->   Operation 17 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [flashattn.cpp:46]   --->   Operation 18 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %O_tile_out_V_data_V, i4 %O_tile_out_V_keep_V, i4 %O_tile_out_V_strb_V, i1 0, i1 %O_tile_out_V_last_V, i1 0, i1 0, void @empty_1"   --->   Operation 20 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %O_tile_out_V_last_V, i4 %O_tile_out_V_strb_V, i4 %O_tile_out_V_keep_V, i32 %O_tile_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten13"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln46 = store i7 0, i7 %row" [flashattn.cpp:46]   --->   Operation 23 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln48 = store i7 0, i7 %col" [flashattn.cpp:48]   --->   Operation 24 'store' 'store_ln48' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.body55" [flashattn.cpp:46]   --->   Operation 25 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i13 %indvar_flatten13" [flashattn.cpp:46]   --->   Operation 26 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.67ns)   --->   "%icmp_ln46 = icmp_eq  i13 %indvar_flatten13_load, i13 4096" [flashattn.cpp:46]   --->   Operation 27 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.67ns)   --->   "%add_ln46_1 = add i13 %indvar_flatten13_load, i13 1" [flashattn.cpp:46]   --->   Operation 28 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc79, void %for.end81.exitStub" [flashattn.cpp:46]   --->   Operation 29 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln46 = store i13 %add_ln46_1, i13 %indvar_flatten13" [flashattn.cpp:46]   --->   Operation 30 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.32>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%col_load = load i7 %col" [flashattn.cpp:48]   --->   Operation 31 'load' 'col_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%row_load = load i7 %row" [flashattn.cpp:46]   --->   Operation 32 'load' 'row_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.87ns)   --->   "%add_ln46 = add i7 %row_load, i7 1" [flashattn.cpp:46]   --->   Operation 33 'add' 'add_ln46' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.87ns)   --->   "%icmp_ln48 = icmp_eq  i7 %col_load, i7 64" [flashattn.cpp:48]   --->   Operation 34 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.99ns)   --->   "%select_ln46 = select i1 %icmp_ln48, i7 0, i7 %col_load" [flashattn.cpp:46]   --->   Operation 35 'select' 'select_ln46' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.99ns)   --->   "%select_ln46_1 = select i1 %icmp_ln48, i7 %add_ln46, i7 %row_load" [flashattn.cpp:46]   --->   Operation 36 'select' 'select_ln46_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i7 %select_ln46_1" [flashattn.cpp:50]   --->   Operation 37 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln50, i6 0" [flashattn.cpp:50]   --->   Operation 38 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.87ns)   --->   "%cmp73 = icmp_eq  i7 %select_ln46_1, i7 63" [flashattn.cpp:46]   --->   Operation 39 'icmp' 'cmp73' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i7 %select_ln46" [flashattn.cpp:50]   --->   Operation 40 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.54ns)   --->   "%add_ln50 = add i12 %tmp_2, i12 %zext_ln50" [flashattn.cpp:50]   --->   Operation 41 'add' 'add_ln50' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.87ns)   --->   "%icmp_ln52 = icmp_eq  i7 %select_ln46, i7 63" [flashattn.cpp:52]   --->   Operation 42 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.97ns)   --->   "%O_out_last = and i1 %cmp73, i1 %icmp_ln52" [flashattn.cpp:52]   --->   Operation 43 'and' 'O_out_last' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.87ns)   --->   "%add_ln48 = add i7 %select_ln46, i7 1" [flashattn.cpp:48]   --->   Operation 44 'add' 'add_ln48' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln46 = store i7 %select_ln46_1, i7 %row" [flashattn.cpp:46]   --->   Operation 45 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln48 = store i7 %add_ln48, i7 %col" [flashattn.cpp:48]   --->   Operation 46 'store' 'store_ln48' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i12 %add_ln50" [flashattn.cpp:50]   --->   Operation 47 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%Q_tile_addr = getelementptr i32 %Q_tile, i64 0, i64 %zext_ln50_1" [flashattn.cpp:50]   --->   Operation 48 'getelementptr' 'Q_tile_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%K_tile_addr = getelementptr i32 %K_tile, i64 0, i64 %zext_ln50_1" [flashattn.cpp:50]   --->   Operation 49 'getelementptr' 'K_tile_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (3.25ns)   --->   "%Q_tile_load = load i12 %Q_tile_addr" [flashattn.cpp:50]   --->   Operation 50 'load' 'Q_tile_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%K_tile_load = load i12 %K_tile_addr" [flashattn.cpp:50]   --->   Operation 51 'load' 'K_tile_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 52 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Q_tile_load = load i12 %Q_tile_addr" [flashattn.cpp:50]   --->   Operation 52 'load' 'Q_tile_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 53 [1/2] ( I:3.25ns O:3.25ns )   --->   "%K_tile_load = load i12 %K_tile_addr" [flashattn.cpp:50]   --->   Operation 53 'load' 'K_tile_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 54 [5/5] (7.25ns)   --->   "%add = fadd i32 %Q_tile_load, i32 %K_tile_load" [flashattn.cpp:50]   --->   Operation 54 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 55 [4/5] (7.25ns)   --->   "%add = fadd i32 %Q_tile_load, i32 %K_tile_load" [flashattn.cpp:50]   --->   Operation 55 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 56 [3/5] (7.25ns)   --->   "%add = fadd i32 %Q_tile_load, i32 %K_tile_load" [flashattn.cpp:50]   --->   Operation 56 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%V_tile_addr = getelementptr i32 %V_tile, i64 0, i64 %zext_ln50_1" [flashattn.cpp:50]   --->   Operation 57 'getelementptr' 'V_tile_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [2/5] (7.25ns)   --->   "%add = fadd i32 %Q_tile_load, i32 %K_tile_load" [flashattn.cpp:50]   --->   Operation 58 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [2/2] (3.25ns)   --->   "%V_tile_load = load i12 %V_tile_addr" [flashattn.cpp:50]   --->   Operation 59 'load' 'V_tile_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 60 [1/5] (7.25ns)   --->   "%add = fadd i32 %Q_tile_load, i32 %K_tile_load" [flashattn.cpp:50]   --->   Operation 60 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/2] ( I:3.25ns O:3.25ns )   --->   "%V_tile_load = load i12 %V_tile_addr" [flashattn.cpp:50]   --->   Operation 61 'load' 'V_tile_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 62 [5/5] (7.25ns)   --->   "%O_out_data = fadd i32 %add, i32 %V_tile_load" [flashattn.cpp:50]   --->   Operation 62 'fadd' 'O_out_data' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 63 [4/5] (7.25ns)   --->   "%O_out_data = fadd i32 %add, i32 %V_tile_load" [flashattn.cpp:50]   --->   Operation 63 'fadd' 'O_out_data' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 64 [3/5] (7.25ns)   --->   "%O_out_data = fadd i32 %add, i32 %V_tile_load" [flashattn.cpp:50]   --->   Operation 64 'fadd' 'O_out_data' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 65 [2/5] (7.25ns)   --->   "%O_out_data = fadd i32 %add, i32 %V_tile_load" [flashattn.cpp:50]   --->   Operation 65 'fadd' 'O_out_data' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 1.58>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Attention_Loop_VITIS_LOOP_48_3_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [flashattn.cpp:48]   --->   Operation 68 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/5] (7.25ns)   --->   "%O_out_data = fadd i32 %add, i32 %V_tile_load" [flashattn.cpp:50]   --->   Operation 69 'fadd' 'O_out_data' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast i32 %O_out_data" [flashattn.cpp:54]   --->   Operation 70 'bitcast' 'bitcast_ln54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %O_tile_out_V_data_V, i4 %O_tile_out_V_keep_V, i4 %O_tile_out_V_strb_V, i1 %O_tile_out_V_last_V, i32 %bitcast_ln54, i4 15, i4 0, i1 %O_out_last" [flashattn.cpp:54]   --->   Operation 71 'write' 'write_ln54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body55" [flashattn.cpp:48]   --->   Operation 72 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.856ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten13' [13]  (1.588 ns)
	'load' operation 13 bit ('indvar_flatten13_load', flashattn.cpp:46) on local variable 'indvar_flatten13' [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln46', flashattn.cpp:46) [19]  (1.679 ns)
	'store' operation 0 bit ('store_ln46', flashattn.cpp:46) of variable 'add_ln46_1', flashattn.cpp:46 on local variable 'indvar_flatten13' [51]  (1.588 ns)

 <State 2>: 6.321ns
The critical path consists of the following:
	'load' operation 7 bit ('col_load', flashattn.cpp:48) on local variable 'col', flashattn.cpp:48 [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln48', flashattn.cpp:48) [28]  (1.870 ns)
	'select' operation 7 bit ('select_ln46', flashattn.cpp:46) [29]  (0.993 ns)
	'add' operation 7 bit ('add_ln48', flashattn.cpp:48) [50]  (1.870 ns)
	'store' operation 0 bit ('store_ln48', flashattn.cpp:48) of variable 'add_ln48', flashattn.cpp:48 on local variable 'col', flashattn.cpp:48 [53]  (1.588 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 12 bit ('Q_tile_addr', flashattn.cpp:50) [37]  (0.000 ns)
	'load' operation 32 bit ('Q_tile_load', flashattn.cpp:50) on array 'Q_tile' [41]  (3.254 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Q_tile_load', flashattn.cpp:50) on array 'Q_tile' [41]  (3.254 ns)

 <State 5>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', flashattn.cpp:50) [43]  (7.256 ns)

 <State 6>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', flashattn.cpp:50) [43]  (7.256 ns)

 <State 7>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', flashattn.cpp:50) [43]  (7.256 ns)

 <State 8>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', flashattn.cpp:50) [43]  (7.256 ns)

 <State 9>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', flashattn.cpp:50) [43]  (7.256 ns)

 <State 10>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('O_out.data', flashattn.cpp:50) [45]  (7.256 ns)

 <State 11>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('O_out.data', flashattn.cpp:50) [45]  (7.256 ns)

 <State 12>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('O_out.data', flashattn.cpp:50) [45]  (7.256 ns)

 <State 13>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('O_out.data', flashattn.cpp:50) [45]  (7.256 ns)

 <State 14>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('O_out.data', flashattn.cpp:50) [45]  (7.256 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
