

================================================================
== Vitis HLS Report for 'hls_real2xfft'
================================================================
* Date:           Sat Mar 26 21:15:24 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        fe_vhls_prj
* Solution:       IPXACTExport (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.150 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |     1549|     1552|  6.196 us|  6.208 us|  512|  512|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                                                                                   |                                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |                                      Instance                                     |                                      Module                                      |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |Loop_sliding_win_delay_proc1_U0                                                    |Loop_sliding_win_delay_proc1                                                      |      512|      513|  2.048 us|  2.052 us|  512|  512|  loop rewind stp(delay=0 clock cycles(s))|
        |Loop_sliding_win_output_proc2_U0                                                   |Loop_sliding_win_output_proc2                                                     |      514|      515|  2.056 us|  2.060 us|  512|  512|  loop rewind stp(delay=0 clock cycles(s))|
        |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0  |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s  |      518|      519|  2.072 us|  2.076 us|  512|  512|  loop rewind stp(delay=1 clock cycles(s))|
        |Loop_real2xfft_output_proc3_U0                                                     |Loop_real2xfft_output_proc3                                                       |      514|      515|  2.056 us|  2.060 us|  512|  512|  loop rewind stp(delay=1 clock cycles(s))|
        +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        4|    -|     640|    312|    -|
|Instance         |        2|    2|     881|    724|    -|
|Memory           |        4|    -|      64|      0|    0|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|    2|    1589|   1098|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|   ~0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                      Instance                                     |                                      Module                                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Loop_real2xfft_output_proc3_U0                                                     |Loop_real2xfft_output_proc3                                                       |        0|   0|   94|  147|    0|
    |Loop_sliding_win_delay_proc1_U0                                                    |Loop_sliding_win_delay_proc1                                                      |        0|   0|  121|  176|    0|
    |Loop_sliding_win_output_proc2_U0                                                   |Loop_sliding_win_output_proc2                                                     |        0|   0|  373|  246|    0|
    |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0  |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s  |        2|   2|  293|  155|    0|
    +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                              |                                                                                  |        2|   2|  881|  724|    0|
    +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |data2window_V_U    |data2window_V_RAM_AUTO_2R1W  |        1|  16|   0|    0|   512|   16|     1|         8192|
    |data2window_V_2_U  |data2window_V_RAM_AUTO_2R1W  |        1|  16|   0|    0|   512|   16|     1|         8192|
    |windowed_V_U       |data2window_V_RAM_AUTO_2R1W  |        1|  16|   0|    0|   512|   16|     1|         8192|
    |windowed_V_1_U     |data2window_V_RAM_AUTO_2R1W  |        1|  16|   0|    0|   512|   16|     1|         8192|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                             |        4|  64|   0|    0|  2048|   64|     4|        32768|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +---------------+---------+-----+----+-----+------+-----+---------+
    |      Name     | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------+---------+-----+----+-----+------+-----+---------+
    |delayed_V_1_U  |        1|  159|   0|    -|   256|   16|     4096|
    |delayed_V_U    |        1|  159|   0|    -|   256|   16|     4096|
    |nodelay_V_1_U  |        1|  161|   0|    -|   512|   16|     8192|
    |nodelay_V_U    |        1|  161|   0|    -|   512|   16|     8192|
    +---------------+---------+-----+----+-----+------+-----+---------+
    |Total          |        4|  640|   0|    0|  1536|   64|    24576|
    +---------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                         Variable Name                                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Loop_real2xfft_output_proc3_U0_ap_start                                                        |       and|   0|  0|   2|           1|           1|
    |Loop_sliding_win_output_proc2_U0_ap_continue                                                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data2window_V                                                                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data2window_V_2                                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_windowed_V                                                                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_windowed_V_1                                                                   |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                                                        |       and|   0|  0|   2|           1|           1|
    |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_continue  |       and|   0|  0|   2|           1|           1|
    |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_start     |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data2window_V                                                            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data2window_V_2                                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_windowed_V                                                               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_windowed_V_1                                                             |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                          |          |   0|  0|  26|          13|          13|
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_data2window_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data2window_V_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_windowed_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_windowed_V_1     |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |  36|          8|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_data2window_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data2window_V_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_windowed_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_windowed_V_1     |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      |  4|   0|    4|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|din_TDATA          |   in|   16|        axis|            din|       pointer|
|din_TVALID         |   in|    1|        axis|            din|       pointer|
|din_TREADY         |  out|    1|        axis|            din|       pointer|
|dout_TDATA         |  out|   48|        axis|           dout|       pointer|
|dout_TVALID        |  out|    1|        axis|           dout|       pointer|
|dout_TREADY        |   in|    1|        axis|           dout|       pointer|
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.68>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%nodelay_V = alloca i64 1" [./sliding_win.h:66]   --->   Operation 11 'alloca' 'nodelay_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%nodelay_V_1 = alloca i64 1" [./sliding_win.h:66]   --->   Operation 12 'alloca' 'nodelay_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%delayed_V = alloca i64 1" [./sliding_win.h:66]   --->   Operation 13 'alloca' 'delayed_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%delayed_V_1 = alloca i64 1" [./sliding_win.h:66]   --->   Operation 14 'alloca' 'delayed_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 15 [1/1] (1.68ns)   --->   "%data2window_V = alloca i64 1" [real2xfft.cpp:65]   --->   Operation 15 'alloca' 'data2window_V' <Predicate = true> <Delay = 1.68>
ST_1 : Operation 16 [1/1] (1.68ns)   --->   "%data2window_V_2 = alloca i64 1" [real2xfft.cpp:65]   --->   Operation 16 'alloca' 'data2window_V_2' <Predicate = true> <Delay = 1.68>
ST_1 : Operation 17 [1/1] (1.68ns)   --->   "%windowed_V = alloca i64 1" [real2xfft.cpp:65]   --->   Operation 17 'alloca' 'windowed_V' <Predicate = true> <Delay = 1.68>
ST_1 : Operation 18 [1/1] (1.68ns)   --->   "%windowed_V_1 = alloca i64 1" [real2xfft.cpp:65]   --->   Operation 18 'alloca' 'windowed_V_1' <Predicate = true> <Delay = 1.68>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_sliding_win_delay_proc1, i16 %delayed_V, i16 %nodelay_V, i16 %din, i16 %nodelay_V_1, i16 %delayed_V_1, i16 %delay_line_Array"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_sliding_win_delay_proc1, i16 %delayed_V, i16 %nodelay_V, i16 %din, i16 %nodelay_V_1, i16 %delayed_V_1, i16 %delay_line_Array"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_sliding_win_output_proc2, i16 %data2window_V_2, i16 %nodelay_V, i16 %nodelay_V_1, i16 %data2window_V, i16 %delayed_V, i16 %delayed_V_1"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_sliding_win_output_proc2, i16 %data2window_V_2, i16 %nodelay_V, i16 %nodelay_V_1, i16 %data2window_V, i16 %delayed_V, i16 %delayed_V_1"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln72 = call void @window_fn<ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 0, 0>, 1024, 2, 2>, i16 %data2window_V, i16 %data2window_V_2, i16 %windowed_V, i16 %windowed_V_1, i15 %coeff_tab_0, i15 %coeff_tab_1" [real2xfft.cpp:72]   --->   Operation 23 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln72 = call void @window_fn<ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 0, 0>, 1024, 2, 2>, i16 %data2window_V, i16 %data2window_V_2, i16 %windowed_V, i16 %windowed_V_1, i15 %coeff_tab_0, i15 %coeff_tab_1" [real2xfft.cpp:72]   --->   Operation 24 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_real2xfft_output_proc3, i16 %windowed_V, i16 %windowed_V_1, i48 %dout"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_real2xfft_output_proc3, i16 %windowed_V, i16 %windowed_V_1, i48 %dout"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 27 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1"   --->   Operation 27 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 28 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %din"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %dout, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %dout"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @nodelay_OC_V_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i16 %nodelay_V, i16 %nodelay_V"   --->   Operation 33 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %nodelay_V, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%empty_16 = specchannel i32 @_ssdm_op_SpecChannel, void @nodelay_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i16 %nodelay_V_1, i16 %nodelay_V_1"   --->   Operation 35 'specchannel' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %nodelay_V_1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%empty_17 = specchannel i32 @_ssdm_op_SpecChannel, void @delayed_OC_V_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i16 %delayed_V, i16 %delayed_V"   --->   Operation 37 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %delayed_V, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%empty_18 = specchannel i32 @_ssdm_op_SpecChannel, void @delayed_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i16 %delayed_V_1, i16 %delayed_V_1"   --->   Operation 39 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %delayed_V_1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [real2xfft.cpp:84]   --->   Operation 41 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ delay_line_Array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ coeff_tab_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ coeff_tab_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nodelay_V                (alloca              ) [ 00111111111]
nodelay_V_1              (alloca              ) [ 00111111111]
delayed_V                (alloca              ) [ 00111111111]
delayed_V_1              (alloca              ) [ 00111111111]
data2window_V            (alloca              ) [ 00111111000]
data2window_V_2          (alloca              ) [ 00111111000]
windowed_V               (alloca              ) [ 00111111110]
windowed_V_1             (alloca              ) [ 00111111110]
call_ln0                 (call                ) [ 00000000000]
call_ln0                 (call                ) [ 00000000000]
call_ln72                (call                ) [ 00000000000]
call_ln0                 (call                ) [ 00000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000000000]
spectopmodule_ln0        (spectopmodule       ) [ 00000000000]
specinterface_ln0        (specinterface       ) [ 00000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000]
specinterface_ln0        (specinterface       ) [ 00000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000]
empty                    (specchannel         ) [ 00000000000]
specinterface_ln0        (specinterface       ) [ 00000000000]
empty_16                 (specchannel         ) [ 00000000000]
specinterface_ln0        (specinterface       ) [ 00000000000]
empty_17                 (specchannel         ) [ 00000000000]
specinterface_ln0        (specinterface       ) [ 00000000000]
empty_18                 (specchannel         ) [ 00000000000]
specinterface_ln0        (specinterface       ) [ 00000000000]
ret_ln84                 (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dout">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="delay_line_Array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_Array"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coeff_tab_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_tab_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="coeff_tab_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_tab_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_sliding_win_delay_proc1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_sliding_win_output_proc2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_fn<ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 0, 0>, 1024, 2, 2>"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_real2xfft_output_proc3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodelay_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodelay_OC_V_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayed_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayed_OC_V_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="nodelay_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nodelay_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="nodelay_V_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nodelay_V_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="delayed_V_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="delayed_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="delayed_V_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="delayed_V_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="data2window_V_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data2window_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="data2window_V_2_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data2window_V_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="windowed_V_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="windowed_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="windowed_V_1_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="windowed_V_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_Loop_sliding_win_delay_proc1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="1"/>
<pin id="95" dir="0" index="2" bw="16" slack="1"/>
<pin id="96" dir="0" index="3" bw="16" slack="0"/>
<pin id="97" dir="0" index="4" bw="16" slack="1"/>
<pin id="98" dir="0" index="5" bw="16" slack="1"/>
<pin id="99" dir="0" index="6" bw="16" slack="0"/>
<pin id="100" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_Loop_sliding_win_output_proc2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="16" slack="3"/>
<pin id="108" dir="0" index="3" bw="16" slack="3"/>
<pin id="109" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="110" dir="0" index="5" bw="16" slack="3"/>
<pin id="111" dir="0" index="6" bw="16" slack="3"/>
<pin id="112" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="118" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="5" bw="15" slack="0"/>
<pin id="121" dir="0" index="6" bw="15" slack="0"/>
<pin id="122" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_Loop_real2xfft_output_proc3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="130" dir="0" index="3" bw="48" slack="0"/>
<pin id="131" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="134" class="1005" name="nodelay_V_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="1"/>
<pin id="136" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nodelay_V "/>
</bind>
</comp>

<comp id="140" class="1005" name="nodelay_V_1_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="1"/>
<pin id="142" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nodelay_V_1 "/>
</bind>
</comp>

<comp id="146" class="1005" name="delayed_V_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="1"/>
<pin id="148" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="delayed_V "/>
</bind>
</comp>

<comp id="152" class="1005" name="delayed_V_1_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="1"/>
<pin id="154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="delayed_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="92" pin=6"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="114" pin=5"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="114" pin=6"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="137"><net_src comp="60" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="143"><net_src comp="64" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="92" pin=4"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="104" pin=3"/></net>

<net id="149"><net_src comp="68" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="104" pin=5"/></net>

<net id="155"><net_src comp="72" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="92" pin=5"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="104" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout | {8 9 }
	Port: delay_line_Array | {2 3 }
 - Input state : 
	Port: hls_real2xfft : din | {2 3 }
	Port: hls_real2xfft : delay_line_Array | {2 3 }
	Port: hls_real2xfft : coeff_tab_0 | {6 7 }
	Port: hls_real2xfft : coeff_tab_1 | {6 7 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                       Functional Unit                                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            grp_Loop_sliding_win_delay_proc1_fu_92                           |    0    |    0    |    52   |    25   |
|   call   |                           grp_Loop_sliding_win_output_proc2_fu_104                          |    0    |  1.588  |   111   |    22   |
|          | grp_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s_fu_114 |    2    |  12.704 |   339   |    85   |
|          |                            grp_Loop_real2xfft_output_proc3_fu_126                           |    0    |  4.764  |    88   |    51   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                             |    2    |  19.056 |   590   |   183   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|   coeff_tab_0  |    1   |   15   |    0   |    -   |
|   coeff_tab_1  |    1   |   15   |    0   |    -   |
|  data2window_V |    1   |   16   |    0   |    0   |
| data2window_V_2|    1   |   16   |    0   |    0   |
|delay_line_Array|    -   |   64   |   32   |    -   |
|   windowed_V   |    1   |   16   |    0   |    0   |
|  windowed_V_1  |    1   |   16   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    6   |   158  |   32   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|delayed_V_1_reg_152|   16   |
| delayed_V_reg_146 |   16   |
|nodelay_V_1_reg_140|   16   |
| nodelay_V_reg_134 |   16   |
+-------------------+--------+
|       Total       |   64   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |   19   |   590  |   183  |    -   |
|   Memory  |    6   |    -   |    -   |   158  |   32   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   64   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    6   |    2   |   19   |   812  |   215  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
