# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
# File: /home/aheir/Documents/alheir/E5-ERV24/project/ERV24_pinPlanner.csv
# Generated on: Tue Jun 25 09:56:12 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
CLOCK_50,Input,PIN_R8,3,B3_N0,PIN_R8,2.5 V,,,,,
GPIO[7],Bidir,PIN_L3,2,B2_N0,PIN_L3,3.3-V LVCMOS,,minimum current,,,
GPIO[6],Bidir,PIN_B1,1,B1_N0,PIN_B1,3.3-V LVCMOS,,minimum current,,,
GPIO[5],Bidir,PIN_F3,1,B1_N0,PIN_F3,3.3-V LVCMOS,,minimum current,,,
GPIO[4],Bidir,PIN_D1,1,B1_N0,PIN_D1,3.3-V LVCMOS,,minimum current,,,
GPIO[3],Bidir,PIN_A11,7,B7_N0,PIN_A11,3.3-V LVCMOS,,minimum current,,,
GPIO[2],Bidir,PIN_B13,7,B7_N0,PIN_B13,3.3-V LVCMOS,,minimum current,,,
GPIO[1],Bidir,PIN_A13,7,B7_N0,PIN_A13,3.3-V LVCMOS,,minimum current,,,
GPIO[0],Bidir,PIN_A15,7,B7_N0,PIN_A15,3.3-V LVCMOS,,minimum current,,,
jmpen,Output,,,,PIN_C6,,,,,,
nreset,Input,PIN_J15,5,B5_N0,PIN_E1,,,,,,
UART_RX,Input,PIN_C6,8,B8_N0,PIN_J2,3.3-V LVTTL,,,,,
UART_TX,Output,PIN_E6,8,B8_N0,PIN_B7,3.3-V LVTTL,,,,,
vga_b[1],Output,PIN_A7,8,B8_N0,PIN_E8,3.3-V LVTTL,,,,,
vga_b[0],Output,PIN_C8,8,B8_N0,PIN_D8,3.3-V LVTTL,,,,,
vga_b_low,Output,PIN_E7,8,B8_N0,PIN_C8,3.3-V LVTTL,,,,,
vga_g[2],Output,PIN_A5,8,B8_N0,PIN_R6,3.3-V LVTTL,,,,,
vga_g[1],Output,PIN_B6,8,B8_N0,PIN_B6,3.3-V LVTTL,,,,,
vga_g[0],Output,PIN_B7,8,B8_N0,PIN_R7,3.3-V LVTTL,,,,,
vga_hsync,Output,PIN_F9,7,B7_N0,PIN_T5,3.3-V LVTTL,,,,,
vga_r[2],Output,PIN_A2,8,B8_N0,PIN_T6,3.3-V LVTTL,,,,,
vga_r[1],Output,PIN_B3,8,B8_N0,PIN_A6,3.3-V LVTTL,,,,,
vga_r[0],Output,PIN_A4,8,B8_N0,PIN_A7,3.3-V LVTTL,,,,,
vga_vsync,Output,PIN_E8,8,B8_N0,PIN_L7,3.3-V LVTTL,,,,,
decoded_pc[4],Unknown,,,,,1.2 V,,,,,
