
---------- Begin Simulation Statistics ----------
final_tick                               143619910000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1457                       # Simulator instruction rate (inst/s)
host_mem_usage                               20976620                       # Number of bytes of host memory used
host_op_rate                                     1493                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 89546.72                       # Real time elapsed on the host
host_tick_rate                                 447763                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   130487378                       # Number of instructions simulated
sim_ops                                     133724690                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040096                       # Number of seconds simulated
sim_ticks                                 40095677500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.169874                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  161949                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               278407                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3574                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             12852                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            188182                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              33403                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           37067                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3664                       # Number of indirect misses.
system.cpu.branchPred.lookups                  372893                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63615                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4393                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1987264                       # Number of instructions committed
system.cpu.committedOps                       2254956                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.320656                       # CPI: cycles per instruction
system.cpu.discardedOps                         44442                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1073524                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            523703                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           252538                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5760645                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.231446                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3575                       # number of quiesce instructions executed
system.cpu.numCycles                          8586285                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3575                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1248187     55.35%     55.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7380      0.33%     55.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::MemRead                 600805     26.64%     82.32% # Class of committed instruction
system.cpu.op_class_0::MemWrite                398584     17.68%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2254956                       # Class of committed instruction
system.cpu.quiesceCycles                     55566799                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2825640                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7129                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1712631                       # Transaction distribution
system.membus.trans_dist::ReadResp            1715169                       # Transaction distribution
system.membus.trans_dist::WriteReq            1007330                       # Transaction distribution
system.membus.trans_dist::WriteResp           1007330                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2265                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1246                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1076                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1077                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            139                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2399                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        10389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        55768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        80493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5369856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5369856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5450662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         8896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         8896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        28596                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       366272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        78650                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       474670                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    171835392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    171835392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               172318958                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2725061                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000005                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002267                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2725047    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2725061                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7368341000                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            70590250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              297484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            13987125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           58543945                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10608847910                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy             696500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1951744                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1951744                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3445996                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3445996                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        19060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        36708                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        55768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10739712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10739712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10795480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        20966                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        57684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        78650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    171835392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    171835392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    171914042                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18563005125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         11889385                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          719                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14805880943                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9301228000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1709056                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1709056                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       975872                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       975872                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5369856                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5369856                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    171835392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    171835392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3333035                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3333035    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3333035                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7995849625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9521152000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    109379584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     62455808                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    171835392                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     62455808                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    109379584                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    171835392                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     27344896                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1951744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     29296640                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     15613952                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3418112                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     19032064                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2727964479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1557669352                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4285633832                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1557669352                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2727964479                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4285633832                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4285633832                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4285633832                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8571267663                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         8896                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        10048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         8896                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         8896                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          139                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          157                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       221869                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        28731                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         250601                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       221869                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       221869                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       221869                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        28731                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        250601                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    109379584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         221312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          109600896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       144960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     62455808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        62600768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1709056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1712514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2265                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       975872                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             978137                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2727964479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5519597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2733484077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3615352                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1557669352                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1561284705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3615352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4285633832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5519597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4294768781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2684928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000091418750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          955                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          955                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3075180                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1043789                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1712513                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     978137                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1712513                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   978137                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            107018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            107020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            107032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            107029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            107030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            107040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            107056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            107038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            107030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            107025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           107065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           107054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           107032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           107021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           107015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           107008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             61128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             61130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             61128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             61116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             61126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             61138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             61130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            61165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            61133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            61134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            61132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            61122                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55140220440                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8562565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            100093686690                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32198.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58448.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1482                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1597813                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  910519                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1712513                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               978137                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1513025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   60202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   60248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   59677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 166142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 157766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  73393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2972                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       182327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.467819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.377117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.648615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4218      2.31%      2.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3871      2.12%      4.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2434      1.33%      5.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3164      1.74%      7.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3591      1.97%      9.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2503      1.37%     10.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2431      1.33%     12.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3202      1.76%     13.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       156913     86.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       182327                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1793.210471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1712.807264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    448.492608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          239     25.03%     25.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          715     74.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           955                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1024.230366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1017.561835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     46.225286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.21%      0.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           65      6.81%      7.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          888     92.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           955                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              109600832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62600960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               109600832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             62600768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2733.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1561.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2733.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1561.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   40095100750                       # Total gap between requests
system.mem_ctrls.avgGap                      14901.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    109379584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       221248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       146112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     62454848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2727964479.462904453278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5518001.285799447447                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3644083.579832264688                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1557645409.533234596252                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1709056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2265                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       975872                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  99960379135                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    133307555                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7827755250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 774389759125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58488.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38561.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3455962.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    793536.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         89970127.649995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         62795829.599994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3114700312.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1359392301                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     383863857.299928                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     826303721.249981                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     180660596.999999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6017686746.300117                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        150.083179                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9097216775                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2169090000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28832081225                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3575                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9714876.258741                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2474912.347111                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3575    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5621500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11999125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3575                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    108889227375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  34730682625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       762127                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           762127                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       762127                       # number of overall hits
system.cpu.icache.overall_hits::total          762127                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          139                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            139                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          139                       # number of overall misses
system.cpu.icache.overall_misses::total           139                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6032500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6032500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6032500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6032500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       762266                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       762266                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       762266                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       762266                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000182                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000182                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000182                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000182                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43399.280576                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43399.280576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43399.280576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43399.280576                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          139                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          139                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          139                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          139                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      5812750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5812750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      5812750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5812750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000182                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000182                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000182                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000182                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41818.345324                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41818.345324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41818.345324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41818.345324                       # average overall mshr miss latency
system.cpu.icache.replacements                     35                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       762127                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          762127                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          139                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           139                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6032500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6032500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       762266                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       762266                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000182                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000182                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43399.280576                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43399.280576                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          139                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          139                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      5812750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5812750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000182                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000182                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41818.345324                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41818.345324                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           322.695640                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5575732                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                35                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          159306.628571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   322.695640                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.630265                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.630265                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          322                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1524671                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1524671                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       965249                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           965249                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       965249                       # number of overall hits
system.cpu.dcache.overall_hits::total          965249                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4486                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4486                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4486                       # number of overall misses
system.cpu.dcache.overall_misses::total          4486                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    319874000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    319874000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    319874000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    319874000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       969735                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       969735                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       969735                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       969735                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004626                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004626                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004626                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004626                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71304.948729                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71304.948729                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71304.948729                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71304.948729                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2265                       # number of writebacks
system.cpu.dcache.writebacks::total              2265                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1011                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1011                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1011                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1011                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3475                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3475                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3475                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3475                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        35033                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        35033                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    247894750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    247894750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    247894750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    247894750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     77718125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     77718125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003583                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003583                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003583                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003583                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71336.618705                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71336.618705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71336.618705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71336.618705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2218.426198                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2218.426198                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3476                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       600211                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          600211                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2399                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2399                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    179278125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    179278125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       602610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       602610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003981                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003981                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74730.356398                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74730.356398                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3575                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3575                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    175609000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    175609000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     77718125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     77718125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003981                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003981                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73200.917049                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73200.917049                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21739.335664                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21739.335664                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       365038                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         365038                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2087                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2087                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    140595875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    140595875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       367125                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       367125                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005685                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005685                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67367.453282                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67367.453282                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1011                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1011                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1076                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1076                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        31458                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        31458                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     72285750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     72285750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002931                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002931                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67180.065056                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67180.065056                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               90395                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3476                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.005466                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3882416                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3882416                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143619910000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               143621163125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1457                       # Simulator instruction rate (inst/s)
host_mem_usage                               20976620                       # Number of bytes of host memory used
host_op_rate                                     1493                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 89546.82                       # Real time elapsed on the host
host_tick_rate                                 447776                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   130488247                       # Number of instructions simulated
sim_ops                                     133725760                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040097                       # Number of seconds simulated
sim_ticks                                 40096930625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.157235                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  161990                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               278538                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3574                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             12871                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            188220                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              33403                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           37067                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3664                       # Number of indirect misses.
system.cpu.branchPred.lookups                  373072                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63658                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4393                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1988133                       # Number of instructions committed
system.cpu.committedOps                       2256026                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.319776                       # CPI: cycles per instruction
system.cpu.discardedOps                         44496                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1074147                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            523996                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           252623                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5761472                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.231493                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3575                       # number of quiesce instructions executed
system.cpu.numCycles                          8588290                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3575                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1248807     55.35%     55.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7380      0.33%     55.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.68% # Class of committed instruction
system.cpu.op_class_0::MemRead                 601053     26.64%     82.32% # Class of committed instruction
system.cpu.op_class_0::MemWrite                398785     17.68%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2256026                       # Class of committed instruction
system.cpu.quiesceCycles                     55566799                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2826818                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7146                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1712631                       # Transaction distribution
system.membus.trans_dist::ReadResp            1715178                       # Transaction distribution
system.membus.trans_dist::WriteReq            1007330                       # Transaction distribution
system.membus.trans_dist::WriteResp           1007330                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2270                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1249                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1076                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1077                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            140                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2407                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        10413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        55768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        80517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5369856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5369856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5450688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         8960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         8960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        28596                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       367104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        78650                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       475502                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    171835392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    171835392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               172319854                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2725070                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000005                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002267                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2725056    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2725070                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7368384500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            70590250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              298609                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            13987125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           58589945                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10608847910                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy             701500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1951744                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1951744                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3445996                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3445996                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        19060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        36708                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        55768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10739712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10739712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10795480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        20966                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        57684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        78650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    171835392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    171835392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    171914042                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18563005125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         11889385                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          719                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14805880943                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9301228000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1709056                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1709056                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       975872                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       975872                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5369856                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5369856                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    171835392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    171835392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3333035                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3333035    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3333035                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7995849625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9521152000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    109379584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     62455808                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    171835392                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     62455808                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    109379584                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    171835392                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     27344896                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1951744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     29296640                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     15613952                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3418112                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     19032064                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2727879224                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1557620671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4285499895                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1557620671                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2727879224                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4285499895                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4285499895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4285499895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8570999791                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         8960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        10112                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         8960                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         8960                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          140                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          158                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       223459                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        28730                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         252189                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       223459                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       223459                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       223459                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        28730                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        252189                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    109379584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         221824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          109601408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       145280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     62455808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        62601088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1709056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1712522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2270                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       975872                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             978142                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2727879224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5532194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2733411418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3623220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1557620671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1561243891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3623220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4285499895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5532194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4294655309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2684928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000091418750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          955                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          955                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3075201                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1043789                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1712521                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     978142                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1712521                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   978142                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            107018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            107020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            107032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            107029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            107030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            107042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            107058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            107038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            107030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            107025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           107065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           107054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           107032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           107021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           107017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           107010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             61128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             61130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             61128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             61116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             61126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             61138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             61130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            61165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            61133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            61134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            61132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            61122                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55140310440                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8562605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            100093986690                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32198.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58448.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1482                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1597817                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  910519                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1712521                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               978142                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1513025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   60202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   60248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   59677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 166143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 157767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  73393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2972                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       182328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.465798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.375123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.649636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4218      2.31%      2.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3871      2.12%      4.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2434      1.33%      5.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3164      1.74%      7.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3592      1.97%      9.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2503      1.37%     10.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2431      1.33%     12.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3202      1.76%     13.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       156913     86.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       182328                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1793.210471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1712.807264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    448.492608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          239     25.03%     25.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          715     74.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           955                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1024.230366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1017.561835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     46.225286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.21%      0.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           65      6.81%      7.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          888     92.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           955                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              109601344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62600960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               109601344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             62601088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2733.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1561.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2733.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1561.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   40096784375                       # Total gap between requests
system.mem_ctrls.avgGap                      14902.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    109379584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       221760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       146112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     62454848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2727879224.047214984894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5530597.892242032103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3643969.693503192160                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1557596729.388061523438                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1709056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2270                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       975872                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  99960379135                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    133607555                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7827755250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 774389759125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58488.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38559.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3448350.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    793536.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         89972101.349995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         62796173.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3114714862.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1359392301                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     383863857.299928                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     826337610.112481                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     180660596.999999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6017737503.262616                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        150.079754                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9097216775                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2169090000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28833334350                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3575                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9714876.258741                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2474912.347111                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3575    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5621500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11999125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3575                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    108890480500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  34730682625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       762424                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           762424                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       762424                       # number of overall hits
system.cpu.icache.overall_hits::total          762424                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          140                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            140                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          140                       # number of overall misses
system.cpu.icache.overall_misses::total           140                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6075625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6075625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6075625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6075625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       762564                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       762564                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       762564                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       762564                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43397.321429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43397.321429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43397.321429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43397.321429                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          140                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          140                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          140                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          140                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      5854125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5854125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      5854125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5854125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000184                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000184                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000184                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000184                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41815.178571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41815.178571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41815.178571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41815.178571                       # average overall mshr miss latency
system.cpu.icache.replacements                     35                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       762424                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          762424                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          140                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           140                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6075625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6075625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       762564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       762564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43397.321429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43397.321429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          140                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          140                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      5854125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5854125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41815.178571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41815.178571                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           322.695680                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35298880                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               359                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          98325.571031                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   322.695680                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.630265                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.630265                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          324                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          322                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.632812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1525268                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1525268                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       965708                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           965708                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       965708                       # number of overall hits
system.cpu.dcache.overall_hits::total          965708                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4494                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4494                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4494                       # number of overall misses
system.cpu.dcache.overall_misses::total          4494                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    320445250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    320445250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    320445250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    320445250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       970202                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       970202                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       970202                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       970202                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004632                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004632                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004632                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004632                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71305.129061                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71305.129061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71305.129061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71305.129061                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2270                       # number of writebacks
system.cpu.dcache.writebacks::total              2270                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1011                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1011                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1011                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1011                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3483                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3483                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3483                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3483                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        35033                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        35033                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    248454125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    248454125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    248454125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    248454125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     77718125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     77718125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003590                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003590                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003590                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71333.369222                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71333.369222                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71333.369222                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71333.369222                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2218.426198                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2218.426198                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3484                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       600469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          600469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2407                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2407                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    179849375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    179849375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       602876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       602876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74719.308268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74719.308268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3575                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3575                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    176168375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    176168375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     77718125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     77718125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73190.018695                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73190.018695                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21739.335664                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21739.335664                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       365239                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         365239                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2087                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2087                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    140595875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    140595875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       367326                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       367326                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005682                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005682                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67367.453282                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67367.453282                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1011                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1011                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1076                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1076                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        31458                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        31458                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     72285750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     72285750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002929                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002929                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67180.065056                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67180.065056                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              972788                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3996                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            243.440440                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3884292                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3884292                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143621163125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
