# Reading pref.tcl
# do SequenceDetector1001_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/SequenceDetector1001 {C:/intelFPGA_lite/SequenceDetector1001/SequenceDetector1001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:16:01 on Apr 18,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/SequenceDetector1001" C:/intelFPGA_lite/SequenceDetector1001/SequenceDetector1001.v 
# -- Compiling module SequenceDetector1001
# 
# Top level modules:
# 	SequenceDetector1001
# End time: 10:16:01 on Apr 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/SequenceDetector1001 {C:/intelFPGA_lite/SequenceDetector1001/SequenceDetector1001_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:16:02 on Apr 18,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/SequenceDetector1001" C:/intelFPGA_lite/SequenceDetector1001/SequenceDetector1001_testbench.v 
# -- Compiling module SequenceDetector1001_testbench
# 
# Top level modules:
# 	SequenceDetector1001_testbench
# End time: 10:16:02 on Apr 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  SequenceDetector1001_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" SequenceDetector1001_testbench 
# Start time: 10:16:02 on Apr 18,2022
# Loading work.SequenceDetector1001_testbench
# Loading work.SequenceDetector1001
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/intelFPGA_lite/SequenceDetector1001/SequenceDetector1001_testbench.v(39)
#    Time: 197 ps  Iteration: 0  Instance: /SequenceDetector1001_testbench
# Break in Module SequenceDetector1001_testbench at C:/intelFPGA_lite/SequenceDetector1001/SequenceDetector1001_testbench.v line 39
# End time: 10:40:52 on Apr 18,2022, Elapsed time: 0:24:50
# Errors: 0, Warnings: 0
