# CS61CPU

A CPU design project that supports RISC-V instructions and 2-stage pipelining.

For more information and starter code, see [course website](https://inst.eecs.berkeley.edu/~cs61c/fa23/projects/proj3/).
