$date
   Mon Jan 26 09:25:44 2026
$end

$version
  2024.2.0
  $dumpfile ("dump.vcd") 
$end

$timescale
  1ps
$end

$scope module tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 8 # switches [7:0] $end
$var reg 1 $ step_mode $end
$var reg 1 % step_trigger $end
$var wire 8 & leds [7:0] $end
$var wire 32 ' cycle_count [31:0] $end
$var wire 32 ( instr_count [31:0] $end
$var wire 32 ) current_pc [31:0] $end
$var wire 1 * halt_flag $end
$scope module cpu $end
$var wire 1 + clk $end
$var wire 1 , rst $end
$var wire 8 - switches [7:0] $end
$var wire 1 . step_mode $end
$var wire 1 / step_trigger $end
$var wire 8 & leds [7:0] $end
$var wire 32 ' cycle_count [31:0] $end
$var wire 32 ( instr_count [31:0] $end
$var wire 32 ) current_pc [31:0] $end
$var wire 1 * halt_flag $end
$var wire 32 0 pc [31:0] $end
$var wire 32 1 pc_next [31:0] $end
$var wire 32 2 pc_plus4 [31:0] $end
$var wire 32 3 pc_branch [31:0] $end
$var wire 32 4 pc_jump [31:0] $end
$var wire 32 5 instr [31:0] $end
$var wire 32 6 rd1 [31:0] $end
$var wire 32 7 rd2 [31:0] $end
$var wire 32 8 imm [31:0] $end
$var wire 32 9 alu_a [31:0] $end
$var wire 32 : alu_b [31:0] $end
$var wire 32 ; alu_result [31:0] $end
$var wire 32 < mem_data [31:0] $end
$var wire 32 = write_data [31:0] $end
$var wire 4 > alu_ctrl [3:0] $end
$var wire 2 ? branch_type [1:0] $end
$var wire 2 @ mem_size [1:0] $end
$var wire 1 A reg_write $end
$var wire 1 B mem_write $end
$var wire 1 C mem_read $end
$var wire 1 D alu_src $end
$var wire 1 E mem_to_reg $end
$var wire 1 F branch $end
$var wire 1 G jump $end
$var wire 1 H jalr $end
$var wire 1 I mem_sign_ext $end
$var wire 1 J auipc_sel $end
$var wire 1 K ecall $end
$var wire 1 L ebreak $end
$var wire 1 M halt $end
$var wire 1 N zero $end
$var wire 1 O less_than $end
$var wire 1 P branch_taken $end
$var reg 1 Q branch_condition $end
$scope module pc_reg $end
$var wire 1 + clk $end
$var wire 1 , rst $end
$var wire 1 . step_mode $end
$var wire 1 / step_trigger $end
$var wire 1 M halt $end
$var wire 32 1 pc_next [31:0] $end
$var reg 32 R pc [31:0] $end
$var reg 1 S step_prev $end
$var wire 1 T step_pulse $end
$upscope $end
$scope module imem $end
$var wire 32 0 addr [31:0] $end
$var wire 32 5 instruction [31:0] $end
$upscope $end
$scope module ctrl $end
$var wire 7 U opcode [6:0] $end
$var wire 3 V funct3 [14:12] $end
$var wire 7 W funct7 [31:25] $end
$var wire 12 X imm12 [31:20] $end
$var reg 1 Y reg_write $end
$var reg 1 Z mem_write $end
$var reg 1 [ mem_read $end
$var reg 1 \ alu_src $end
$var reg 1 ] mem_to_reg $end
$var reg 1 ^ branch $end
$var reg 1 _ jump $end
$var reg 1 ` jalr $end
$var reg 2 a branch_type [1:0] $end
$var reg 2 b mem_size [1:0] $end
$var reg 1 c mem_sign_ext $end
$var reg 1 d auipc_sel $end
$var reg 1 e ecall $end
$var reg 1 f ebreak $end
$var reg 4 g alu_ctrl [3:0] $end
$upscope $end
$scope module regfile $end
$var wire 1 + clk $end
$var wire 1 A we $end
$var wire 5 h ra1 [19:15] $end
$var wire 5 i ra2 [24:20] $end
$var wire 5 j wa [11:7] $end
$var wire 32 = wd [31:0] $end
$var wire 32 6 rd1 [31:0] $end
$var wire 32 7 rd2 [31:0] $end
$var integer 32 k i [31:0] $end
$upscope $end
$scope module immgen $end
$var wire 32 5 instr [31:0] $end
$var reg 32 l imm [31:0] $end
$upscope $end
$scope module alu $end
$var wire 32 9 a [31:0] $end
$var wire 32 : b [31:0] $end
$var wire 4 > alu_ctrl [3:0] $end
$var reg 32 m result [31:0] $end
$var wire 1 N zero $end
$var wire 1 O less_than $end
$upscope $end
$scope module dmem $end
$var wire 1 + clk $end
$var wire 1 B we $end
$var wire 1 C re $end
$var wire 2 @ size [1:0] $end
$var wire 1 I sign_ext $end
$var wire 32 ; addr [31:0] $end
$var wire 32 7 wd [31:0] $end
$var reg 32 n rd [31:0] $end
$var wire 2 o byte_offset [1:0] $end
$var wire 32 p aligned_addr [31:0] $end
$upscope $end
$scope module perf_counter $end
$var wire 1 + clk $end
$var wire 1 , rst $end
$var wire 1 q enable $end
$var reg 32 r cycle_count [31:0] $end
$var reg 32 s instr_count [31:0] $end
$upscope $end
$scope module io_module $end
$var wire 1 + clk $end
$var wire 1 , rst $end
$var wire 8 - switches [7:0] $end
$var wire 32 6 cpu_data [31:0] $end
$var wire 1 t write_enable $end
$var reg 8 u leds [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
1"
b10101010 #
0$
0%
b0 &
b0 '
b0 (
b0 )
0*
0+
1,
b10101010 -
0.
0/
b0 0
b100 1
b100 2
b101 3
b101 4
b10100000000000010010011 5
b0 6
b0 7
b101 8
b0 9
b101 :
b101 ;
bx <
b101 =
b0 >
b0 ?
b10 @
1A
0B
0C
1D
0E
0F
0G
0H
1I
0J
0K
0L
0M
0N
1O
0P
0Q
b0 R
0S
0T
b10011 U
b0 V
b0 W
b101 X
1Y
0Z
0[
1\
0]
0^
0_
0`
b0 a
b10 b
1c
0d
0e
0f
b0 g
b0 h
b101 i
b1 j
b100000 k
b101 l
b101 m
bx n
b1 o
b100 p
1q
b0 r
b0 s
0t
b0 u
$end

#5000
1!
1+

#10000
0!
0"
0+
0,

#15000
1!
b1 '
b1 (
b100 )
1+
b100 0
b1000 1
b1000 2
b111 3
b111 4
b1100000000000100010011 5
b11 8
b11 :
b11 ;
b11 =
b100 R
b10011 U
b0 V
b0 W
b11 X
1Y
1\
b0 h
b11 i
b10 j
b11 l
b11 m
b11 o
b0 p
b1 r
b1 s

#20000
0!
0+

#25000
1!
b10 '
b10 (
b1000 )
1+
b1000 0
b1100 1
b1100 2
b1000 3
b1000 4
b1000001000000110110011 5
b101 6
b11 7
b0 8
b101 9
b1000 ;
b1000 =
0D
0O
b1000 R
b110011 U
b0 V
b0 W
b10 X
1Y
0\
b1 h
b10 i
b11 j
b0 l
b1000 m
b0 o
b1000 p
b10 r
b10 s

#30000
0!
0+

#35000
1!
b11 '
b11 (
b1100 )
1+
b1100 0
b10000 1
b10000 2
b1100 3
b1100 4
b1000000001000001000001000110011 5
b10 ;
b10 =
b1 >
b1100 R
b110011 U
b0 V
b100000 W
b10000000010 X
1Y
b1 g
b1 h
b10 i
b100 j
b10 m
b10 o
b0 p
b11 r
b11 s

#40000
0!
0+

#45000
1!
b100 '
b100 (
b10000 )
1+
b10000 0
b10100 1
b10100 2
b10000 3
b10000 4
b1000001010001010110011 5
b0 ;
b0 =
b1000 >
1N
1Q
b10000 R
b110011 U
b10 V
b0 W
b10 X
1Y
b1000 g
b1 h
b10 i
b101 j
b0 m
b0 o
b100 r
b100 s

#50000
0!
0+

#55000
1!
b101 '
b101 (
b10100 )
1+
b10100 0
b11000 1
b11000 2
b10100 3
b10100 4
b1000001111001100110011 5
b1 ;
b1 =
b10 >
0N
0Q
b10100 R
b110011 U
b111 V
b0 W
b10 X
1Y
b10 g
b1 h
b10 i
b110 j
b1 m
b1 o
b101 r
b101 s

#60000
0!
0+

#65000
1!
b110 '
b110 (
b11000 )
1+
b11000 0
b11100 1
b11100 2
b11000 3
b11000 4
b1000001110001110110011 5
b111 ;
b111 =
b11 >
b11000 R
b110011 U
b110 V
b0 W
b10 X
1Y
b11 g
b1 h
b10 i
b111 j
b111 m
b11 o
b100 p
b110 r
b110 s

#70000
0!
0+

#75000
1!
b111 '
b111 (
b11100 )
1+
b11100 0
b100000 1
b100000 2
b11100 3
b11100 4
b1000001100010000110011 5
b110 ;
b110 =
b100 >
b11100 R
b110011 U
b100 V
b0 W
b10 X
1Y
b100 g
b1 h
b10 i
b1000 j
b110 m
b10 o
b111 r
b111 s

#80000
0!
0+

#85000
1!
b1000 '
b1000 (
b100000 )
1+
b100000 0
b100100 1
b100100 2
b100010 3
b100010 4
b1000001001010010010011 5
b10 8
b10 :
b10100 ;
b10100 =
b101 >
1D
b100000 R
b10011 U
b1 V
b0 W
b10 X
1Y
1\
b101 g
b1 h
b10 i
b1001 j
b10 l
b10100 m
b0 o
b10100 p
b1000 r
b1000 s

#90000
0!
0+

#95000
1!
b1001 '
b1001 (
b100100 )
1+
b100100 0
b101000 1
b101000 2
b100101 3
b100101 4
b100001101010100010011 5
b101 7
b1 8
b1 :
b10 ;
b10 =
b110 >
b100100 R
b10011 U
b101 V
b0 W
b1 X
1Y
1\
b110 g
b1 h
b1 i
b1010 j
b1 l
b10 m
b10 o
b0 p
b1001 r
b1001 s

#100000
0!
0+

#105000
1!
b1010 '
b1010 (
b101000 )
1+
b101000 0
b101100 1
b101100 2
b100111 3
b100111 4
b11111111111100000000010110010011 5
b0 6
b0 7
b11111111111111111111111111111111 8
b0 9
b11111111111111111111111111111111 :
b11111111111111111111111111111111 ;
b11111111111111111111111111111111 =
b0 >
0O
b101000 R
b10011 U
b0 V
b1111111 W
b111111111111 X
1Y
1\
b0 g
b0 h
b11111 i
b1011 j
b11111111111111111111111111111111 l
b11111111111111111111111111111111 m
b11 o
b11111111111111111111111111111100 p
b1010 r
b1010 s

#110000
0!
0+

#115000
1!
b1011 '
b1011 (
b101100 )
1+
b101100 0
b110000 1
b110000 2
b10000101101 3
b10000101101 4
b1000000000101011101011000010011 5
b11111111111111111111111111111111 6
b101 7
b10000000001 8
b11111111111111111111111111111111 9
b10000000001 :
b111 >
1O
b101100 R
b10011 U
b101 V
b100000 W
b10000000001 X
1Y
1\
b111 g
b1011 h
b1 i
b1100 j
b10000000001 l
b1011 r
b1011 s

#120000
0!
0+

#125000
1!
b1100 '
b1100 (
b110000 )
1+
b110000 0
b110100 1
b110100 2
b10010001101000101000000110000 3
b10010001101000101000000110000 4
b10010001101000101011010110111 5
b110 6
b1000 7
b10010001101000101000000000000 8
b110 9
b10010001101000101000000000000 :
b10010001101000101000000000000 ;
b10010001101000101000000000000 =
b1010 >
b110000 R
b110111 U
b101 V
b1001 W
b100100011 X
1Y
1\
b1010 g
b1000 h
b11 i
b1101 j
b10010001101000101000000000000 l
b10010001101000101000000000000 m
b0 o
b10010001101000101000000000000 p
b1100 r
b1100 s

#130000
0!
0+

#135000
1!
b1101 '
b1101 (
b110100 )
1+
b110100 0
b111000 1
b111000 2
b110100 3
b110100 4
b11100010111 5
b0 6
b0 7
b0 8
b110100 9
b0 :
b110100 ;
b110100 =
b0 >
1J
0O
b110100 R
b10111 U
b0 V
b0 W
b0 X
1Y
1\
1d
b0 g
b0 h
b0 i
b1110 j
b0 l
b110100 m
b110100 p
b1101 r
b1101 s

#140000
0!
0+

#145000
1!
b1110 '
b1110 (
b111000 )
1+
b111000 0
b111100 1
b111100 2
b111100 3
b111100 4
b10000010010001000100011 5
b11 6
b10 7
b100 8
b11 9
b100 :
b111 ;
b111 =
0A
1B
0J
1O
b111000 R
b100011 U
b10 V
b0 W
b100 X
0Y
1Z
1\
0d
b10 h
b100 i
b100 j
b100 l
b111 m
b11 o
b100 p
b1110 r
b1110 s

#150000
0!
0+

#155000
1!
b1111 '
b1111 (
b111100 )
1+
b111100 0
b1000000 1
b1000000 2
b1000000 3
b1000000 4
b10000010010011110000011 5
b10 <
b10 =
1A
0B
1C
1E
b111100 R
b11 U
b10 V
b0 W
b100 X
1Y
0Z
1[
1\
1]
b10 h
b100 i
b1111 j
b10 n
b1111 r
b1111 s

#160000
0!
0+

#165000
1!
b10000 '
b10000 (
b1000000 )
1+
b1000000 0
b1000100 1
b1000100 2
b1010000 3
b1010000 4
b10000010000100000100011 5
b10000 8
b10000 :
b10011 ;
bx <
b10011 =
b0 @
0A
1B
0C
0E
b1000000 R
b100011 U
b0 V
b0 W
b100 X
0Y
1Z
0[
1\
0]
b0 b
b10 h
b100 i
b10000 j
b10000 l
b10011 m
bx n
b10000 p
b10000 r
b10000 s

#170000
0!
0+

#175000
1!
b10001 '
b10001 (
b1000100 )
1+
b1000100 0
b1001000 1
b1001000 2
b1010100 3
b1010100 4
b1000000010000100000000011 5
b0 7
b10 <
b10 =
1A
0B
1C
1E
b1000100 R
b11 U
b0 V
b0 W
b10000 X
1Y
0Z
1[
1\
1]
b0 b
b10 h
b10000 i
b10000 j
b10 n
b10001 r
b10001 s

#180000
0!
0+

#185000
1!
b10010 '
b10010 (
b1001000 )
1+
b1001000 0
b1001100 1
b1001100 2
b1011000 3
b1011000 4
b1000000010100100010000011 5
b10 7
0I
b1001000 R
b11 U
b100 V
b0 W
b10000 X
1Y
1[
1\
1]
b0 b
0c
b10 h
b10000 i
b10001 j
b10010 r
b10010 s

#190000
0!
0+

#195000
1!
b10011 '
b10011 (
b1001100 )
1+
b1001100 0
b1010000 1
b1010000 2
b1001010 3
b1001010 4
b11111111111000000000100100010011 5
b0 6
b0 7
b11111111111111111111111111111110 8
b0 9
b11111111111111111111111111111110 :
b11111111111111111111111111111110 ;
bx <
b11111111111111111111111111111110 =
b10 @
0C
0E
1I
0O
b1001100 R
b10011 U
b0 V
b1111111 W
b111111111110 X
1Y
0[
1\
0]
b10 b
1c
b0 h
b11110 i
b10010 j
b11111111111111111111111111111110 l
b11111111111111111111111111111110 m
bx n
b10 o
b11111111111111111111111111111100 p
b10011 r
b10011 s

#200000
0!
0+

#205000
1!
b10100 '
b10100 (
b1010000 )
1+
b1010000 0
b1010100 1
b1010100 2
b1100010 3
b1100010 4
b1001000010001100100100011 5
b11 6
b11111111111111111111111111111110 7
b10010 8
b11 9
b10010 :
b10101 ;
b10101 =
b1 @
0A
1B
1O
b1010000 R
b100011 U
b1 V
b0 W
b10010 X
0Y
1Z
1\
b1 b
b10 h
b10010 i
b10010 j
b10010 l
b10101 m
b1 o
b10100 p
b10100 r
b10100 s

#210000
0!
0+

#215000
1!
b10101 '
b10101 (
b1010100 )
1+
b1010100 0
b1011000 1
b1011000 2
b1100110 3
b1100110 4
b1001000010001100110000011 5
b11111111111111111111111111111110 <
b11111111111111111111111111111110 =
1A
0B
1C
1E
b1010100 R
b11 U
b1 V
b0 W
b10010 X
1Y
0Z
1[
1\
1]
b1 b
b10 h
b10010 i
b10011 j
b11111111111111111111111111111110 n
b10101 r
b10101 s

#220000
0!
0+

#225000
1!
b10110 '
b10110 (
b1011000 )
1+
b1011000 0
b1011100 1
b1011100 2
b1101010 3
b1101010 4
b1001000010101101000000011 5
b1111111111111110 <
b1111111111111110 =
0I
b1011000 R
b11 U
b101 V
b0 W
b10010 X
1Y
1[
1\
1]
b1 b
0c
b10 h
b10010 i
b10100 j
b1111111111111110 n
b10110 r
b10110 s

#230000
0!
0+

#235000
1!
b10111 '
b10111 (
b1011100 )
1+
b1011100 0
b1100000 1
b1100000 2
b1101100 3
b1101100 4
b1000001000100001100011 5
b101 6
b11 7
b10000 8
b101 9
b11 :
b10 ;
bx <
b10 =
b1 >
b10 @
0A
0C
0D
0E
1F
1I
0O
b1011100 R
b1100011 U
b0 V
b0 W
b10 X
0Y
0[
0\
0]
1^
b10 b
1c
b1 g
b1 h
b10 i
b10000 j
b10000 l
b10 m
bx n
b10 o
b0 p
b10111 r
b10111 s

#240000
0!
0+

#245000
1!
b11000 '
b11000 (
b1100000 )
1+
b1100000 0
b1101000 1
b1100100 2
b1101000 3
b1101000 4
b1000001001010001100011 5
b1000 8
b1 ?
1P
1Q
b1100000 R
b1100011 U
b1 V
b0 W
b10 X
1^
b1 a
b1 g
b1 h
b10 i
b1000 j
b1000 l
b11000 r
b11000 s

#250000
0!
0+

#255000
1!
b11001 '
b11001 (
b1101000 )
1+
b1101000 0
b1111100 1
b1101100 2
b1111100 3
b1111100 4
b100010100101001100011 5
b11 6
b101 7
b10100 8
b11 9
b101 :
b11111111111111111111111111111110 ;
b11111111111111111111111111111110 =
b10 ?
1O
b1101000 R
b1100011 U
b100 V
b0 W
b1 X
1^
b10 a
b1 g
b10 h
b1 i
b10100 j
b10100 l
b11111111111111111111111111111110 m
b11111111111111111111111111111100 p
b11001 r
b11001 s

#260000
0!
0+

#265000
1!
b11010 '
b11010 (
b1111100 )
1+
b1111100 0
b10000000 1
b10000000 2
b10000110 3
b10000110 4
b101000000000101010010011 5
b0 6
b10 7
b1010 8
b0 9
b1010 :
b1010 ;
b1010 =
b0 >
b0 ?
1A
1D
0F
0P
0Q
b1111100 R
b10011 U
b0 V
b0 W
b1010 X
1Y
1\
0^
b0 a
b0 g
b0 h
b1010 i
b10101 j
b1010 l
b1010 m
b1000 p
b11010 r
b11010 s

#270000
0!
0+

#275000
1!
b11011 '
b11011 (
b10000000 )
1+
b10000000 0
b10001000 1
b10000100 2
b10001000 3
b10001000 4
b100000000000000011101111 5
b110 7
b1000 8
b110 :
b110 ;
b10 <
b10000100 =
0D
1G
b10000000 R
b1101111 U
b0 V
b0 W
b1000 X
1Y
0\
1_
b0 h
b1000 i
b1 j
b1000 l
b110 m
b10 n
b100 p
b11011 r
b11011 s

#280000
0!
0+

#285000
1!
b11100 '
b11100 (
b10001000 )
1+
b10001000 0
b10001100 1
b10001100 2
b10010100 3
b10010100 4
b110000000000101100010011 5
b11111111111111111111111111111111 7
b1100 8
b1100 :
b1100 ;
bx <
b1100 =
1D
0G
1O
b10001000 R
b10011 U
b0 V
b0 W
b1100 X
1Y
1\
0_
b0 h
b1100 i
b10110 j
b1100 l
b1100 m
bx n
b0 o
b1100 p
b11100 r
b11100 s

#290000
0!
0+

#295000
1!
b11101 '
b11101 (
b10001100 )
1+
b10001100 0
b10000100 1
b10010000 2
b10001100 3
b10000100 4
b1000000001100111 5
b10000100 6
b0 7
b0 8
b10000100 9
b0 :
b10000100 ;
b10010000 =
1H
0O
b10001100 R
b1100111 U
b0 V
b0 W
b0 X
1Y
1\
1`
b1 h
b0 i
b0 j
b0 l
b10000100 m
b10000100 p
b11101 r
b11101 s

#300000
0!
0+

#305000
1!
b11110 '
b11110 (
b10000100 )
1+
b10000100 0
b10001000 1
b10001000 2
b10000100 3
b10011 5
b0 6
b0 9
b0 ;
b0 =
0H
1N
1Q
b10000100 R
b10011 U
b0 V
b0 W
b0 X
1Y
1\
0`
b0 h
b0 i
b0 j
b0 m
b0 p
b11110 r
b11110 s

#310000
0!
0+

#315000
1!
b11111 '
b11111 (
b10001000 )
1+
b10001000 0
b10001100 1
b10001100 2
b10010100 3
b10010100 4
b110000000000101100010011 5
b11111111111111111111111111111111 7
b1100 8
b1100 :
b1100 ;
b1100 =
0N
1O
0Q
b10001000 R
b10011 U
b0 V
b0 W
b1100 X
1Y
1\
b0 h
b1100 i
b10110 j
b1100 l
b1100 m
b1100 p
b11111 r
b11111 s

#320000
0!
0+

#325000
1!
b100000 '
b100000 (
b10001100 )
1+
b10001100 0
b10000100 1
b10010000 2
b10001100 3
b10000100 4
b1000000001100111 5
b10000100 6
b0 7
b0 8
b10000100 9
b0 :
b10000100 ;
b10010000 =
1H
0O
b10001100 R
b1100111 U
b0 V
b0 W
b0 X
1Y
1\
1`
b1 h
b0 i
b0 j
b0 l
b10000100 m
b10000100 p
b100000 r
b100000 s

#330000
0!
0+

#335000
1!
b100001 '
b100001 (
b10000100 )
1+
b10000100 0
b10001000 1
b10001000 2
b10000100 3
b10011 5
b0 6
b0 9
b0 ;
b0 =
0H
1N
1Q
b10000100 R
b10011 U
b0 V
b0 W
b0 X
1Y
1\
0`
b0 h
b0 i
b0 j
b0 m
b0 p
b100001 r
b100001 s

#340000
0!
0+

#345000
1!
b100010 '
b100010 (
b10001000 )
1+
b10001000 0
b10001100 1
b10001100 2
b10010100 3
b10010100 4
b110000000000101100010011 5
b11111111111111111111111111111111 7
b1100 8
b1100 :
b1100 ;
b1100 =
0N
1O
0Q
b10001000 R
b10011 U
b0 V
b0 W
b1100 X
1Y
1\
b0 h
b1100 i
b10110 j
b1100 l
b1100 m
b1100 p
b100010 r
b100010 s

#350000
0!
0+

#355000
1!
b100011 '
b100011 (
b10001100 )
1+
b10001100 0
b10000100 1
b10010000 2
b10001100 3
b10000100 4
b1000000001100111 5
b10000100 6
b0 7
b0 8
b10000100 9
b0 :
b10000100 ;
b10010000 =
1H
0O
b10001100 R
b1100111 U
b0 V
b0 W
b0 X
1Y
1\
1`
b1 h
b0 i
b0 j
b0 l
b10000100 m
b10000100 p
b100011 r
b100011 s

#360000
0!
0+

#365000
1!
b100100 '
b100100 (
b10000100 )
1+
b10000100 0
b10001000 1
b10001000 2
b10000100 3
b10011 5
b0 6
b0 9
b0 ;
b0 =
0H
1N
1Q
b10000100 R
b10011 U
b0 V
b0 W
b0 X
1Y
1\
0`
b0 h
b0 i
b0 j
b0 m
b0 p
b100100 r
b100100 s

#370000
0!
0+

#375000
1!
b100101 '
b100101 (
b10001000 )
1+
b10001000 0
b10001100 1
b10001100 2
b10010100 3
b10010100 4
b110000000000101100010011 5
b11111111111111111111111111111111 7
b1100 8
b1100 :
b1100 ;
b1100 =
0N
1O
0Q
b10001000 R
b10011 U
b0 V
b0 W
b1100 X
1Y
1\
b0 h
b1100 i
b10110 j
b1100 l
b1100 m
b1100 p
b100101 r
b100101 s

#380000
0!
0+

#385000
1!
b100110 '
b100110 (
b10001100 )
1+
b10001100 0
b10000100 1
b10010000 2
b10001100 3
b10000100 4
b1000000001100111 5
b10000100 6
b0 7
b0 8
b10000100 9
b0 :
b10000100 ;
b10010000 =
1H
0O
b10001100 R
b1100111 U
b0 V
b0 W
b0 X
1Y
1\
1`
b1 h
b0 i
b0 j
b0 l
b10000100 m
b10000100 p
b100110 r
b100110 s

#390000
0!
0+

#395000
1!
b100111 '
b100111 (
b10000100 )
1+
b10000100 0
b10001000 1
b10001000 2
b10000100 3
b10011 5
b0 6
b0 9
b0 ;
b0 =
0H
1N
1Q
b10000100 R
b10011 U
b0 V
b0 W
b0 X
1Y
1\
0`
b0 h
b0 i
b0 j
b0 m
b0 p
b100111 r
b100111 s

#400000
0!
0+

#405000
1!
b101000 '
b101000 (
b10001000 )
1+
b10001000 0
b10001100 1
b10001100 2
b10010100 3
b10010100 4
b110000000000101100010011 5
b11111111111111111111111111111111 7
b1100 8
b1100 :
b1100 ;
b1100 =
0N
1O
0Q
b10001000 R
b10011 U
b0 V
b0 W
b1100 X
1Y
1\
b0 h
b1100 i
b10110 j
b1100 l
b1100 m
b1100 p
b101000 r
b101000 s

#410000
0!
0+

#415000
1!
b101001 '
b101001 (
b10001100 )
1+
b10001100 0
b10000100 1
b10010000 2
b10001100 3
b10000100 4
b1000000001100111 5
b10000100 6
b0 7
b0 8
b10000100 9
b0 :
b10000100 ;
b10010000 =
1H
0O
b10001100 R
b1100111 U
b0 V
b0 W
b0 X
1Y
1\
1`
b1 h
b0 i
b0 j
b0 l
b10000100 m
b10000100 p
b101001 r
b101001 s

#420000
0!
0+

#425000
1!
b101010 '
b101010 (
b10000100 )
1+
b10000100 0
b10001000 1
b10001000 2
b10000100 3
b10011 5
b0 6
b0 9
b0 ;
b0 =
0H
1N
1Q
b10000100 R
b10011 U
b0 V
b0 W
b0 X
1Y
1\
0`
b0 h
b0 i
b0 j
b0 m
b0 p
b101010 r
b101010 s

#430000
0!
0+

#435000
1!
b101011 '
b101011 (
b10001000 )
1+
b10001000 0
b10001100 1
b10001100 2
b10010100 3
b10010100 4
b110000000000101100010011 5
b11111111111111111111111111111111 7
b1100 8
b1100 :
b1100 ;
b1100 =
0N
1O
0Q
b10001000 R
b10011 U
b0 V
b0 W
b1100 X
1Y
1\
b0 h
b1100 i
b10110 j
b1100 l
b1100 m
b1100 p
b101011 r
b101011 s

#440000
0!
0+

#445000
1!
b101100 '
b101100 (
b10001100 )
1+
b10001100 0
b10000100 1
b10010000 2
b10001100 3
b10000100 4
b1000000001100111 5
b10000100 6
b0 7
b0 8
b10000100 9
b0 :
b10000100 ;
b10010000 =
1H
0O
b10001100 R
b1100111 U
b0 V
b0 W
b0 X
1Y
1\
1`
b1 h
b0 i
b0 j
b0 l
b10000100 m
b10000100 p
b101100 r
b101100 s

#450000
0!
0+

#455000
1!
b101101 '
b101101 (
b10000100 )
1+
b10000100 0
b10001000 1
b10001000 2
b10000100 3
b10011 5
b0 6
b0 9
b0 ;
b0 =
0H
1N
1Q
b10000100 R
b10011 U
b0 V
b0 W
b0 X
1Y
1\
0`
b0 h
b0 i
b0 j
b0 m
b0 p
b101101 r
b101101 s

#460000
0!
0+

#465000
1!
b101110 '
b101110 (
b10001000 )
1+
b10001000 0
b10001100 1
b10001100 2
b10010100 3
b10010100 4
b110000000000101100010011 5
b11111111111111111111111111111111 7
b1100 8
b1100 :
b1100 ;
b1100 =
0N
1O
0Q
b10001000 R
b10011 U
b0 V
b0 W
b1100 X
1Y
1\
b0 h
b1100 i
b10110 j
b1100 l
b1100 m
b1100 p
b101110 r
b101110 s

#470000
0!
0+

#475000
1!
b101111 '
b101111 (
b10001100 )
1+
b10001100 0
b10000100 1
b10010000 2
b10001100 3
b10000100 4
b1000000001100111 5
b10000100 6
b0 7
b0 8
b10000100 9
b0 :
b10000100 ;
b10010000 =
1H
0O
b10001100 R
b1100111 U
b0 V
b0 W
b0 X
1Y
1\
1`
b1 h
b0 i
b0 j
b0 l
b10000100 m
b10000100 p
b101111 r
b101111 s

#480000
0!
0+

#485000
1!
b110000 '
b110000 (
b10000100 )
1+
b10000100 0
b10001000 1
b10001000 2
b10000100 3
b10011 5
b0 6
b0 9
b0 ;
b0 =
0H
1N
1Q
b10000100 R
b10011 U
b0 V
b0 W
b0 X
1Y
1\
0`
b0 h
b0 i
b0 j
b0 m
b0 p
b110000 r
b110000 s

#490000
0!
0+

#495000
1!
b110001 '
b110001 (
b10001000 )
1+
b10001000 0
b10001100 1
b10001100 2
b10010100 3
b10010100 4
b110000000000101100010011 5
b11111111111111111111111111111111 7
b1100 8
b1100 :
b1100 ;
b1100 =
0N
1O
0Q
b10001000 R
b10011 U
b0 V
b0 W
b1100 X
1Y
1\
b0 h
b1100 i
b10110 j
b1100 l
b1100 m
b1100 p
b110001 r
b110001 s

#500000
0!
0+
