// Seed: 2088491283
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always if (1'h0) id_1 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input tri1 id_2
    , id_7,
    inout wire id_3,
    input supply1 id_4,
    input supply0 id_5
);
  wire id_8;
  wire id_9;
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9, id_7
  );
endmodule
