
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//envsubst_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401358 <.init>:
  401358:	stp	x29, x30, [sp, #-16]!
  40135c:	mov	x29, sp
  401360:	bl	401760 <ferror@plt+0x60>
  401364:	ldp	x29, x30, [sp], #16
  401368:	ret

Disassembly of section .plt:

0000000000401370 <mbrtowc@plt-0x20>:
  401370:	stp	x16, x30, [sp, #-16]!
  401374:	adrp	x16, 415000 <ferror@plt+0x13900>
  401378:	ldr	x17, [x16, #4088]
  40137c:	add	x16, x16, #0xff8
  401380:	br	x17
  401384:	nop
  401388:	nop
  40138c:	nop

0000000000401390 <mbrtowc@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14900>
  401394:	ldr	x17, [x16]
  401398:	add	x16, x16, #0x0
  40139c:	br	x17

00000000004013a0 <memcpy@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4013a4:	ldr	x17, [x16, #8]
  4013a8:	add	x16, x16, #0x8
  4013ac:	br	x17

00000000004013b0 <memmove@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4013b4:	ldr	x17, [x16, #16]
  4013b8:	add	x16, x16, #0x10
  4013bc:	br	x17

00000000004013c0 <strlen@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4013c4:	ldr	x17, [x16, #24]
  4013c8:	add	x16, x16, #0x18
  4013cc:	br	x17

00000000004013d0 <fputs@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4013d4:	ldr	x17, [x16, #32]
  4013d8:	add	x16, x16, #0x20
  4013dc:	br	x17

00000000004013e0 <exit@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4013e4:	ldr	x17, [x16, #40]
  4013e8:	add	x16, x16, #0x28
  4013ec:	br	x17

00000000004013f0 <error@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4013f4:	ldr	x17, [x16, #48]
  4013f8:	add	x16, x16, #0x30
  4013fc:	br	x17

0000000000401400 <strnlen@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x14900>
  401404:	ldr	x17, [x16, #56]
  401408:	add	x16, x16, #0x38
  40140c:	br	x17

0000000000401410 <iconv_close@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x14900>
  401414:	ldr	x17, [x16, #64]
  401418:	add	x16, x16, #0x40
  40141c:	br	x17

0000000000401420 <sprintf@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x14900>
  401424:	ldr	x17, [x16, #72]
  401428:	add	x16, x16, #0x48
  40142c:	br	x17

0000000000401430 <__cxa_atexit@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x14900>
  401434:	ldr	x17, [x16, #80]
  401438:	add	x16, x16, #0x50
  40143c:	br	x17

0000000000401440 <fputc@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x14900>
  401444:	ldr	x17, [x16, #88]
  401448:	add	x16, x16, #0x58
  40144c:	br	x17

0000000000401450 <iswcntrl@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x14900>
  401454:	ldr	x17, [x16, #96]
  401458:	add	x16, x16, #0x60
  40145c:	br	x17

0000000000401460 <qsort@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x14900>
  401464:	ldr	x17, [x16, #104]
  401468:	add	x16, x16, #0x68
  40146c:	br	x17

0000000000401470 <fclose@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x14900>
  401474:	ldr	x17, [x16, #112]
  401478:	add	x16, x16, #0x70
  40147c:	br	x17

0000000000401480 <iswspace@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x14900>
  401484:	ldr	x17, [x16, #120]
  401488:	add	x16, x16, #0x78
  40148c:	br	x17

0000000000401490 <nl_langinfo@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x14900>
  401494:	ldr	x17, [x16, #128]
  401498:	add	x16, x16, #0x80
  40149c:	br	x17

00000000004014a0 <malloc@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4014a4:	ldr	x17, [x16, #136]
  4014a8:	add	x16, x16, #0x88
  4014ac:	br	x17

00000000004014b0 <wcwidth@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4014b4:	ldr	x17, [x16, #144]
  4014b8:	add	x16, x16, #0x90
  4014bc:	br	x17

00000000004014c0 <strncmp@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4014c4:	ldr	x17, [x16, #152]
  4014c8:	add	x16, x16, #0x98
  4014cc:	br	x17

00000000004014d0 <bindtextdomain@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4014d4:	ldr	x17, [x16, #160]
  4014d8:	add	x16, x16, #0xa0
  4014dc:	br	x17

00000000004014e0 <__libc_start_main@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4014e4:	ldr	x17, [x16, #168]
  4014e8:	add	x16, x16, #0xa8
  4014ec:	br	x17

00000000004014f0 <memset@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4014f4:	ldr	x17, [x16, #176]
  4014f8:	add	x16, x16, #0xb0
  4014fc:	br	x17

0000000000401500 <calloc@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x14900>
  401504:	ldr	x17, [x16, #184]
  401508:	add	x16, x16, #0xb8
  40150c:	br	x17

0000000000401510 <bcmp@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14900>
  401514:	ldr	x17, [x16, #192]
  401518:	add	x16, x16, #0xc0
  40151c:	br	x17

0000000000401520 <realloc@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14900>
  401524:	ldr	x17, [x16, #200]
  401528:	add	x16, x16, #0xc8
  40152c:	br	x17

0000000000401530 <getc@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14900>
  401534:	ldr	x17, [x16, #208]
  401538:	add	x16, x16, #0xd0
  40153c:	br	x17

0000000000401540 <strdup@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14900>
  401544:	ldr	x17, [x16, #216]
  401548:	add	x16, x16, #0xd8
  40154c:	br	x17

0000000000401550 <strrchr@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14900>
  401554:	ldr	x17, [x16, #224]
  401558:	add	x16, x16, #0xe0
  40155c:	br	x17

0000000000401560 <__gmon_start__@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14900>
  401564:	ldr	x17, [x16, #232]
  401568:	add	x16, x16, #0xe8
  40156c:	br	x17

0000000000401570 <abort@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14900>
  401574:	ldr	x17, [x16, #240]
  401578:	add	x16, x16, #0xf0
  40157c:	br	x17

0000000000401580 <mbsinit@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14900>
  401584:	ldr	x17, [x16, #248]
  401588:	add	x16, x16, #0xf8
  40158c:	br	x17

0000000000401590 <textdomain@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14900>
  401594:	ldr	x17, [x16, #256]
  401598:	add	x16, x16, #0x100
  40159c:	br	x17

00000000004015a0 <getopt_long@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4015a4:	ldr	x17, [x16, #264]
  4015a8:	add	x16, x16, #0x108
  4015ac:	br	x17

00000000004015b0 <strcmp@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4015b4:	ldr	x17, [x16, #272]
  4015b8:	add	x16, x16, #0x110
  4015bc:	br	x17

00000000004015c0 <basename@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4015c4:	ldr	x17, [x16, #280]
  4015c8:	add	x16, x16, #0x118
  4015cc:	br	x17

00000000004015d0 <iconv@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4015d4:	ldr	x17, [x16, #288]
  4015d8:	add	x16, x16, #0x120
  4015dc:	br	x17

00000000004015e0 <__ctype_b_loc@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4015e4:	ldr	x17, [x16, #296]
  4015e8:	add	x16, x16, #0x128
  4015ec:	br	x17

00000000004015f0 <free@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4015f4:	ldr	x17, [x16, #304]
  4015f8:	add	x16, x16, #0x130
  4015fc:	br	x17

0000000000401600 <ungetc@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14900>
  401604:	ldr	x17, [x16, #312]
  401608:	add	x16, x16, #0x138
  40160c:	br	x17

0000000000401610 <__ctype_get_mb_cur_max@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14900>
  401614:	ldr	x17, [x16, #320]
  401618:	add	x16, x16, #0x140
  40161c:	br	x17

0000000000401620 <strchr@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14900>
  401624:	ldr	x17, [x16, #328]
  401628:	add	x16, x16, #0x148
  40162c:	br	x17

0000000000401630 <fwrite@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14900>
  401634:	ldr	x17, [x16, #336]
  401638:	add	x16, x16, #0x150
  40163c:	br	x17

0000000000401640 <fflush@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14900>
  401644:	ldr	x17, [x16, #344]
  401648:	add	x16, x16, #0x158
  40164c:	br	x17

0000000000401650 <iconv_open@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14900>
  401654:	ldr	x17, [x16, #352]
  401658:	add	x16, x16, #0x160
  40165c:	br	x17

0000000000401660 <memchr@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14900>
  401664:	ldr	x17, [x16, #360]
  401668:	add	x16, x16, #0x168
  40166c:	br	x17

0000000000401670 <iswalnum@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14900>
  401674:	ldr	x17, [x16, #368]
  401678:	add	x16, x16, #0x170
  40167c:	br	x17

0000000000401680 <dcgettext@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14900>
  401684:	ldr	x17, [x16, #376]
  401688:	add	x16, x16, #0x178
  40168c:	br	x17

0000000000401690 <printf@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14900>
  401694:	ldr	x17, [x16, #384]
  401698:	add	x16, x16, #0x180
  40169c:	br	x17

00000000004016a0 <__assert_fail@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4016a4:	ldr	x17, [x16, #392]
  4016a8:	add	x16, x16, #0x188
  4016ac:	br	x17

00000000004016b0 <__errno_location@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4016b4:	ldr	x17, [x16, #400]
  4016b8:	add	x16, x16, #0x190
  4016bc:	br	x17

00000000004016c0 <getenv@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4016c4:	ldr	x17, [x16, #408]
  4016c8:	add	x16, x16, #0x198
  4016cc:	br	x17

00000000004016d0 <putchar@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4016d4:	ldr	x17, [x16, #416]
  4016d8:	add	x16, x16, #0x1a0
  4016dc:	br	x17

00000000004016e0 <fprintf@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4016e4:	ldr	x17, [x16, #424]
  4016e8:	add	x16, x16, #0x1a8
  4016ec:	br	x17

00000000004016f0 <setlocale@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14900>
  4016f4:	ldr	x17, [x16, #432]
  4016f8:	add	x16, x16, #0x1b0
  4016fc:	br	x17

0000000000401700 <ferror@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14900>
  401704:	ldr	x17, [x16, #440]
  401708:	add	x16, x16, #0x1b8
  40170c:	br	x17

Disassembly of section .text:

0000000000401710 <.text>:
  401710:	mov	x29, #0x0                   	// #0
  401714:	mov	x30, #0x0                   	// #0
  401718:	mov	x5, x0
  40171c:	ldr	x1, [sp]
  401720:	add	x2, sp, #0x8
  401724:	mov	x6, sp
  401728:	movz	x0, #0x0, lsl #48
  40172c:	movk	x0, #0x0, lsl #32
  401730:	movk	x0, #0x40, lsl #16
  401734:	movk	x0, #0x181c
  401738:	movz	x3, #0x0, lsl #48
  40173c:	movk	x3, #0x0, lsl #32
  401740:	movk	x3, #0x40, lsl #16
  401744:	movk	x3, #0x4598
  401748:	movz	x4, #0x0, lsl #48
  40174c:	movk	x4, #0x0, lsl #32
  401750:	movk	x4, #0x40, lsl #16
  401754:	movk	x4, #0x4618
  401758:	bl	4014e0 <__libc_start_main@plt>
  40175c:	bl	401570 <abort@plt>
  401760:	adrp	x0, 415000 <ferror@plt+0x13900>
  401764:	ldr	x0, [x0, #4064]
  401768:	cbz	x0, 401770 <ferror@plt+0x70>
  40176c:	b	401560 <__gmon_start__@plt>
  401770:	ret
  401774:	nop
  401778:	adrp	x0, 416000 <ferror@plt+0x14900>
  40177c:	add	x0, x0, #0x1d8
  401780:	adrp	x1, 416000 <ferror@plt+0x14900>
  401784:	add	x1, x1, #0x1d8
  401788:	cmp	x1, x0
  40178c:	b.eq	4017a4 <ferror@plt+0xa4>  // b.none
  401790:	adrp	x1, 404000 <ferror@plt+0x2900>
  401794:	ldr	x1, [x1, #1608]
  401798:	cbz	x1, 4017a4 <ferror@plt+0xa4>
  40179c:	mov	x16, x1
  4017a0:	br	x16
  4017a4:	ret
  4017a8:	adrp	x0, 416000 <ferror@plt+0x14900>
  4017ac:	add	x0, x0, #0x1d8
  4017b0:	adrp	x1, 416000 <ferror@plt+0x14900>
  4017b4:	add	x1, x1, #0x1d8
  4017b8:	sub	x1, x1, x0
  4017bc:	lsr	x2, x1, #63
  4017c0:	add	x1, x2, x1, asr #3
  4017c4:	cmp	xzr, x1, asr #1
  4017c8:	asr	x1, x1, #1
  4017cc:	b.eq	4017e4 <ferror@plt+0xe4>  // b.none
  4017d0:	adrp	x2, 404000 <ferror@plt+0x2900>
  4017d4:	ldr	x2, [x2, #1616]
  4017d8:	cbz	x2, 4017e4 <ferror@plt+0xe4>
  4017dc:	mov	x16, x2
  4017e0:	br	x16
  4017e4:	ret
  4017e8:	stp	x29, x30, [sp, #-32]!
  4017ec:	mov	x29, sp
  4017f0:	str	x19, [sp, #16]
  4017f4:	adrp	x19, 416000 <ferror@plt+0x14900>
  4017f8:	ldrb	w0, [x19, #520]
  4017fc:	cbnz	w0, 40180c <ferror@plt+0x10c>
  401800:	bl	401778 <ferror@plt+0x78>
  401804:	mov	w0, #0x1                   	// #1
  401808:	strb	w0, [x19, #520]
  40180c:	ldr	x19, [sp, #16]
  401810:	ldp	x29, x30, [sp], #32
  401814:	ret
  401818:	b	4017a8 <ferror@plt+0xa8>
  40181c:	stp	x29, x30, [sp, #-80]!
  401820:	stp	x24, x23, [sp, #32]
  401824:	stp	x22, x21, [sp, #48]
  401828:	stp	x20, x19, [sp, #64]
  40182c:	ldr	x8, [x1]
  401830:	mov	w20, w0
  401834:	str	x25, [sp, #16]
  401838:	mov	x29, sp
  40183c:	mov	x0, x8
  401840:	mov	x19, x1
  401844:	bl	4023e4 <ferror@plt+0xce4>
  401848:	adrp	x1, 404000 <ferror@plt+0x2900>
  40184c:	add	x1, x1, #0xbce
  401850:	mov	w0, #0x6                   	// #6
  401854:	bl	4016f0 <setlocale@plt>
  401858:	adrp	x21, 404000 <ferror@plt+0x2900>
  40185c:	add	x21, x21, #0x658
  401860:	adrp	x1, 404000 <ferror@plt+0x2900>
  401864:	add	x1, x1, #0x668
  401868:	mov	x0, x21
  40186c:	bl	4014d0 <bindtextdomain@plt>
  401870:	mov	x0, x21
  401874:	bl	401590 <textdomain@plt>
  401878:	adrp	x0, 402000 <ferror@plt+0x900>
  40187c:	add	x0, x0, #0x208
  401880:	bl	404620 <ferror@plt+0x2f20>
  401884:	adrp	x21, 404000 <ferror@plt+0x2900>
  401888:	adrp	x22, 404000 <ferror@plt+0x2900>
  40188c:	mov	w25, wzr
  401890:	mov	w24, wzr
  401894:	mov	w23, wzr
  401898:	add	x21, x21, #0x67a
  40189c:	add	x22, x22, #0xc38
  4018a0:	b	4018a8 <ferror@plt+0x1a8>
  4018a4:	mov	w24, #0x1                   	// #1
  4018a8:	mov	w0, w20
  4018ac:	mov	x1, x19
  4018b0:	mov	x2, x21
  4018b4:	mov	x3, x22
  4018b8:	mov	x4, xzr
  4018bc:	bl	4015a0 <getopt_long@plt>
  4018c0:	cmp	w0, #0x67
  4018c4:	b.gt	4018dc <ferror@plt+0x1dc>
  4018c8:	cbz	w0, 4018a8 <ferror@plt+0x1a8>
  4018cc:	cmp	w0, #0x56
  4018d0:	b.ne	4018f4 <ferror@plt+0x1f4>  // b.any
  4018d4:	mov	w25, #0x1                   	// #1
  4018d8:	b	4018a8 <ferror@plt+0x1a8>
  4018dc:	cmp	w0, #0x68
  4018e0:	b.eq	4018a4 <ferror@plt+0x1a4>  // b.none
  4018e4:	cmp	w0, #0x76
  4018e8:	b.ne	401998 <ferror@plt+0x298>  // b.any
  4018ec:	mov	w23, #0x1                   	// #1
  4018f0:	b	4018a8 <ferror@plt+0x1a8>
  4018f4:	cmn	w0, #0x1
  4018f8:	b.ne	401998 <ferror@plt+0x298>  // b.any
  4018fc:	tbz	w25, #0, 40198c <ferror@plt+0x28c>
  401900:	adrp	x8, 416000 <ferror@plt+0x14900>
  401904:	ldr	x0, [x8, #592]
  401908:	bl	4015c0 <basename@plt>
  40190c:	mov	x1, x0
  401910:	adrp	x0, 404000 <ferror@plt+0x2900>
  401914:	adrp	x2, 404000 <ferror@plt+0x2900>
  401918:	adrp	x3, 404000 <ferror@plt+0x2900>
  40191c:	add	x0, x0, #0x67e
  401920:	add	x2, x2, #0x658
  401924:	add	x3, x3, #0x68e
  401928:	bl	401690 <printf@plt>
  40192c:	adrp	x1, 404000 <ferror@plt+0x2900>
  401930:	add	x1, x1, #0x695
  401934:	mov	w2, #0x5                   	// #5
  401938:	mov	x0, xzr
  40193c:	bl	401680 <dcgettext@plt>
  401940:	adrp	x1, 404000 <ferror@plt+0x2900>
  401944:	adrp	x2, 404000 <ferror@plt+0x2900>
  401948:	add	x1, x1, #0x76f
  40194c:	add	x2, x2, #0x779
  401950:	bl	401690 <printf@plt>
  401954:	adrp	x1, 404000 <ferror@plt+0x2900>
  401958:	add	x1, x1, #0x79b
  40195c:	mov	w2, #0x5                   	// #5
  401960:	mov	x0, xzr
  401964:	bl	401680 <dcgettext@plt>
  401968:	mov	x19, x0
  40196c:	adrp	x0, 404000 <ferror@plt+0x2900>
  401970:	add	x0, x0, #0x7ab
  401974:	bl	402490 <ferror@plt+0xd90>
  401978:	mov	x1, x0
  40197c:	mov	x0, x19
  401980:	bl	401690 <printf@plt>
  401984:	mov	w0, wzr
  401988:	bl	4013e0 <exit@plt>
  40198c:	tbz	w24, #0, 4019a0 <ferror@plt+0x2a0>
  401990:	mov	w0, wzr
  401994:	bl	401a84 <ferror@plt+0x384>
  401998:	mov	w0, #0x1                   	// #1
  40199c:	bl	401a84 <ferror@plt+0x384>
  4019a0:	adrp	x21, 416000 <ferror@plt+0x14900>
  4019a4:	ldr	w8, [x21, #488]
  4019a8:	sub	w8, w20, w8
  4019ac:	cmp	w8, #0x2
  4019b0:	b.lt	4019d8 <ferror@plt+0x2d8>  // b.tstop
  4019b4:	adrp	x1, 404000 <ferror@plt+0x2900>
  4019b8:	add	x1, x1, #0x7b8
  4019bc:	mov	w2, #0x5                   	// #5
  4019c0:	mov	x0, xzr
  4019c4:	bl	401680 <dcgettext@plt>
  4019c8:	mov	x2, x0
  4019cc:	mov	w0, #0x1                   	// #1
  4019d0:	mov	w1, wzr
  4019d4:	bl	4013f0 <error@plt>
  4019d8:	ldrsw	x8, [x21, #488]
  4019dc:	sub	w9, w20, w8
  4019e0:	tbz	w23, #0, 401a18 <ferror@plt+0x318>
  4019e4:	cmp	w9, #0x1
  4019e8:	b.eq	401a44 <ferror@plt+0x344>  // b.none
  4019ec:	cbnz	w9, 401a40 <ferror@plt+0x340>
  4019f0:	adrp	x1, 404000 <ferror@plt+0x2900>
  4019f4:	add	x1, x1, #0x7cb
  4019f8:	mov	w2, #0x5                   	// #5
  4019fc:	mov	x0, xzr
  401a00:	bl	401680 <dcgettext@plt>
  401a04:	mov	x2, x0
  401a08:	mov	w0, #0x1                   	// #1
  401a0c:	mov	w1, wzr
  401a10:	bl	4013f0 <error@plt>
  401a14:	b	401a40 <ferror@plt+0x340>
  401a18:	cbz	w9, 401a6c <ferror@plt+0x36c>
  401a1c:	cmp	w9, #0x1
  401a20:	b.ne	401a40 <ferror@plt+0x340>  // b.any
  401a24:	adrp	x9, 416000 <ferror@plt+0x14900>
  401a28:	add	w10, w8, #0x1
  401a2c:	strb	wzr, [x9, #528]
  401a30:	str	w10, [x21, #488]
  401a34:	ldr	x0, [x19, x8, lsl #3]
  401a38:	bl	401c2c <ferror@plt+0x52c>
  401a3c:	b	401a78 <ferror@plt+0x378>
  401a40:	bl	401570 <abort@plt>
  401a44:	mov	w0, #0x1                   	// #1
  401a48:	mov	w1, wzr
  401a4c:	bl	402200 <ferror@plt+0xb00>
  401a50:	ldrsw	x8, [x21, #488]
  401a54:	add	w9, w8, #0x1
  401a58:	str	w9, [x21, #488]
  401a5c:	ldr	x0, [x19, x8, lsl #3]
  401a60:	bl	401c10 <ferror@plt+0x510>
  401a64:	mov	w0, wzr
  401a68:	bl	4013e0 <exit@plt>
  401a6c:	adrp	x8, 416000 <ferror@plt+0x14900>
  401a70:	mov	w9, #0x1                   	// #1
  401a74:	strb	w9, [x8, #528]
  401a78:	bl	401c60 <ferror@plt+0x560>
  401a7c:	mov	w0, wzr
  401a80:	bl	4013e0 <exit@plt>
  401a84:	stp	x29, x30, [sp, #-32]!
  401a88:	stp	x20, x19, [sp, #16]
  401a8c:	mov	w19, w0
  401a90:	mov	x29, sp
  401a94:	cbnz	w0, 401bd8 <ferror@plt+0x4d8>
  401a98:	adrp	x1, 404000 <ferror@plt+0x2900>
  401a9c:	add	x1, x1, #0x81b
  401aa0:	mov	w2, #0x5                   	// #5
  401aa4:	mov	x0, xzr
  401aa8:	bl	401680 <dcgettext@plt>
  401aac:	adrp	x8, 416000 <ferror@plt+0x14900>
  401ab0:	ldr	x1, [x8, #592]
  401ab4:	bl	401690 <printf@plt>
  401ab8:	mov	w0, #0xa                   	// #10
  401abc:	bl	4016d0 <putchar@plt>
  401ac0:	adrp	x1, 404000 <ferror@plt+0x2900>
  401ac4:	add	x1, x1, #0x83e
  401ac8:	mov	w2, #0x5                   	// #5
  401acc:	mov	x0, xzr
  401ad0:	bl	401680 <dcgettext@plt>
  401ad4:	bl	401690 <printf@plt>
  401ad8:	mov	w0, #0xa                   	// #10
  401adc:	bl	4016d0 <putchar@plt>
  401ae0:	adrp	x1, 404000 <ferror@plt+0x2900>
  401ae4:	add	x1, x1, #0x870
  401ae8:	mov	w2, #0x5                   	// #5
  401aec:	mov	x0, xzr
  401af0:	bl	401680 <dcgettext@plt>
  401af4:	bl	401690 <printf@plt>
  401af8:	adrp	x1, 404000 <ferror@plt+0x2900>
  401afc:	add	x1, x1, #0x881
  401b00:	mov	w2, #0x5                   	// #5
  401b04:	mov	x0, xzr
  401b08:	bl	401680 <dcgettext@plt>
  401b0c:	bl	401690 <printf@plt>
  401b10:	mov	w0, #0xa                   	// #10
  401b14:	bl	4016d0 <putchar@plt>
  401b18:	adrp	x1, 404000 <ferror@plt+0x2900>
  401b1c:	add	x1, x1, #0x8cf
  401b20:	mov	w2, #0x5                   	// #5
  401b24:	mov	x0, xzr
  401b28:	bl	401680 <dcgettext@plt>
  401b2c:	bl	401690 <printf@plt>
  401b30:	adrp	x1, 404000 <ferror@plt+0x2900>
  401b34:	add	x1, x1, #0x8e4
  401b38:	mov	w2, #0x5                   	// #5
  401b3c:	mov	x0, xzr
  401b40:	bl	401680 <dcgettext@plt>
  401b44:	bl	401690 <printf@plt>
  401b48:	adrp	x1, 404000 <ferror@plt+0x2900>
  401b4c:	add	x1, x1, #0x91e
  401b50:	mov	w2, #0x5                   	// #5
  401b54:	mov	x0, xzr
  401b58:	bl	401680 <dcgettext@plt>
  401b5c:	bl	401690 <printf@plt>
  401b60:	mov	w0, #0xa                   	// #10
  401b64:	bl	4016d0 <putchar@plt>
  401b68:	adrp	x1, 404000 <ferror@plt+0x2900>
  401b6c:	add	x1, x1, #0x961
  401b70:	mov	w2, #0x5                   	// #5
  401b74:	mov	x0, xzr
  401b78:	bl	401680 <dcgettext@plt>
  401b7c:	bl	401690 <printf@plt>
  401b80:	mov	w0, #0xa                   	// #10
  401b84:	bl	4016d0 <putchar@plt>
  401b88:	adrp	x1, 404000 <ferror@plt+0x2900>
  401b8c:	add	x1, x1, #0xaf4
  401b90:	mov	w2, #0x5                   	// #5
  401b94:	mov	x0, xzr
  401b98:	bl	401680 <dcgettext@plt>
  401b9c:	bl	401690 <printf@plt>
  401ba0:	mov	w0, #0xa                   	// #10
  401ba4:	bl	4016d0 <putchar@plt>
  401ba8:	adrp	x1, 404000 <ferror@plt+0x2900>
  401bac:	add	x1, x1, #0xb92
  401bb0:	mov	w2, #0x5                   	// #5
  401bb4:	mov	x0, xzr
  401bb8:	bl	401680 <dcgettext@plt>
  401bbc:	adrp	x1, 404000 <ferror@plt+0x2900>
  401bc0:	adrp	x2, 404000 <ferror@plt+0x2900>
  401bc4:	add	x1, x1, #0xbcf
  401bc8:	add	x2, x2, #0xbf9
  401bcc:	bl	401690 <printf@plt>
  401bd0:	mov	w0, w19
  401bd4:	bl	4013e0 <exit@plt>
  401bd8:	adrp	x8, 416000 <ferror@plt+0x14900>
  401bdc:	ldr	x20, [x8, #480]
  401be0:	adrp	x1, 404000 <ferror@plt+0x2900>
  401be4:	add	x1, x1, #0x7f4
  401be8:	mov	w2, #0x5                   	// #5
  401bec:	mov	x0, xzr
  401bf0:	bl	401680 <dcgettext@plt>
  401bf4:	adrp	x8, 416000 <ferror@plt+0x14900>
  401bf8:	ldr	x2, [x8, #592]
  401bfc:	mov	x1, x0
  401c00:	mov	x0, x20
  401c04:	bl	4016e0 <fprintf@plt>
  401c08:	mov	w0, w19
  401c0c:	bl	4013e0 <exit@plt>
  401c10:	stp	x29, x30, [sp, #-16]!
  401c14:	adrp	x1, 401000 <mbrtowc@plt-0x390>
  401c18:	add	x1, x1, #0xf64
  401c1c:	mov	x29, sp
  401c20:	bl	401e64 <ferror@plt+0x764>
  401c24:	ldp	x29, x30, [sp], #16
  401c28:	ret
  401c2c:	stp	x29, x30, [sp, #-32]!
  401c30:	str	x19, [sp, #16]
  401c34:	mov	x29, sp
  401c38:	mov	x19, x0
  401c3c:	bl	401f8c <ferror@plt+0x88c>
  401c40:	adrp	x1, 401000 <mbrtowc@plt-0x390>
  401c44:	add	x1, x1, #0xfa0
  401c48:	mov	x0, x19
  401c4c:	bl	401e64 <ferror@plt+0x764>
  401c50:	bl	401fec <ferror@plt+0x8ec>
  401c54:	ldr	x19, [sp, #16]
  401c58:	ldp	x29, x30, [sp], #32
  401c5c:	ret
  401c60:	stp	x29, x30, [sp, #-80]!
  401c64:	stp	x24, x23, [sp, #32]
  401c68:	stp	x22, x21, [sp, #48]
  401c6c:	stp	x20, x19, [sp, #64]
  401c70:	adrp	x20, 416000 <ferror@plt+0x14900>
  401c74:	adrp	x21, 416000 <ferror@plt+0x14900>
  401c78:	adrp	x22, 416000 <ferror@plt+0x14900>
  401c7c:	adrp	x23, 416000 <ferror@plt+0x14900>
  401c80:	adrp	x24, 416000 <ferror@plt+0x14900>
  401c84:	stp	x26, x25, [sp, #16]
  401c88:	mov	x29, sp
  401c8c:	b	401c9c <ferror@plt+0x59c>
  401c90:	cmn	w0, #0x1
  401c94:	b.eq	401e4c <ferror@plt+0x74c>  // b.none
  401c98:	bl	4016d0 <putchar@plt>
  401c9c:	bl	402160 <ferror@plt+0xa60>
  401ca0:	cmp	w0, #0x24
  401ca4:	b.ne	401c90 <ferror@plt+0x590>  // b.any
  401ca8:	bl	402160 <ferror@plt+0xa60>
  401cac:	cmp	w0, #0x7b
  401cb0:	b.ne	401cc4 <ferror@plt+0x5c4>  // b.any
  401cb4:	mov	w25, #0x1                   	// #1
  401cb8:	bl	402160 <ferror@plt+0xa60>
  401cbc:	mov	w19, w0
  401cc0:	b	401ccc <ferror@plt+0x5cc>
  401cc4:	mov	w19, w0
  401cc8:	mov	w25, wzr
  401ccc:	sub	w8, w19, #0x41
  401cd0:	cmp	w8, #0x1a
  401cd4:	b.cs	401d60 <ferror@plt+0x660>  // b.hs, b.nlast
  401cd8:	str	xzr, [x20, #576]
  401cdc:	ldr	x9, [x20, #576]
  401ce0:	ldr	x8, [x21, #568]
  401ce4:	cmp	x9, x8
  401ce8:	b.cc	401d04 <ferror@plt+0x604>  // b.lo, b.ul, b.last
  401cec:	ldr	x0, [x22, #560]
  401cf0:	lsl	x8, x8, #1
  401cf4:	add	x1, x8, #0xa
  401cf8:	str	x1, [x21, #568]
  401cfc:	bl	402d60 <ferror@plt+0x1660>
  401d00:	str	x0, [x22, #560]
  401d04:	ldr	x8, [x20, #576]
  401d08:	ldr	x9, [x22, #560]
  401d0c:	add	x10, x8, #0x1
  401d10:	str	x10, [x20, #576]
  401d14:	strb	w19, [x9, x8]
  401d18:	bl	402160 <ferror@plt+0xa60>
  401d1c:	and	w8, w0, #0xffffffdf
  401d20:	sub	w8, w8, #0x41
  401d24:	mov	w19, w0
  401d28:	cmp	w8, #0x1a
  401d2c:	b.cc	401cdc <ferror@plt+0x5dc>  // b.lo, b.ul, b.last
  401d30:	cmp	w19, #0x5f
  401d34:	sub	w8, w19, #0x30
  401d38:	b.eq	401cdc <ferror@plt+0x5dc>  // b.none
  401d3c:	cmp	w8, #0xa
  401d40:	b.cc	401cdc <ferror@plt+0x5dc>  // b.lo, b.ul, b.last
  401d44:	cbz	w25, 401d90 <ferror@plt+0x690>
  401d48:	cmp	w19, #0x7d
  401d4c:	b.ne	401d98 <ferror@plt+0x698>  // b.any
  401d50:	mov	w19, #0x1                   	// #1
  401d54:	mov	w26, #0x1                   	// #1
  401d58:	cbnz	w26, 401dac <ferror@plt+0x6ac>
  401d5c:	b	401df8 <ferror@plt+0x6f8>
  401d60:	cmp	w19, #0x5f
  401d64:	b.eq	401cd8 <ferror@plt+0x5d8>  // b.none
  401d68:	sub	w8, w19, #0x61
  401d6c:	cmp	w8, #0x19
  401d70:	b.ls	401cd8 <ferror@plt+0x5d8>  // b.plast
  401d74:	mov	w0, w19
  401d78:	bl	4020a0 <ferror@plt+0x9a0>
  401d7c:	mov	w0, #0x24                  	// #36
  401d80:	bl	4016d0 <putchar@plt>
  401d84:	cbz	w25, 401c9c <ferror@plt+0x59c>
  401d88:	mov	w0, #0x7b                  	// #123
  401d8c:	b	401c98 <ferror@plt+0x598>
  401d90:	mov	w26, #0x1                   	// #1
  401d94:	b	401d9c <ferror@plt+0x69c>
  401d98:	mov	w26, wzr
  401d9c:	mov	w0, w19
  401da0:	bl	4020a0 <ferror@plt+0x9a0>
  401da4:	mov	w19, wzr
  401da8:	cbz	w26, 401df8 <ferror@plt+0x6f8>
  401dac:	ldr	x9, [x20, #576]
  401db0:	ldr	x8, [x21, #568]
  401db4:	cmp	x9, x8
  401db8:	b.cc	401dd4 <ferror@plt+0x6d4>  // b.lo, b.ul, b.last
  401dbc:	ldr	x0, [x22, #560]
  401dc0:	lsl	x8, x8, #1
  401dc4:	add	x1, x8, #0xa
  401dc8:	str	x1, [x21, #568]
  401dcc:	bl	402d60 <ferror@plt+0x1660>
  401dd0:	str	x0, [x22, #560]
  401dd4:	ldr	x0, [x22, #560]
  401dd8:	ldr	x8, [x20, #576]
  401ddc:	strb	wzr, [x0, x8]
  401de0:	ldrb	w8, [x23, #528]
  401de4:	tbnz	w8, #0, 401df8 <ferror@plt+0x6f8>
  401de8:	bl	4020c4 <ferror@plt+0x9c4>
  401dec:	cmp	w0, #0x0
  401df0:	cset	w8, ne  // ne = any
  401df4:	and	w26, w26, w8
  401df8:	cbz	w26, 401e14 <ferror@plt+0x714>
  401dfc:	ldr	x0, [x22, #560]
  401e00:	bl	4016c0 <getenv@plt>
  401e04:	cbz	x0, 401c9c <ferror@plt+0x59c>
  401e08:	ldr	x1, [x24, #496]
  401e0c:	bl	4013d0 <fputs@plt>
  401e10:	b	401c9c <ferror@plt+0x59c>
  401e14:	mov	w0, #0x24                  	// #36
  401e18:	bl	4016d0 <putchar@plt>
  401e1c:	cbz	w25, 401e28 <ferror@plt+0x728>
  401e20:	mov	w0, #0x7b                  	// #123
  401e24:	bl	4016d0 <putchar@plt>
  401e28:	ldr	x0, [x22, #560]
  401e2c:	ldr	x1, [x20, #576]
  401e30:	ldr	x3, [x24, #496]
  401e34:	mov	w2, #0x1                   	// #1
  401e38:	bl	401630 <fwrite@plt>
  401e3c:	cbz	w19, 401c9c <ferror@plt+0x59c>
  401e40:	mov	w0, #0x7d                  	// #125
  401e44:	bl	4016d0 <putchar@plt>
  401e48:	b	401c9c <ferror@plt+0x59c>
  401e4c:	ldp	x20, x19, [sp, #64]
  401e50:	ldp	x22, x21, [sp, #48]
  401e54:	ldp	x24, x23, [sp, #32]
  401e58:	ldp	x26, x25, [sp, #16]
  401e5c:	ldp	x29, x30, [sp], #80
  401e60:	ret
  401e64:	stp	x29, x30, [sp, #-48]!
  401e68:	stp	x22, x21, [sp, #16]
  401e6c:	stp	x20, x19, [sp, #32]
  401e70:	ldrb	w8, [x0]
  401e74:	mov	x29, sp
  401e78:	cbz	w8, 401f54 <ferror@plt+0x854>
  401e7c:	mov	x19, x1
  401e80:	mov	w20, #0x1                   	// #1
  401e84:	mov	w21, #0x7d                  	// #125
  401e88:	b	401ea0 <ferror@plt+0x7a0>
  401e8c:	sub	x1, x8, x0
  401e90:	blr	x19
  401e94:	ldrb	w8, [x22]
  401e98:	mov	x0, x22
  401e9c:	cbz	w8, 401f54 <ferror@plt+0x854>
  401ea0:	and	w8, w8, #0xff
  401ea4:	cmp	w8, #0x24
  401ea8:	add	x22, x0, #0x1
  401eac:	b.ne	401e94 <ferror@plt+0x794>  // b.any
  401eb0:	ldrb	w8, [x0, #1]
  401eb4:	add	x9, x0, #0x2
  401eb8:	cmp	w8, #0x7b
  401ebc:	cinc	x8, x20, eq  // eq = none
  401ec0:	ldrb	w8, [x0, x8]
  401ec4:	csel	x0, x9, x22, eq  // eq = none
  401ec8:	sub	w9, w8, #0x41
  401ecc:	cmp	w9, #0x1a
  401ed0:	b.cs	401f34 <ferror@plt+0x834>  // b.hs, b.nlast
  401ed4:	add	x8, x0, #0x1
  401ed8:	b	401ee0 <ferror@plt+0x7e0>
  401edc:	add	x8, x8, #0x1
  401ee0:	ldrb	w9, [x8]
  401ee4:	and	w10, w9, #0xffffffdf
  401ee8:	sub	w10, w10, #0x41
  401eec:	and	w10, w10, #0xff
  401ef0:	cmp	w10, #0x19
  401ef4:	b.ls	401edc <ferror@plt+0x7dc>  // b.plast
  401ef8:	cmp	w9, #0x5f
  401efc:	sub	w10, w9, #0x30
  401f00:	b.eq	401edc <ferror@plt+0x7dc>  // b.none
  401f04:	and	w10, w10, #0xff
  401f08:	cmp	w10, #0xa
  401f0c:	b.cc	401edc <ferror@plt+0x7dc>  // b.lo, b.ul, b.last
  401f10:	ldurb	w10, [x0, #-1]
  401f14:	cmp	w10, #0x7b
  401f18:	ccmp	w9, w21, #0x0, eq  // eq = none
  401f1c:	cinc	x22, x8, eq  // eq = none
  401f20:	cmp	w9, #0x7d
  401f24:	b.eq	401e8c <ferror@plt+0x78c>  // b.none
  401f28:	cmp	w10, #0x7b
  401f2c:	b.eq	401e94 <ferror@plt+0x794>  // b.none
  401f30:	b	401e8c <ferror@plt+0x78c>
  401f34:	cmp	w8, #0x5f
  401f38:	b.eq	401ed4 <ferror@plt+0x7d4>  // b.none
  401f3c:	sub	w8, w8, #0x61
  401f40:	and	w8, w8, #0xff
  401f44:	cmp	w8, #0x19
  401f48:	b.ls	401ed4 <ferror@plt+0x7d4>  // b.plast
  401f4c:	mov	x22, x0
  401f50:	b	401e94 <ferror@plt+0x794>
  401f54:	ldp	x20, x19, [sp, #32]
  401f58:	ldp	x22, x21, [sp, #16]
  401f5c:	ldp	x29, x30, [sp], #48
  401f60:	ret
  401f64:	stp	x29, x30, [sp, #-16]!
  401f68:	adrp	x8, 416000 <ferror@plt+0x14900>
  401f6c:	ldr	x3, [x8, #496]
  401f70:	mov	w2, #0x1                   	// #1
  401f74:	mov	x29, sp
  401f78:	bl	401630 <fwrite@plt>
  401f7c:	mov	w0, #0xa                   	// #10
  401f80:	bl	4016d0 <putchar@plt>
  401f84:	ldp	x29, x30, [sp], #16
  401f88:	ret
  401f8c:	adrp	x8, 416000 <ferror@plt+0x14900>
  401f90:	add	x8, x8, #0x218
  401f94:	stp	xzr, xzr, [x8]
  401f98:	str	xzr, [x8, #16]
  401f9c:	ret
  401fa0:	stp	x29, x30, [sp, #-48]!
  401fa4:	stp	x20, x19, [sp, #32]
  401fa8:	mov	x20, x0
  401fac:	add	x0, x1, #0x1
  401fb0:	str	x21, [sp, #16]
  401fb4:	mov	x29, sp
  401fb8:	mov	x19, x1
  401fbc:	bl	402c6c <ferror@plt+0x156c>
  401fc0:	mov	x1, x20
  401fc4:	mov	x2, x19
  401fc8:	mov	x21, x0
  401fcc:	bl	4013a0 <memcpy@plt>
  401fd0:	mov	x0, x21
  401fd4:	strb	wzr, [x21, x19]
  401fd8:	bl	402020 <ferror@plt+0x920>
  401fdc:	ldp	x20, x19, [sp, #32]
  401fe0:	ldr	x21, [sp, #16]
  401fe4:	ldp	x29, x30, [sp], #48
  401fe8:	ret
  401fec:	stp	x29, x30, [sp, #-16]!
  401ff0:	adrp	x8, 416000 <ferror@plt+0x14900>
  401ff4:	ldr	x1, [x8, #544]
  401ff8:	mov	x29, sp
  401ffc:	cbz	x1, 402018 <ferror@plt+0x918>
  402000:	adrp	x8, 416000 <ferror@plt+0x14900>
  402004:	ldr	x0, [x8, #536]
  402008:	adrp	x3, 402000 <ferror@plt+0x900>
  40200c:	add	x3, x3, #0x84
  402010:	mov	w2, #0x8                   	// #8
  402014:	bl	401460 <qsort@plt>
  402018:	ldp	x29, x30, [sp], #16
  40201c:	ret
  402020:	stp	x29, x30, [sp, #-32]!
  402024:	adrp	x8, 416000 <ferror@plt+0x14900>
  402028:	add	x8, x8, #0x220
  40202c:	ldp	x9, x8, [x8]
  402030:	stp	x20, x19, [sp, #16]
  402034:	adrp	x20, 416000 <ferror@plt+0x14900>
  402038:	mov	x19, x0
  40203c:	cmp	x9, x8
  402040:	add	x20, x20, #0x218
  402044:	mov	x29, sp
  402048:	b.cc	402068 <ferror@plt+0x968>  // b.lo, b.ul, b.last
  40204c:	ldr	x0, [x20]
  402050:	lsl	x8, x8, #1
  402054:	add	x8, x8, #0x4
  402058:	lsl	x1, x8, #3
  40205c:	str	x8, [x20, #16]
  402060:	bl	402d60 <ferror@plt+0x1660>
  402064:	str	x0, [x20]
  402068:	ldp	x9, x8, [x20]
  40206c:	add	x10, x8, #0x1
  402070:	str	x10, [x20, #8]
  402074:	str	x19, [x9, x8, lsl #3]
  402078:	ldp	x20, x19, [sp, #16]
  40207c:	ldp	x29, x30, [sp], #32
  402080:	ret
  402084:	stp	x29, x30, [sp, #-16]!
  402088:	ldr	x0, [x0]
  40208c:	ldr	x1, [x1]
  402090:	mov	x29, sp
  402094:	bl	4015b0 <strcmp@plt>
  402098:	ldp	x29, x30, [sp], #16
  40209c:	ret
  4020a0:	cmn	w0, #0x1
  4020a4:	b.eq	4020c0 <ferror@plt+0x9c0>  // b.none
  4020a8:	stp	x29, x30, [sp, #-16]!
  4020ac:	adrp	x8, 416000 <ferror@plt+0x14900>
  4020b0:	ldr	x1, [x8, #504]
  4020b4:	mov	x29, sp
  4020b8:	bl	401600 <ungetc@plt>
  4020bc:	ldp	x29, x30, [sp], #16
  4020c0:	ret
  4020c4:	stp	x29, x30, [sp, #-64]!
  4020c8:	adrp	x8, 416000 <ferror@plt+0x14900>
  4020cc:	stp	x20, x19, [sp, #48]
  4020d0:	ldr	x20, [x8, #544]
  4020d4:	stp	x24, x23, [sp, #16]
  4020d8:	stp	x22, x21, [sp, #32]
  4020dc:	mov	x29, sp
  4020e0:	cbz	x20, 402148 <ferror@plt+0xa48>
  4020e4:	adrp	x21, 416000 <ferror@plt+0x14900>
  4020e8:	ldr	x23, [x21, #536]
  4020ec:	mov	x19, x0
  4020f0:	mov	x22, xzr
  4020f4:	sub	x8, x20, x22
  4020f8:	cmp	x8, #0x2
  4020fc:	b.cc	40212c <ferror@plt+0xa2c>  // b.lo, b.ul, b.last
  402100:	add	x8, x22, x20
  402104:	lsr	x24, x8, #1
  402108:	ldr	x0, [x23, x24, lsl #3]
  40210c:	mov	x1, x19
  402110:	bl	4015b0 <strcmp@plt>
  402114:	cmp	w0, #0x0
  402118:	csel	x20, x24, x20, gt
  40211c:	csinc	x22, x22, x24, ge  // ge = tcont
  402120:	cbnz	w0, 4020f4 <ferror@plt+0x9f4>
  402124:	mov	w0, #0x1                   	// #1
  402128:	b	40214c <ferror@plt+0xa4c>
  40212c:	cmp	x20, x22
  402130:	b.ls	402148 <ferror@plt+0xa48>  // b.plast
  402134:	ldr	x8, [x21, #536]
  402138:	mov	x1, x19
  40213c:	ldr	x0, [x8, x22, lsl #3]
  402140:	bl	4015b0 <strcmp@plt>
  402144:	cbz	w0, 402124 <ferror@plt+0xa24>
  402148:	mov	w0, wzr
  40214c:	ldp	x20, x19, [sp, #48]
  402150:	ldp	x22, x21, [sp, #32]
  402154:	ldp	x24, x23, [sp, #16]
  402158:	ldp	x29, x30, [sp], #64
  40215c:	ret
  402160:	stp	x29, x30, [sp, #-48]!
  402164:	stp	x20, x19, [sp, #32]
  402168:	adrp	x20, 416000 <ferror@plt+0x14900>
  40216c:	ldr	x0, [x20, #504]
  402170:	str	x21, [sp, #16]
  402174:	mov	x29, sp
  402178:	bl	401530 <getc@plt>
  40217c:	mov	w19, w0
  402180:	cmn	w0, #0x1
  402184:	b.ne	4021dc <ferror@plt+0xadc>  // b.any
  402188:	ldr	x0, [x20, #504]
  40218c:	bl	401700 <ferror@plt>
  402190:	cbz	w0, 4021dc <ferror@plt+0xadc>
  402194:	bl	4016b0 <__errno_location@plt>
  402198:	ldr	w20, [x0]
  40219c:	adrp	x1, 404000 <ferror@plt+0x2900>
  4021a0:	add	x1, x1, #0xc0d
  4021a4:	mov	w2, #0x5                   	// #5
  4021a8:	mov	x0, xzr
  4021ac:	bl	401680 <dcgettext@plt>
  4021b0:	adrp	x1, 404000 <ferror@plt+0x2900>
  4021b4:	mov	x21, x0
  4021b8:	add	x1, x1, #0xc26
  4021bc:	mov	w2, #0x5                   	// #5
  4021c0:	mov	x0, xzr
  4021c4:	bl	401680 <dcgettext@plt>
  4021c8:	mov	x3, x0
  4021cc:	mov	w0, #0x1                   	// #1
  4021d0:	mov	w1, w20
  4021d4:	mov	x2, x21
  4021d8:	bl	4013f0 <error@plt>
  4021dc:	mov	w0, w19
  4021e0:	ldp	x20, x19, [sp, #32]
  4021e4:	ldr	x21, [sp, #16]
  4021e8:	ldp	x29, x30, [sp], #48
  4021ec:	ret
  4021f0:	mov	w0, wzr
  4021f4:	ret
  4021f8:	mov	w0, wzr
  4021fc:	ret
  402200:	mov	w0, wzr
  402204:	ret
  402208:	stp	x29, x30, [sp, #-48]!
  40220c:	adrp	x8, 416000 <ferror@plt+0x14900>
  402210:	ldr	x0, [x8, #496]
  402214:	str	x21, [sp, #16]
  402218:	stp	x20, x19, [sp, #32]
  40221c:	mov	x29, sp
  402220:	bl	4023cc <ferror@plt+0xccc>
  402224:	cbz	w0, 40225c <ferror@plt+0xb5c>
  402228:	bl	4016b0 <__errno_location@plt>
  40222c:	ldr	w19, [x0]
  402230:	adrp	x1, 404000 <ferror@plt+0x2900>
  402234:	add	x1, x1, #0xcbb
  402238:	mov	w2, #0x5                   	// #5
  40223c:	mov	x0, xzr
  402240:	bl	401680 <dcgettext@plt>
  402244:	adrp	x2, 404000 <ferror@plt+0x2900>
  402248:	mov	x3, x0
  40224c:	add	x2, x2, #0xcb8
  402250:	mov	w0, #0x1                   	// #1
  402254:	mov	w1, w19
  402258:	bl	4013f0 <error@plt>
  40225c:	bl	4016b0 <__errno_location@plt>
  402260:	str	wzr, [x0]
  402264:	adrp	x21, 416000 <ferror@plt+0x14900>
  402268:	ldr	x20, [x21, #480]
  40226c:	mov	x19, x0
  402270:	mov	x0, x20
  402274:	bl	401700 <ferror@plt>
  402278:	cbnz	w0, 4022b0 <ferror@plt+0xbb0>
  40227c:	mov	x0, x20
  402280:	bl	401640 <fflush@plt>
  402284:	cbnz	w0, 4022b0 <ferror@plt+0xbb0>
  402288:	ldr	x0, [x21, #480]
  40228c:	bl	401470 <fclose@plt>
  402290:	cbz	w0, 4022a0 <ferror@plt+0xba0>
  402294:	ldr	w8, [x19]
  402298:	cmp	w8, #0x9
  40229c:	b.ne	4022b8 <ferror@plt+0xbb8>  // b.any
  4022a0:	ldp	x20, x19, [sp, #32]
  4022a4:	ldr	x21, [sp, #16]
  4022a8:	ldp	x29, x30, [sp], #48
  4022ac:	ret
  4022b0:	ldr	x0, [x21, #480]
  4022b4:	bl	401470 <fclose@plt>
  4022b8:	mov	w0, #0x1                   	// #1
  4022bc:	bl	4013e0 <exit@plt>
  4022c0:	stp	x29, x30, [sp, #-16]!
  4022c4:	mov	w1, wzr
  4022c8:	mov	x29, sp
  4022cc:	bl	4022d8 <ferror@plt+0xbd8>
  4022d0:	ldp	x29, x30, [sp], #16
  4022d4:	ret
  4022d8:	stp	x29, x30, [sp, #-48]!
  4022dc:	adrp	x8, 416000 <ferror@plt+0x14900>
  4022e0:	ldr	x8, [x8, #496]
  4022e4:	str	x21, [sp, #16]
  4022e8:	stp	x20, x19, [sp, #32]
  4022ec:	mov	x20, x0
  4022f0:	cmp	x8, x0
  4022f4:	mov	w21, w1
  4022f8:	mov	x29, sp
  4022fc:	b.ne	40231c <ferror@plt+0xc1c>  // b.any
  402300:	adrp	x8, 416000 <ferror@plt+0x14900>
  402304:	ldrb	w9, [x8, #584]
  402308:	tbz	w9, #0, 402314 <ferror@plt+0xc14>
  40230c:	mov	w0, wzr
  402310:	b	402390 <ferror@plt+0xc90>
  402314:	mov	w9, #0x1                   	// #1
  402318:	strb	w9, [x8, #584]
  40231c:	bl	4016b0 <__errno_location@plt>
  402320:	mov	x19, x0
  402324:	str	wzr, [x0]
  402328:	mov	x0, x20
  40232c:	bl	401700 <ferror@plt>
  402330:	cbz	w0, 402364 <ferror@plt+0xc64>
  402334:	mov	x0, x20
  402338:	bl	401640 <fflush@plt>
  40233c:	cbnz	w0, 402374 <ferror@plt+0xc74>
  402340:	mov	x1, x20
  402344:	bl	401440 <fputc@plt>
  402348:	cmn	w0, #0x1
  40234c:	b.eq	402374 <ferror@plt+0xc74>  // b.none
  402350:	mov	x0, x20
  402354:	bl	401640 <fflush@plt>
  402358:	cbnz	w0, 402374 <ferror@plt+0xc74>
  40235c:	str	wzr, [x19]
  402360:	b	402374 <ferror@plt+0xc74>
  402364:	tbz	w21, #0, 4023a0 <ferror@plt+0xca0>
  402368:	mov	x0, x20
  40236c:	bl	401640 <fflush@plt>
  402370:	cbz	w0, 4023b0 <ferror@plt+0xcb0>
  402374:	ldr	w21, [x19]
  402378:	mov	x0, x20
  40237c:	bl	401470 <fclose@plt>
  402380:	str	w21, [x19]
  402384:	ldr	w8, [x19]
  402388:	cmp	w8, #0x20
  40238c:	csetm	w0, ne  // ne = any
  402390:	ldp	x20, x19, [sp, #32]
  402394:	ldr	x21, [sp, #16]
  402398:	ldp	x29, x30, [sp], #48
  40239c:	ret
  4023a0:	mov	x0, x20
  4023a4:	bl	401470 <fclose@plt>
  4023a8:	cbnz	w0, 402384 <ferror@plt+0xc84>
  4023ac:	b	402390 <ferror@plt+0xc90>
  4023b0:	mov	x0, x20
  4023b4:	bl	401470 <fclose@plt>
  4023b8:	cbz	w0, 402390 <ferror@plt+0xc90>
  4023bc:	ldr	w8, [x19]
  4023c0:	cmp	w8, #0x9
  4023c4:	b.eq	40230c <ferror@plt+0xc0c>  // b.none
  4023c8:	b	402384 <ferror@plt+0xc84>
  4023cc:	stp	x29, x30, [sp, #-16]!
  4023d0:	mov	w1, #0x1                   	// #1
  4023d4:	mov	x29, sp
  4023d8:	bl	4022d8 <ferror@plt+0xbd8>
  4023dc:	ldp	x29, x30, [sp], #16
  4023e0:	ret
  4023e4:	stp	x29, x30, [sp, #-32]!
  4023e8:	stp	x20, x19, [sp, #16]
  4023ec:	mov	x29, sp
  4023f0:	cbz	x0, 402470 <ferror@plt+0xd70>
  4023f4:	mov	w1, #0x2f                  	// #47
  4023f8:	mov	x19, x0
  4023fc:	bl	401550 <strrchr@plt>
  402400:	cmp	x0, #0x0
  402404:	csinc	x20, x19, x0, eq  // eq = none
  402408:	sub	x8, x20, x19
  40240c:	cmp	x8, #0x7
  402410:	b.lt	402454 <ferror@plt+0xd54>  // b.tstop
  402414:	adrp	x1, 404000 <ferror@plt+0x2900>
  402418:	sub	x0, x20, #0x7
  40241c:	add	x1, x1, #0xcff
  402420:	mov	w2, #0x7                   	// #7
  402424:	bl	4014c0 <strncmp@plt>
  402428:	cbnz	w0, 402454 <ferror@plt+0xd54>
  40242c:	adrp	x1, 404000 <ferror@plt+0x2900>
  402430:	add	x1, x1, #0xd07
  402434:	mov	w2, #0x3                   	// #3
  402438:	mov	x0, x20
  40243c:	bl	4014c0 <strncmp@plt>
  402440:	mov	x19, x20
  402444:	cbnz	w0, 402454 <ferror@plt+0xd54>
  402448:	add	x19, x20, #0x3
  40244c:	adrp	x8, 416000 <ferror@plt+0x14900>
  402450:	str	x19, [x8, #512]
  402454:	adrp	x8, 416000 <ferror@plt+0x14900>
  402458:	adrp	x9, 416000 <ferror@plt+0x14900>
  40245c:	str	x19, [x8, #592]
  402460:	str	x19, [x9, #472]
  402464:	ldp	x20, x19, [sp, #16]
  402468:	ldp	x29, x30, [sp], #32
  40246c:	ret
  402470:	adrp	x8, 416000 <ferror@plt+0x14900>
  402474:	ldr	x3, [x8, #480]
  402478:	adrp	x0, 404000 <ferror@plt+0x2900>
  40247c:	add	x0, x0, #0xcc7
  402480:	mov	w1, #0x37                  	// #55
  402484:	mov	w2, #0x1                   	// #1
  402488:	bl	401630 <fwrite@plt>
  40248c:	bl	401570 <abort@plt>
  402490:	stp	x29, x30, [sp, #-48]!
  402494:	stp	x20, x19, [sp, #32]
  402498:	mov	x19, x0
  40249c:	mov	w2, #0x5                   	// #5
  4024a0:	mov	x0, xzr
  4024a4:	mov	x1, x19
  4024a8:	str	x21, [sp, #16]
  4024ac:	mov	x29, sp
  4024b0:	bl	401680 <dcgettext@plt>
  4024b4:	cmp	x0, x19
  4024b8:	b.eq	402510 <ferror@plt+0xe10>  // b.none
  4024bc:	mov	x1, x19
  4024c0:	mov	x20, x0
  4024c4:	bl	402524 <ferror@plt+0xe24>
  4024c8:	tbz	w0, #0, 4024d4 <ferror@plt+0xdd4>
  4024cc:	mov	x19, x20
  4024d0:	b	402510 <ferror@plt+0xe10>
  4024d4:	mov	x0, x20
  4024d8:	bl	4013c0 <strlen@plt>
  4024dc:	mov	x21, x0
  4024e0:	mov	x0, x19
  4024e4:	bl	4013c0 <strlen@plt>
  4024e8:	add	x8, x21, x0
  4024ec:	add	x0, x8, #0x4
  4024f0:	bl	402c6c <ferror@plt+0x156c>
  4024f4:	adrp	x1, 404000 <ferror@plt+0x2900>
  4024f8:	add	x1, x1, #0xd0b
  4024fc:	mov	x2, x20
  402500:	mov	x3, x19
  402504:	mov	x21, x0
  402508:	bl	401420 <sprintf@plt>
  40250c:	mov	x19, x21
  402510:	mov	x0, x19
  402514:	ldp	x20, x19, [sp, #32]
  402518:	ldr	x21, [sp, #16]
  40251c:	ldp	x29, x30, [sp], #48
  402520:	ret
  402524:	sub	sp, sp, #0xc0
  402528:	mov	x8, x1
  40252c:	stp	x20, x19, [sp, #176]
  402530:	mov	x20, x0
  402534:	mov	w1, #0x2                   	// #2
  402538:	mov	x0, x8
  40253c:	stp	x29, x30, [sp, #128]
  402540:	stp	x24, x23, [sp, #144]
  402544:	stp	x22, x21, [sp, #160]
  402548:	add	x29, sp, #0x80
  40254c:	bl	4029b8 <ferror@plt+0x12b8>
  402550:	mov	x19, x0
  402554:	mov	w22, wzr
  402558:	b	402564 <ferror@plt+0xe64>
  40255c:	mov	w8, #0x2                   	// #2
  402560:	cbnz	w8, 402774 <ferror@plt+0x1074>
  402564:	ldrb	w8, [x20]
  402568:	cbz	w8, 402774 <ferror@plt+0x1074>
  40256c:	mov	x0, x20
  402570:	mov	x1, x19
  402574:	bl	4030cc <ferror@plt+0x19cc>
  402578:	cbz	x0, 40255c <ferror@plt+0xe5c>
  40257c:	mov	x21, x0
  402580:	bl	401610 <__ctype_get_mb_cur_max@plt>
  402584:	cmp	x0, #0x2
  402588:	b.cc	4025dc <ferror@plt+0xedc>  // b.lo, b.ul, b.last
  40258c:	cmp	x20, x21
  402590:	str	x20, [sp, #80]
  402594:	strb	wzr, [sp, #64]
  402598:	stur	xzr, [sp, #68]
  40259c:	strb	wzr, [sp, #76]
  4025a0:	b.cc	4025c0 <ferror@plt+0xec0>  // b.lo, b.ul, b.last
  4025a4:	b	402648 <ferror@plt+0xf48>
  4025a8:	ldp	x10, x9, [sp, #80]
  4025ac:	strb	wzr, [sp, #76]
  4025b0:	add	x9, x10, x9
  4025b4:	cmp	x9, x21
  4025b8:	str	x9, [sp, #80]
  4025bc:	b.cs	402634 <ferror@plt+0xf34>  // b.hs, b.nlast
  4025c0:	add	x0, sp, #0x40
  4025c4:	bl	4039a8 <ferror@plt+0x22a8>
  4025c8:	ldrb	w8, [sp, #96]
  4025cc:	ldr	w0, [sp, #100]
  4025d0:	cbz	w8, 4025a8 <ferror@plt+0xea8>
  4025d4:	cbnz	w0, 4025a8 <ferror@plt+0xea8>
  4025d8:	b	402798 <ferror@plt+0x1098>
  4025dc:	cmp	x20, x21
  4025e0:	b.cs	402600 <ferror@plt+0xf00>  // b.hs, b.nlast
  4025e4:	bl	4015e0 <__ctype_b_loc@plt>
  4025e8:	ldr	x8, [x0]
  4025ec:	ldurb	w9, [x21, #-1]
  4025f0:	ldrh	w8, [x8, x9, lsl #1]
  4025f4:	tst	w8, #0x8
  4025f8:	cset	w23, eq  // eq = none
  4025fc:	b	402604 <ferror@plt+0xf04>
  402600:	mov	w23, #0x1                   	// #1
  402604:	mov	x0, x19
  402608:	bl	4013c0 <strlen@plt>
  40260c:	ldrb	w24, [x21, x0]
  402610:	cbz	x24, 402724 <ferror@plt+0x1024>
  402614:	bl	4015e0 <__ctype_b_loc@plt>
  402618:	ldr	x8, [x0]
  40261c:	ldrh	w8, [x8, x24, lsl #1]
  402620:	tst	w8, #0x8
  402624:	cset	w8, eq  // eq = none
  402628:	and	w8, w23, w8
  40262c:	tbz	w8, #0, 402740 <ferror@plt+0x1040>
  402630:	b	402730 <ferror@plt+0x1030>
  402634:	cbz	w8, 402648 <ferror@plt+0xf48>
  402638:	bl	401670 <iswalnum@plt>
  40263c:	cmp	w0, #0x0
  402640:	cset	w23, eq  // eq = none
  402644:	b	40264c <ferror@plt+0xf4c>
  402648:	mov	w23, #0x1                   	// #1
  40264c:	str	x21, [sp, #80]
  402650:	strb	wzr, [sp, #64]
  402654:	stur	xzr, [sp, #68]
  402658:	strb	wzr, [sp, #76]
  40265c:	str	x19, [sp, #16]
  402660:	strb	wzr, [sp]
  402664:	stur	xzr, [sp, #4]
  402668:	b	402688 <ferror@plt+0xf88>
  40266c:	ldp	x9, x8, [sp, #80]
  402670:	ldp	x11, x10, [sp, #16]
  402674:	strb	wzr, [sp, #76]
  402678:	add	x8, x9, x8
  40267c:	add	x9, x11, x10
  402680:	str	x8, [sp, #80]
  402684:	str	x9, [sp, #16]
  402688:	mov	x0, sp
  40268c:	strb	wzr, [sp, #12]
  402690:	bl	4039a8 <ferror@plt+0x22a8>
  402694:	ldrb	w8, [sp, #32]
  402698:	cbz	w8, 4026a4 <ferror@plt+0xfa4>
  40269c:	ldr	w8, [sp, #36]
  4026a0:	cbz	w8, 4026c0 <ferror@plt+0xfc0>
  4026a4:	add	x0, sp, #0x40
  4026a8:	bl	4039a8 <ferror@plt+0x22a8>
  4026ac:	ldrb	w8, [sp, #96]
  4026b0:	cbz	w8, 40266c <ferror@plt+0xf6c>
  4026b4:	ldr	w8, [sp, #100]
  4026b8:	cbnz	w8, 40266c <ferror@plt+0xf6c>
  4026bc:	b	402798 <ferror@plt+0x1098>
  4026c0:	add	x0, sp, #0x40
  4026c4:	bl	4039a8 <ferror@plt+0x22a8>
  4026c8:	ldrb	w9, [sp, #96]
  4026cc:	mov	w8, #0x1                   	// #1
  4026d0:	cbz	w9, 4026e8 <ferror@plt+0xfe8>
  4026d4:	ldr	w0, [sp, #100]
  4026d8:	cbz	w0, 4026e8 <ferror@plt+0xfe8>
  4026dc:	bl	401670 <iswalnum@plt>
  4026e0:	cmp	w0, #0x0
  4026e4:	cset	w8, eq  // eq = none
  4026e8:	and	w8, w23, w8
  4026ec:	tbnz	w8, #0, 402730 <ferror@plt+0x1030>
  4026f0:	add	x0, sp, #0x40
  4026f4:	str	x21, [sp, #80]
  4026f8:	strb	wzr, [sp, #64]
  4026fc:	stur	xzr, [sp, #68]
  402700:	strb	wzr, [sp, #76]
  402704:	bl	4039a8 <ferror@plt+0x22a8>
  402708:	ldrb	w8, [sp, #96]
  40270c:	cbz	w8, 40275c <ferror@plt+0x105c>
  402710:	ldr	w8, [sp, #100]
  402714:	cbnz	w8, 40275c <ferror@plt+0x105c>
  402718:	mov	w8, #0x2                   	// #2
  40271c:	cbnz	w8, 402560 <ferror@plt+0xe60>
  402720:	b	40276c <ferror@plt+0x106c>
  402724:	mov	w8, #0x1                   	// #1
  402728:	and	w8, w23, w8
  40272c:	tbz	w8, #0, 402740 <ferror@plt+0x1040>
  402730:	mov	w22, #0x1                   	// #1
  402734:	mov	w8, #0x2                   	// #2
  402738:	cbnz	w8, 402560 <ferror@plt+0xe60>
  40273c:	b	40276c <ferror@plt+0x106c>
  402740:	ldrb	w8, [x21], #1
  402744:	cmp	w8, #0x0
  402748:	cset	w8, eq  // eq = none
  40274c:	lsl	w8, w8, #1
  402750:	csel	x20, x20, x21, eq  // eq = none
  402754:	cbnz	w8, 402560 <ferror@plt+0xe60>
  402758:	b	40276c <ferror@plt+0x106c>
  40275c:	ldr	x9, [sp, #88]
  402760:	mov	w8, wzr
  402764:	add	x20, x21, x9
  402768:	cbnz	wzr, 402560 <ferror@plt+0xe60>
  40276c:	mov	w8, wzr
  402770:	b	402560 <ferror@plt+0xe60>
  402774:	mov	x0, x19
  402778:	bl	4015f0 <free@plt>
  40277c:	and	w0, w22, #0x1
  402780:	ldp	x20, x19, [sp, #176]
  402784:	ldp	x22, x21, [sp, #160]
  402788:	ldp	x24, x23, [sp, #144]
  40278c:	ldp	x29, x30, [sp, #128]
  402790:	add	sp, sp, #0xc0
  402794:	ret
  402798:	bl	401570 <abort@plt>
  40279c:	stp	x29, x30, [sp, #-80]!
  4027a0:	stp	x22, x21, [sp, #48]
  4027a4:	mov	x22, x0
  4027a8:	stp	x20, x19, [sp, #64]
  4027ac:	mov	x20, x1
  4027b0:	mov	w2, #0x5                   	// #5
  4027b4:	mov	x0, xzr
  4027b8:	mov	x1, x22
  4027bc:	stp	x26, x25, [sp, #16]
  4027c0:	stp	x24, x23, [sp, #32]
  4027c4:	mov	x29, sp
  4027c8:	bl	401680 <dcgettext@plt>
  4027cc:	mov	x19, x0
  4027d0:	bl	402ec0 <ferror@plt+0x17c0>
  4027d4:	adrp	x1, 404000 <ferror@plt+0x2900>
  4027d8:	add	x1, x1, #0xd13
  4027dc:	mov	x21, x0
  4027e0:	bl	402e54 <ferror@plt+0x1754>
  4027e4:	cbz	w0, 40288c <ferror@plt+0x118c>
  4027e8:	adrp	x24, 404000 <ferror@plt+0x2900>
  4027ec:	add	x24, x24, #0xd13
  4027f0:	mov	x0, x20
  4027f4:	mov	x1, x24
  4027f8:	mov	x2, x21
  4027fc:	bl	402e18 <ferror@plt+0x1718>
  402800:	mov	x23, x0
  402804:	mov	x0, x21
  402808:	bl	4013c0 <strlen@plt>
  40280c:	mov	x25, x0
  402810:	add	x0, x0, #0xb
  402814:	bl	402c6c <ferror@plt+0x156c>
  402818:	mov	x1, x21
  40281c:	mov	x2, x25
  402820:	mov	x26, x0
  402824:	bl	4013a0 <memcpy@plt>
  402828:	adrp	x8, 404000 <ferror@plt+0x2900>
  40282c:	add	x8, x8, #0xd19
  402830:	ldr	x8, [x8]
  402834:	mov	w10, #0x494c                	// #18764
  402838:	add	x9, x26, x25
  40283c:	movk	w10, #0x54, lsl #16
  402840:	mov	x0, x20
  402844:	mov	x1, x24
  402848:	mov	x2, x26
  40284c:	stur	w10, [x9, #7]
  402850:	str	x8, [x9]
  402854:	bl	402e18 <ferror@plt+0x1718>
  402858:	mov	x20, x0
  40285c:	mov	x0, x26
  402860:	bl	4015f0 <free@plt>
  402864:	cbz	x20, 402884 <ferror@plt+0x1184>
  402868:	mov	w1, #0x3f                  	// #63
  40286c:	mov	x0, x20
  402870:	bl	401620 <strchr@plt>
  402874:	cbz	x0, 40289c <ferror@plt+0x119c>
  402878:	mov	x0, x20
  40287c:	bl	4015f0 <free@plt>
  402880:	mov	x20, xzr
  402884:	mov	x21, xzr
  402888:	b	4028a0 <ferror@plt+0x11a0>
  40288c:	mov	x21, xzr
  402890:	mov	x24, xzr
  402894:	mov	x23, x20
  402898:	b	4028a4 <ferror@plt+0x11a4>
  40289c:	mov	x21, x20
  4028a0:	mov	x24, x23
  4028a4:	cmp	x20, #0x0
  4028a8:	csel	x8, x22, x20, eq  // eq = none
  4028ac:	cmp	x23, #0x0
  4028b0:	mov	x0, x19
  4028b4:	mov	x1, x22
  4028b8:	csel	x25, x23, x8, ne  // ne = any
  4028bc:	bl	4015b0 <strcmp@plt>
  4028c0:	cbz	w0, 402918 <ferror@plt+0x1218>
  4028c4:	mov	x0, x19
  4028c8:	mov	x1, x22
  4028cc:	bl	402524 <ferror@plt+0xe24>
  4028d0:	tbnz	w0, #0, 4028fc <ferror@plt+0x11fc>
  4028d4:	cbz	x23, 4028e8 <ferror@plt+0x11e8>
  4028d8:	mov	x0, x19
  4028dc:	mov	x1, x23
  4028e0:	bl	402524 <ferror@plt+0xe24>
  4028e4:	tbnz	w0, #0, 4028fc <ferror@plt+0x11fc>
  4028e8:	cbz	x20, 402948 <ferror@plt+0x1248>
  4028ec:	mov	x0, x19
  4028f0:	mov	x1, x20
  4028f4:	bl	402524 <ferror@plt+0xe24>
  4028f8:	tbz	w0, #0, 402948 <ferror@plt+0x1248>
  4028fc:	cbz	x24, 402908 <ferror@plt+0x1208>
  402900:	mov	x0, x24
  402904:	bl	4015f0 <free@plt>
  402908:	cbz	x21, 40299c <ferror@plt+0x129c>
  40290c:	mov	x0, x21
  402910:	bl	4015f0 <free@plt>
  402914:	b	40299c <ferror@plt+0x129c>
  402918:	cbz	x24, 40292c <ferror@plt+0x122c>
  40291c:	cmp	x24, x25
  402920:	b.eq	40292c <ferror@plt+0x122c>  // b.none
  402924:	mov	x0, x24
  402928:	bl	4015f0 <free@plt>
  40292c:	cbz	x21, 402940 <ferror@plt+0x1240>
  402930:	cmp	x21, x25
  402934:	b.eq	402940 <ferror@plt+0x1240>  // b.none
  402938:	mov	x0, x21
  40293c:	bl	4015f0 <free@plt>
  402940:	mov	x19, x25
  402944:	b	40299c <ferror@plt+0x129c>
  402948:	mov	x0, x19
  40294c:	bl	4013c0 <strlen@plt>
  402950:	mov	x20, x0
  402954:	mov	x0, x25
  402958:	bl	4013c0 <strlen@plt>
  40295c:	add	x8, x20, x0
  402960:	add	x0, x8, #0x4
  402964:	bl	402c6c <ferror@plt+0x156c>
  402968:	adrp	x1, 404000 <ferror@plt+0x2900>
  40296c:	add	x1, x1, #0xd0b
  402970:	mov	x2, x19
  402974:	mov	x3, x25
  402978:	mov	x20, x0
  40297c:	bl	401420 <sprintf@plt>
  402980:	cbz	x24, 40298c <ferror@plt+0x128c>
  402984:	mov	x0, x24
  402988:	bl	4015f0 <free@plt>
  40298c:	cbz	x21, 402998 <ferror@plt+0x1298>
  402990:	mov	x0, x21
  402994:	bl	4015f0 <free@plt>
  402998:	mov	x19, x20
  40299c:	mov	x0, x19
  4029a0:	ldp	x20, x19, [sp, #64]
  4029a4:	ldp	x22, x21, [sp, #48]
  4029a8:	ldp	x24, x23, [sp, #32]
  4029ac:	ldp	x26, x25, [sp, #16]
  4029b0:	ldp	x29, x30, [sp], #80
  4029b4:	ret
  4029b8:	sub	sp, sp, #0x80
  4029bc:	stp	x29, x30, [sp, #80]
  4029c0:	stp	x22, x21, [sp, #96]
  4029c4:	stp	x20, x19, [sp, #112]
  4029c8:	add	x29, sp, #0x50
  4029cc:	mov	w20, w1
  4029d0:	bl	401540 <strdup@plt>
  4029d4:	cbz	x0, 402c28 <ferror@plt+0x1528>
  4029d8:	mov	x19, x0
  4029dc:	bl	401610 <__ctype_get_mb_cur_max@plt>
  4029e0:	cmp	x0, #0x2
  4029e4:	b.cc	402b88 <ferror@plt+0x1488>  // b.lo, b.ul, b.last
  4029e8:	cbz	w20, 402a74 <ferror@plt+0x1374>
  4029ec:	mov	x0, x19
  4029f0:	str	x19, [sp, #32]
  4029f4:	bl	4013c0 <strlen@plt>
  4029f8:	ldr	x9, [sp, #32]
  4029fc:	add	x8, x19, x0
  402a00:	str	x8, [sp, #8]
  402a04:	strb	wzr, [sp, #16]
  402a08:	cmp	x9, x8
  402a0c:	stur	xzr, [sp, #20]
  402a10:	strb	wzr, [sp, #28]
  402a14:	b.cs	402a50 <ferror@plt+0x1350>  // b.hs, b.nlast
  402a18:	add	x0, sp, #0x8
  402a1c:	bl	402efc <ferror@plt+0x17fc>
  402a20:	ldrb	w8, [sp, #48]
  402a24:	cbz	w8, 402a50 <ferror@plt+0x1350>
  402a28:	ldr	w0, [sp, #52]
  402a2c:	bl	401480 <iswspace@plt>
  402a30:	cbz	w0, 402a50 <ferror@plt+0x1350>
  402a34:	ldp	x9, x8, [sp, #32]
  402a38:	ldr	x10, [sp, #8]
  402a3c:	add	x8, x9, x8
  402a40:	str	x8, [sp, #32]
  402a44:	cmp	x8, x10
  402a48:	strb	wzr, [sp, #28]
  402a4c:	b.cc	402a18 <ferror@plt+0x1318>  // b.lo, b.ul, b.last
  402a50:	ldr	x21, [sp, #32]
  402a54:	mov	x0, x21
  402a58:	bl	4013c0 <strlen@plt>
  402a5c:	add	x2, x0, #0x1
  402a60:	mov	x0, x19
  402a64:	mov	x1, x21
  402a68:	bl	4013b0 <memmove@plt>
  402a6c:	cmp	w20, #0x1
  402a70:	b.eq	402c10 <ferror@plt+0x1510>  // b.none
  402a74:	mov	x0, x19
  402a78:	str	x19, [sp, #32]
  402a7c:	bl	4013c0 <strlen@plt>
  402a80:	ldr	x9, [sp, #32]
  402a84:	add	x8, x19, x0
  402a88:	mov	w21, wzr
  402a8c:	str	x8, [sp, #8]
  402a90:	cmp	x9, x8
  402a94:	strb	wzr, [sp, #16]
  402a98:	stur	xzr, [sp, #20]
  402a9c:	strb	wzr, [sp, #28]
  402aa0:	b.cc	402ad4 <ferror@plt+0x13d4>  // b.lo, b.ul, b.last
  402aa4:	cmp	w21, #0x2
  402aa8:	b.ne	402c10 <ferror@plt+0x1510>  // b.any
  402aac:	strb	wzr, [x20]
  402ab0:	b	402c10 <ferror@plt+0x1510>
  402ab4:	mov	w21, #0x1                   	// #1
  402ab8:	ldp	x9, x8, [sp, #32]
  402abc:	ldr	x10, [sp, #8]
  402ac0:	strb	wzr, [sp, #28]
  402ac4:	add	x8, x9, x8
  402ac8:	cmp	x8, x10
  402acc:	str	x8, [sp, #32]
  402ad0:	b.cs	402aa4 <ferror@plt+0x13a4>  // b.hs, b.nlast
  402ad4:	add	x0, sp, #0x8
  402ad8:	bl	402efc <ferror@plt+0x17fc>
  402adc:	cmp	w21, #0x2
  402ae0:	b.eq	402b6c <ferror@plt+0x146c>  // b.none
  402ae4:	cmp	w21, #0x1
  402ae8:	b.eq	402b30 <ferror@plt+0x1430>  // b.none
  402aec:	cbnz	w21, 402ab4 <ferror@plt+0x13b4>
  402af0:	ldrb	w8, [sp, #48]
  402af4:	cbz	w8, 402b0c <ferror@plt+0x140c>
  402af8:	ldr	w0, [sp, #52]
  402afc:	bl	401480 <iswspace@plt>
  402b00:	cbz	w0, 402b0c <ferror@plt+0x140c>
  402b04:	mov	w21, wzr
  402b08:	b	402ab8 <ferror@plt+0x13b8>
  402b0c:	ldrb	w8, [sp, #48]
  402b10:	cbz	w8, 402ab4 <ferror@plt+0x13b4>
  402b14:	ldr	w0, [sp, #52]
  402b18:	bl	401480 <iswspace@plt>
  402b1c:	cbz	w0, 402ab4 <ferror@plt+0x13b4>
  402b20:	cmp	w21, #0x2
  402b24:	b.eq	402b6c <ferror@plt+0x146c>  // b.none
  402b28:	cmp	w21, #0x1
  402b2c:	b.ne	402ab4 <ferror@plt+0x13b4>  // b.any
  402b30:	ldrb	w8, [sp, #48]
  402b34:	cbz	w8, 402ab4 <ferror@plt+0x13b4>
  402b38:	ldr	w0, [sp, #52]
  402b3c:	bl	401480 <iswspace@plt>
  402b40:	cbz	w0, 402ab4 <ferror@plt+0x13b4>
  402b44:	ldrb	w8, [sp, #48]
  402b48:	cbz	w8, 402b64 <ferror@plt+0x1464>
  402b4c:	ldr	w0, [sp, #52]
  402b50:	bl	401480 <iswspace@plt>
  402b54:	cbz	w0, 402b64 <ferror@plt+0x1464>
  402b58:	ldr	x20, [sp, #32]
  402b5c:	mov	w21, #0x2                   	// #2
  402b60:	b	402ab8 <ferror@plt+0x13b8>
  402b64:	cmp	w21, #0x2
  402b68:	b.ne	402ab4 <ferror@plt+0x13b4>  // b.any
  402b6c:	ldrb	w8, [sp, #48]
  402b70:	cbz	w8, 402ab4 <ferror@plt+0x13b4>
  402b74:	ldr	w0, [sp, #52]
  402b78:	bl	401480 <iswspace@plt>
  402b7c:	cbz	w0, 402ab4 <ferror@plt+0x13b4>
  402b80:	mov	w21, #0x2                   	// #2
  402b84:	b	402ab8 <ferror@plt+0x13b8>
  402b88:	cbz	w20, 402bd8 <ferror@plt+0x14d8>
  402b8c:	ldrb	w22, [x19]
  402b90:	mov	x21, x19
  402b94:	cbz	w22, 402bb8 <ferror@plt+0x14b8>
  402b98:	bl	4015e0 <__ctype_b_loc@plt>
  402b9c:	ldr	x8, [x0]
  402ba0:	mov	x21, x19
  402ba4:	and	x9, x22, #0xff
  402ba8:	ldrh	w9, [x8, x9, lsl #1]
  402bac:	tbz	w9, #13, 402bb8 <ferror@plt+0x14b8>
  402bb0:	ldrb	w22, [x21, #1]!
  402bb4:	cbnz	w22, 402ba4 <ferror@plt+0x14a4>
  402bb8:	mov	x0, x21
  402bbc:	bl	4013c0 <strlen@plt>
  402bc0:	add	x2, x0, #0x1
  402bc4:	mov	x0, x19
  402bc8:	mov	x1, x21
  402bcc:	bl	4013b0 <memmove@plt>
  402bd0:	cmp	w20, #0x1
  402bd4:	b.eq	402c10 <ferror@plt+0x1510>  // b.none
  402bd8:	mov	x0, x19
  402bdc:	bl	4013c0 <strlen@plt>
  402be0:	add	x8, x19, x0
  402be4:	sub	x20, x8, #0x1
  402be8:	cmp	x20, x19
  402bec:	b.cc	402c10 <ferror@plt+0x1510>  // b.lo, b.ul, b.last
  402bf0:	bl	4015e0 <__ctype_b_loc@plt>
  402bf4:	ldr	x8, [x0]
  402bf8:	ldrb	w9, [x20]
  402bfc:	ldrh	w8, [x8, x9, lsl #1]
  402c00:	tbz	w8, #13, 402c10 <ferror@plt+0x1510>
  402c04:	strb	wzr, [x20], #-1
  402c08:	cmp	x20, x19
  402c0c:	b.cs	402bf4 <ferror@plt+0x14f4>  // b.hs, b.nlast
  402c10:	mov	x0, x19
  402c14:	ldp	x20, x19, [sp, #112]
  402c18:	ldp	x22, x21, [sp, #96]
  402c1c:	ldp	x29, x30, [sp, #80]
  402c20:	add	sp, sp, #0x80
  402c24:	ret
  402c28:	bl	402c2c <ferror@plt+0x152c>
  402c2c:	stp	x29, x30, [sp, #-32]!
  402c30:	adrp	x8, 416000 <ferror@plt+0x14900>
  402c34:	str	x19, [sp, #16]
  402c38:	ldr	w19, [x8, #464]
  402c3c:	adrp	x1, 404000 <ferror@plt+0x2900>
  402c40:	add	x1, x1, #0xdd9
  402c44:	mov	w2, #0x5                   	// #5
  402c48:	mov	x0, xzr
  402c4c:	mov	x29, sp
  402c50:	bl	401680 <dcgettext@plt>
  402c54:	mov	x2, x0
  402c58:	mov	w0, w19
  402c5c:	mov	w1, wzr
  402c60:	bl	4013f0 <error@plt>
  402c64:	mov	w0, #0x1                   	// #1
  402c68:	bl	4013e0 <exit@plt>
  402c6c:	stp	x29, x30, [sp, #-32]!
  402c70:	str	x19, [sp, #16]
  402c74:	mov	x29, sp
  402c78:	mov	x19, x0
  402c7c:	bl	4014a0 <malloc@plt>
  402c80:	cbnz	x0, 402c8c <ferror@plt+0x158c>
  402c84:	mov	x0, x19
  402c88:	bl	402c98 <ferror@plt+0x1598>
  402c8c:	ldr	x19, [sp, #16]
  402c90:	ldp	x29, x30, [sp], #32
  402c94:	ret
  402c98:	stp	x29, x30, [sp, #-16]!
  402c9c:	mov	x29, sp
  402ca0:	cbz	x0, 402cb4 <ferror@plt+0x15b4>
  402ca4:	mov	x0, xzr
  402ca8:	cbz	x0, 402cc0 <ferror@plt+0x15c0>
  402cac:	ldp	x29, x30, [sp], #16
  402cb0:	ret
  402cb4:	mov	w0, #0x1                   	// #1
  402cb8:	bl	4014a0 <malloc@plt>
  402cbc:	cbnz	x0, 402cac <ferror@plt+0x15ac>
  402cc0:	bl	402c2c <ferror@plt+0x152c>
  402cc4:	stp	x29, x30, [sp, #-32]!
  402cc8:	umulh	x8, x1, x0
  402ccc:	str	x19, [sp, #16]
  402cd0:	mov	x29, sp
  402cd4:	cbnz	x8, 402cfc <ferror@plt+0x15fc>
  402cd8:	mul	x19, x1, x0
  402cdc:	mov	x0, x19
  402ce0:	bl	4014a0 <malloc@plt>
  402ce4:	cbnz	x0, 402cf0 <ferror@plt+0x15f0>
  402ce8:	mov	x0, x19
  402cec:	bl	402c98 <ferror@plt+0x1598>
  402cf0:	ldr	x19, [sp, #16]
  402cf4:	ldp	x29, x30, [sp], #32
  402cf8:	ret
  402cfc:	bl	402c2c <ferror@plt+0x152c>
  402d00:	stp	x29, x30, [sp, #-32]!
  402d04:	stp	x20, x19, [sp, #16]
  402d08:	mov	x29, sp
  402d0c:	mov	x19, x0
  402d10:	bl	402c6c <ferror@plt+0x156c>
  402d14:	mov	w1, wzr
  402d18:	mov	x2, x19
  402d1c:	mov	x20, x0
  402d20:	bl	4014f0 <memset@plt>
  402d24:	mov	x0, x20
  402d28:	ldp	x20, x19, [sp, #16]
  402d2c:	ldp	x29, x30, [sp], #32
  402d30:	ret
  402d34:	stp	x29, x30, [sp, #-32]!
  402d38:	str	x19, [sp, #16]
  402d3c:	mov	x29, sp
  402d40:	mov	x19, x0
  402d44:	bl	401500 <calloc@plt>
  402d48:	cbnz	x0, 402d54 <ferror@plt+0x1654>
  402d4c:	mov	x0, x19
  402d50:	bl	402c98 <ferror@plt+0x1598>
  402d54:	ldr	x19, [sp, #16]
  402d58:	ldp	x29, x30, [sp], #32
  402d5c:	ret
  402d60:	stp	x29, x30, [sp, #-32]!
  402d64:	str	x19, [sp, #16]
  402d68:	mov	x19, x1
  402d6c:	mov	x29, sp
  402d70:	cbz	x0, 402d8c <ferror@plt+0x168c>
  402d74:	mov	x1, x19
  402d78:	bl	401520 <realloc@plt>
  402d7c:	cbnz	x0, 402d94 <ferror@plt+0x1694>
  402d80:	mov	x0, x19
  402d84:	bl	402c98 <ferror@plt+0x1598>
  402d88:	b	402d94 <ferror@plt+0x1694>
  402d8c:	mov	x0, x19
  402d90:	bl	402c6c <ferror@plt+0x156c>
  402d94:	ldr	x19, [sp, #16]
  402d98:	ldp	x29, x30, [sp], #32
  402d9c:	ret
  402da0:	stp	x29, x30, [sp, #-32]!
  402da4:	str	x19, [sp, #16]
  402da8:	mov	x29, sp
  402dac:	bl	403b74 <ferror@plt+0x2474>
  402db0:	mov	w19, w0
  402db4:	tbz	w0, #31, 402dc8 <ferror@plt+0x16c8>
  402db8:	bl	4016b0 <__errno_location@plt>
  402dbc:	ldr	w8, [x0]
  402dc0:	cmp	w8, #0xc
  402dc4:	b.eq	402dd8 <ferror@plt+0x16d8>  // b.none
  402dc8:	mov	w0, w19
  402dcc:	ldr	x19, [sp, #16]
  402dd0:	ldp	x29, x30, [sp], #32
  402dd4:	ret
  402dd8:	bl	402c2c <ferror@plt+0x152c>
  402ddc:	stp	x29, x30, [sp, #-32]!
  402de0:	str	x19, [sp, #16]
  402de4:	mov	x29, sp
  402de8:	bl	403dec <ferror@plt+0x26ec>
  402dec:	mov	x19, x0
  402df0:	cbnz	x0, 402e04 <ferror@plt+0x1704>
  402df4:	bl	4016b0 <__errno_location@plt>
  402df8:	ldr	w8, [x0]
  402dfc:	cmp	w8, #0xc
  402e00:	b.eq	402e14 <ferror@plt+0x1714>  // b.none
  402e04:	mov	x0, x19
  402e08:	ldr	x19, [sp, #16]
  402e0c:	ldp	x29, x30, [sp], #32
  402e10:	ret
  402e14:	bl	402c2c <ferror@plt+0x152c>
  402e18:	stp	x29, x30, [sp, #-32]!
  402e1c:	str	x19, [sp, #16]
  402e20:	mov	x29, sp
  402e24:	bl	404038 <ferror@plt+0x2938>
  402e28:	mov	x19, x0
  402e2c:	cbnz	x0, 402e40 <ferror@plt+0x1740>
  402e30:	bl	4016b0 <__errno_location@plt>
  402e34:	ldr	w8, [x0]
  402e38:	cmp	w8, #0xc
  402e3c:	b.eq	402e50 <ferror@plt+0x1750>  // b.none
  402e40:	mov	x0, x19
  402e44:	ldr	x19, [sp, #16]
  402e48:	ldp	x29, x30, [sp], #32
  402e4c:	ret
  402e50:	bl	402c2c <ferror@plt+0x152c>
  402e54:	stp	x29, x30, [sp, #-48]!
  402e58:	cmp	x0, x1
  402e5c:	str	x21, [sp, #16]
  402e60:	stp	x20, x19, [sp, #32]
  402e64:	mov	x29, sp
  402e68:	b.eq	402eac <ferror@plt+0x17ac>  // b.none
  402e6c:	mov	x19, x1
  402e70:	mov	x20, x0
  402e74:	ldrb	w0, [x20]
  402e78:	bl	40433c <ferror@plt+0x2c3c>
  402e7c:	ldrb	w8, [x19]
  402e80:	mov	w21, w0
  402e84:	mov	w0, w8
  402e88:	bl	40433c <ferror@plt+0x2c3c>
  402e8c:	ands	w8, w21, #0xff
  402e90:	b.eq	402ea4 <ferror@plt+0x17a4>  // b.none
  402e94:	add	x20, x20, #0x1
  402e98:	cmp	w8, w0, uxtb
  402e9c:	add	x19, x19, #0x1
  402ea0:	b.eq	402e74 <ferror@plt+0x1774>  // b.none
  402ea4:	sub	w0, w8, w0, uxtb
  402ea8:	b	402eb0 <ferror@plt+0x17b0>
  402eac:	mov	w0, wzr
  402eb0:	ldp	x20, x19, [sp, #32]
  402eb4:	ldr	x21, [sp, #16]
  402eb8:	ldp	x29, x30, [sp], #48
  402ebc:	ret
  402ec0:	stp	x29, x30, [sp, #-16]!
  402ec4:	mov	w0, #0xe                   	// #14
  402ec8:	mov	x29, sp
  402ecc:	bl	401490 <nl_langinfo@plt>
  402ed0:	adrp	x8, 404000 <ferror@plt+0x2900>
  402ed4:	add	x8, x8, #0xbce
  402ed8:	cmp	x0, #0x0
  402edc:	csel	x8, x8, x0, eq  // eq = none
  402ee0:	ldrb	w9, [x8]
  402ee4:	adrp	x10, 404000 <ferror@plt+0x2900>
  402ee8:	add	x10, x10, #0xdea
  402eec:	cmp	w9, #0x0
  402ef0:	csel	x0, x10, x8, eq  // eq = none
  402ef4:	ldp	x29, x30, [sp], #16
  402ef8:	ret
  402efc:	stp	x29, x30, [sp, #-48]!
  402f00:	stp	x20, x19, [sp, #32]
  402f04:	ldrb	w8, [x0, #20]
  402f08:	str	x21, [sp, #16]
  402f0c:	mov	x29, sp
  402f10:	cbnz	w8, 402ff4 <ferror@plt+0x18f4>
  402f14:	ldrb	w8, [x0, #8]
  402f18:	mov	x19, x0
  402f1c:	cbnz	w8, 402f60 <ferror@plt+0x1860>
  402f20:	ldr	x8, [x19, #24]
  402f24:	ldrb	w0, [x8]
  402f28:	bl	4044d8 <ferror@plt+0x2dd8>
  402f2c:	tbz	w0, #0, 402f4c <ferror@plt+0x184c>
  402f30:	ldr	x8, [x19, #24]
  402f34:	mov	w9, #0x1                   	// #1
  402f38:	str	x9, [x19, #32]
  402f3c:	ldrb	w8, [x8]
  402f40:	strb	w9, [x19, #40]
  402f44:	str	w8, [x19, #44]
  402f48:	b	402fec <ferror@plt+0x18ec>
  402f4c:	add	x0, x19, #0xc
  402f50:	bl	401580 <mbsinit@plt>
  402f54:	cbz	w0, 403004 <ferror@plt+0x1904>
  402f58:	mov	w8, #0x1                   	// #1
  402f5c:	strb	w8, [x19, #8]
  402f60:	ldr	x1, [x19, #24]
  402f64:	ldr	x8, [x19]
  402f68:	add	x21, x19, #0x2c
  402f6c:	add	x20, x19, #0xc
  402f70:	mov	x0, x21
  402f74:	sub	x2, x8, x1
  402f78:	mov	x3, x20
  402f7c:	bl	404150 <ferror@plt+0x2a50>
  402f80:	cmn	x0, #0x2
  402f84:	str	x0, [x19, #32]
  402f88:	b.eq	402fd8 <ferror@plt+0x18d8>  // b.none
  402f8c:	cbz	x0, 402fa0 <ferror@plt+0x18a0>
  402f90:	cmn	x0, #0x1
  402f94:	b.ne	402fbc <ferror@plt+0x18bc>  // b.any
  402f98:	mov	w8, #0x1                   	// #1
  402f9c:	b	402fe4 <ferror@plt+0x18e4>
  402fa0:	ldr	x8, [x19, #24]
  402fa4:	mov	w9, #0x1                   	// #1
  402fa8:	str	x9, [x19, #32]
  402fac:	ldrb	w8, [x8]
  402fb0:	cbnz	w8, 403024 <ferror@plt+0x1924>
  402fb4:	ldr	w8, [x21]
  402fb8:	cbnz	w8, 403044 <ferror@plt+0x1944>
  402fbc:	mov	w8, #0x1                   	// #1
  402fc0:	mov	x0, x20
  402fc4:	strb	w8, [x19, #40]
  402fc8:	bl	401580 <mbsinit@plt>
  402fcc:	cbz	w0, 402fec <ferror@plt+0x18ec>
  402fd0:	strb	wzr, [x19, #8]
  402fd4:	b	402fec <ferror@plt+0x18ec>
  402fd8:	ldr	x8, [x19]
  402fdc:	ldr	x9, [x19, #24]
  402fe0:	sub	x8, x8, x9
  402fe4:	str	x8, [x19, #32]
  402fe8:	strb	wzr, [x19, #40]
  402fec:	mov	w8, #0x1                   	// #1
  402ff0:	strb	w8, [x19, #20]
  402ff4:	ldp	x20, x19, [sp, #32]
  402ff8:	ldr	x21, [sp, #16]
  402ffc:	ldp	x29, x30, [sp], #48
  403000:	ret
  403004:	adrp	x0, 404000 <ferror@plt+0x2900>
  403008:	adrp	x1, 404000 <ferror@plt+0x2900>
  40300c:	adrp	x3, 404000 <ferror@plt+0x2900>
  403010:	add	x0, x0, #0xd24
  403014:	add	x1, x1, #0xda0
  403018:	add	x3, x3, #0xdab
  40301c:	mov	w2, #0x8e                  	// #142
  403020:	bl	4016a0 <__assert_fail@plt>
  403024:	adrp	x0, 404000 <ferror@plt+0x2900>
  403028:	adrp	x1, 404000 <ferror@plt+0x2900>
  40302c:	adrp	x3, 404000 <ferror@plt+0x2900>
  403030:	add	x0, x0, #0xd77
  403034:	add	x1, x1, #0xda0
  403038:	add	x3, x3, #0xdab
  40303c:	mov	w2, #0xa9                  	// #169
  403040:	bl	4016a0 <__assert_fail@plt>
  403044:	adrp	x0, 404000 <ferror@plt+0x2900>
  403048:	adrp	x1, 404000 <ferror@plt+0x2900>
  40304c:	adrp	x3, 404000 <ferror@plt+0x2900>
  403050:	add	x0, x0, #0xd8e
  403054:	add	x1, x1, #0xda0
  403058:	add	x3, x3, #0xdab
  40305c:	mov	w2, #0xaa                  	// #170
  403060:	bl	4016a0 <__assert_fail@plt>
  403064:	ldr	x8, [x0, #24]
  403068:	ldr	x9, [x0]
  40306c:	add	x8, x8, x1
  403070:	add	x9, x9, x1
  403074:	str	x8, [x0, #24]
  403078:	str	x9, [x0]
  40307c:	ret
  403080:	stp	x29, x30, [sp, #-16]!
  403084:	ldr	x8, [x1]
  403088:	mov	x29, sp
  40308c:	str	x8, [x0]
  403090:	ldrb	w8, [x1, #8]
  403094:	strb	w8, [x0, #8]
  403098:	cbz	w8, 4030a8 <ferror@plt+0x19a8>
  40309c:	ldur	x8, [x1, #12]
  4030a0:	stur	x8, [x0, #12]
  4030a4:	b	4030ac <ferror@plt+0x19ac>
  4030a8:	stur	xzr, [x0, #12]
  4030ac:	ldrb	w9, [x1, #20]
  4030b0:	add	x8, x0, #0x18
  4030b4:	add	x1, x1, #0x18
  4030b8:	strb	w9, [x0, #20]
  4030bc:	mov	x0, x8
  4030c0:	bl	404474 <ferror@plt+0x2d74>
  4030c4:	ldp	x29, x30, [sp], #16
  4030c8:	ret
  4030cc:	sub	sp, sp, #0x1a0
  4030d0:	stp	x29, x30, [sp, #320]
  4030d4:	stp	x28, x27, [sp, #336]
  4030d8:	stp	x26, x25, [sp, #352]
  4030dc:	stp	x24, x23, [sp, #368]
  4030e0:	stp	x22, x21, [sp, #384]
  4030e4:	stp	x20, x19, [sp, #400]
  4030e8:	add	x29, sp, #0x140
  4030ec:	mov	x20, x1
  4030f0:	mov	x19, x0
  4030f4:	bl	401610 <__ctype_get_mb_cur_max@plt>
  4030f8:	cmp	x0, #0x2
  4030fc:	b.cc	4033ac <ferror@plt+0x1cac>  // b.lo, b.ul, b.last
  403100:	add	x21, sp, #0x80
  403104:	sub	x0, x29, #0x40
  403108:	stur	x20, [x29, #-48]
  40310c:	sturb	wzr, [x29, #-64]
  403110:	stur	xzr, [x21, #132]
  403114:	sturb	wzr, [x29, #-52]
  403118:	bl	4039a8 <ferror@plt+0x22a8>
  40311c:	ldurb	w8, [x29, #-32]
  403120:	cbz	w8, 40312c <ferror@plt+0x1a2c>
  403124:	ldur	w8, [x29, #-28]
  403128:	cbz	w8, 4034c0 <ferror@plt+0x1dc0>
  40312c:	add	x0, sp, #0x80
  403130:	stur	x20, [x29, #-112]
  403134:	sturb	wzr, [x29, #-128]
  403138:	stur	xzr, [x21, #68]
  40313c:	sturb	wzr, [x29, #-116]
  403140:	str	x19, [sp, #144]
  403144:	strb	wzr, [sp, #128]
  403148:	stur	xzr, [x21, #4]
  40314c:	strb	wzr, [sp, #140]
  403150:	bl	4039a8 <ferror@plt+0x22a8>
  403154:	ldrb	w8, [sp, #160]
  403158:	cbz	w8, 403168 <ferror@plt+0x1a68>
  40315c:	ldr	w8, [sp, #164]
  403160:	mov	x24, xzr
  403164:	cbz	w8, 4034bc <ferror@plt+0x1dbc>
  403168:	mov	x25, xzr
  40316c:	mov	x21, xzr
  403170:	mov	x22, xzr
  403174:	mov	w23, #0x1                   	// #1
  403178:	add	x8, x22, x22, lsl #2
  40317c:	cmp	x21, x8
  403180:	b.cc	403220 <ferror@plt+0x1b20>  // b.lo, b.ul, b.last
  403184:	tbz	w23, #0, 403220 <ferror@plt+0x1b20>
  403188:	cmp	x22, #0xa
  40318c:	b.cc	403220 <ferror@plt+0x1b20>  // b.lo, b.ul, b.last
  403190:	cmp	x21, x25
  403194:	b.eq	4031d0 <ferror@plt+0x1ad0>  // b.none
  403198:	sub	x25, x25, x21
  40319c:	b	4031b8 <ferror@plt+0x1ab8>
  4031a0:	ldp	x9, x8, [x29, #-112]
  4031a4:	adds	x25, x25, #0x1
  4031a8:	sturb	wzr, [x29, #-116]
  4031ac:	add	x8, x9, x8
  4031b0:	stur	x8, [x29, #-112]
  4031b4:	b.cs	4031d0 <ferror@plt+0x1ad0>  // b.hs, b.nlast
  4031b8:	sub	x0, x29, #0x80
  4031bc:	bl	4039a8 <ferror@plt+0x22a8>
  4031c0:	ldurb	w8, [x29, #-96]
  4031c4:	cbz	w8, 4031a0 <ferror@plt+0x1aa0>
  4031c8:	ldur	w8, [x29, #-92]
  4031cc:	cbnz	w8, 4031a0 <ferror@plt+0x1aa0>
  4031d0:	sub	x0, x29, #0x80
  4031d4:	bl	4039a8 <ferror@plt+0x22a8>
  4031d8:	ldurb	w8, [x29, #-96]
  4031dc:	cbz	w8, 403214 <ferror@plt+0x1b14>
  4031e0:	ldur	w8, [x29, #-92]
  4031e4:	cbnz	w8, 403214 <ferror@plt+0x1b14>
  4031e8:	add	x2, sp, #0x40
  4031ec:	mov	x0, x19
  4031f0:	mov	x1, x20
  4031f4:	bl	4034ec <ferror@plt+0x1dec>
  4031f8:	ldr	x8, [sp, #64]
  4031fc:	tst	w0, #0x1
  403200:	and	w23, w23, w0
  403204:	csel	x24, x8, x24, ne  // ne = any
  403208:	tbz	w0, #0, 403214 <ferror@plt+0x1b14>
  40320c:	and	w8, w0, #0x1
  403210:	b	403218 <ferror@plt+0x1b18>
  403214:	mov	w8, wzr
  403218:	mov	x25, x21
  40321c:	cbnz	w8, 4034bc <ferror@plt+0x1dbc>
  403220:	ldrb	w8, [sp, #160]
  403224:	add	x21, x21, #0x1
  403228:	cbz	w8, 403248 <ferror@plt+0x1b48>
  40322c:	ldurb	w8, [x29, #-32]
  403230:	cbz	w8, 403248 <ferror@plt+0x1b48>
  403234:	ldr	w8, [sp, #164]
  403238:	ldur	w9, [x29, #-28]
  40323c:	cmp	w8, w9
  403240:	b.eq	403268 <ferror@plt+0x1b68>  // b.none
  403244:	b	403370 <ferror@plt+0x1c70>
  403248:	ldr	x2, [sp, #152]
  40324c:	ldur	x8, [x29, #-40]
  403250:	cmp	x2, x8
  403254:	b.ne	403370 <ferror@plt+0x1c70>  // b.any
  403258:	ldr	x0, [sp, #144]
  40325c:	ldur	x1, [x29, #-48]
  403260:	bl	401510 <bcmp@plt>
  403264:	cbnz	w0, 403370 <ferror@plt+0x1c70>
  403268:	ldp	q0, q1, [sp, #144]
  40326c:	ldr	q2, [sp, #128]
  403270:	mov	x0, sp
  403274:	str	x20, [sp, #16]
  403278:	stp	q0, q1, [sp, #80]
  40327c:	ldp	x9, x8, [sp, #80]
  403280:	ldr	q0, [sp, #176]
  403284:	strb	wzr, [sp]
  403288:	stur	xzr, [sp, #4]
  40328c:	add	x8, x9, x8
  403290:	str	q2, [sp, #64]
  403294:	str	q0, [sp, #112]
  403298:	strb	wzr, [sp, #76]
  40329c:	str	x8, [sp, #80]
  4032a0:	strb	wzr, [sp, #12]
  4032a4:	bl	4039a8 <ferror@plt+0x22a8>
  4032a8:	ldrb	w8, [sp, #32]
  4032ac:	cbz	w8, 4032b8 <ferror@plt+0x1bb8>
  4032b0:	ldr	w8, [sp, #36]
  4032b4:	cbz	w8, 4034e8 <ferror@plt+0x1de8>
  4032b8:	ldp	x9, x8, [sp, #16]
  4032bc:	add	x8, x9, x8
  4032c0:	str	x8, [sp, #16]
  4032c4:	b	4032f4 <ferror@plt+0x1bf4>
  4032c8:	ldr	w9, [sp, #36]
  4032cc:	cmp	w8, w9
  4032d0:	b.ne	403354 <ferror@plt+0x1c54>  // b.any
  4032d4:	ldp	x9, x8, [sp, #80]
  4032d8:	ldp	x11, x10, [sp, #16]
  4032dc:	add	x21, x21, #0x1
  4032e0:	strb	wzr, [sp, #76]
  4032e4:	add	x8, x9, x8
  4032e8:	add	x9, x11, x10
  4032ec:	str	x8, [sp, #80]
  4032f0:	str	x9, [sp, #16]
  4032f4:	mov	x0, sp
  4032f8:	strb	wzr, [sp, #12]
  4032fc:	bl	4039a8 <ferror@plt+0x22a8>
  403300:	ldrb	w8, [sp, #32]
  403304:	cbz	w8, 403310 <ferror@plt+0x1c10>
  403308:	ldr	w8, [sp, #36]
  40330c:	cbz	w8, 403364 <ferror@plt+0x1c64>
  403310:	add	x0, sp, #0x40
  403314:	bl	4039a8 <ferror@plt+0x22a8>
  403318:	ldrb	w9, [sp, #96]
  40331c:	ldr	w8, [sp, #100]
  403320:	cbz	w9, 403328 <ferror@plt+0x1c28>
  403324:	cbz	w8, 4033a0 <ferror@plt+0x1ca0>
  403328:	ldrb	w10, [sp, #32]
  40332c:	cbz	w10, 403334 <ferror@plt+0x1c34>
  403330:	cbnz	w9, 4032c8 <ferror@plt+0x1bc8>
  403334:	ldr	x2, [sp, #88]
  403338:	ldr	x8, [sp, #24]
  40333c:	cmp	x2, x8
  403340:	b.ne	403354 <ferror@plt+0x1c54>  // b.any
  403344:	ldr	x0, [sp, #80]
  403348:	ldr	x1, [sp, #16]
  40334c:	bl	401510 <bcmp@plt>
  403350:	cbz	w0, 4032d4 <ferror@plt+0x1bd4>
  403354:	add	x21, x21, #0x1
  403358:	mov	w8, #0x1                   	// #1
  40335c:	cbnz	w8, 403370 <ferror@plt+0x1c70>
  403360:	b	4034bc <ferror@plt+0x1dbc>
  403364:	ldr	x24, [sp, #144]
  403368:	mov	w8, wzr
  40336c:	cbz	w8, 4034bc <ferror@plt+0x1dbc>
  403370:	ldp	x9, x8, [sp, #144]
  403374:	add	x0, sp, #0x80
  403378:	add	x22, x22, #0x1
  40337c:	strb	wzr, [sp, #140]
  403380:	add	x8, x9, x8
  403384:	str	x8, [sp, #144]
  403388:	bl	4039a8 <ferror@plt+0x22a8>
  40338c:	ldrb	w8, [sp, #160]
  403390:	cbz	w8, 403178 <ferror@plt+0x1a78>
  403394:	ldr	w8, [sp, #164]
  403398:	cbnz	w8, 403178 <ferror@plt+0x1a78>
  40339c:	b	4034b8 <ferror@plt+0x1db8>
  4033a0:	mov	x24, xzr
  4033a4:	cbnz	w8, 403370 <ferror@plt+0x1c70>
  4033a8:	b	4034bc <ferror@plt+0x1dbc>
  4033ac:	ldrb	w23, [x20]
  4033b0:	cbz	w23, 4034c0 <ferror@plt+0x1dc0>
  4033b4:	ldrb	w8, [x19]
  4033b8:	cbz	w8, 4034b0 <ferror@plt+0x1db0>
  4033bc:	mov	x26, xzr
  4033c0:	mov	x27, xzr
  4033c4:	mov	x24, xzr
  4033c8:	mov	w25, #0x1                   	// #1
  4033cc:	mov	x22, x20
  4033d0:	b	4033f0 <ferror@plt+0x1cf0>
  4033d4:	add	x8, x27, x10
  4033d8:	mov	x21, x19
  4033dc:	cbz	w9, 4034c4 <ferror@plt+0x1dc4>
  4033e0:	ldrb	w9, [x19, #1]!
  4033e4:	add	x24, x24, #0x1
  4033e8:	mov	x27, x8
  4033ec:	cbz	w9, 4034b0 <ferror@plt+0x1db0>
  4033f0:	add	x8, x24, x24, lsl #2
  4033f4:	cmp	x27, x8
  4033f8:	b.cc	403464 <ferror@plt+0x1d64>  // b.lo, b.ul, b.last
  4033fc:	tbz	w25, #0, 403464 <ferror@plt+0x1d64>
  403400:	cmp	x24, #0xa
  403404:	b.cc	403464 <ferror@plt+0x1d64>  // b.lo, b.ul, b.last
  403408:	cbz	x22, 40342c <ferror@plt+0x1d2c>
  40340c:	sub	x1, x27, x26
  403410:	mov	x0, x22
  403414:	bl	401400 <strnlen@plt>
  403418:	add	x8, x22, x0
  40341c:	ldrb	w9, [x8]
  403420:	mov	x26, x27
  403424:	cmp	w9, #0x0
  403428:	csel	x22, xzr, x8, eq  // eq = none
  40342c:	cbnz	x22, 403464 <ferror@plt+0x1d64>
  403430:	mov	x0, x20
  403434:	bl	4013c0 <strlen@plt>
  403438:	mov	x2, x0
  40343c:	sub	x3, x29, #0x40
  403440:	mov	x0, x19
  403444:	mov	x1, x20
  403448:	bl	40385c <ferror@plt+0x215c>
  40344c:	ldur	x8, [x29, #-64]
  403450:	tst	w0, #0x1
  403454:	csel	x21, x8, x21, ne  // ne = any
  403458:	tbnz	w0, #0, 4034c4 <ferror@plt+0x1dc4>
  40345c:	mov	x22, xzr
  403460:	and	w25, w25, w0
  403464:	ldrb	w8, [x19]
  403468:	cmp	w8, w23
  40346c:	add	x8, x27, #0x1
  403470:	b.ne	4033e0 <ferror@plt+0x1ce0>  // b.any
  403474:	mov	w10, #0x1                   	// #1
  403478:	ldrb	w9, [x20, x10]
  40347c:	cbz	w9, 4033d4 <ferror@plt+0x1cd4>
  403480:	ldrb	w11, [x19, x10]
  403484:	cbz	w11, 4034a4 <ferror@plt+0x1da4>
  403488:	add	x8, x8, #0x1
  40348c:	cmp	w11, w9
  403490:	add	x10, x10, #0x1
  403494:	b.eq	403478 <ferror@plt+0x1d78>  // b.none
  403498:	add	x8, x27, x10
  40349c:	mov	w9, #0x1                   	// #1
  4034a0:	b	4033dc <ferror@plt+0x1cdc>
  4034a4:	mov	w9, wzr
  4034a8:	mov	x21, xzr
  4034ac:	b	4033dc <ferror@plt+0x1cdc>
  4034b0:	mov	x21, xzr
  4034b4:	b	4034c4 <ferror@plt+0x1dc4>
  4034b8:	mov	x24, xzr
  4034bc:	mov	x19, x24
  4034c0:	mov	x21, x19
  4034c4:	mov	x0, x21
  4034c8:	ldp	x20, x19, [sp, #400]
  4034cc:	ldp	x22, x21, [sp, #384]
  4034d0:	ldp	x24, x23, [sp, #368]
  4034d4:	ldp	x26, x25, [sp, #352]
  4034d8:	ldp	x28, x27, [sp, #336]
  4034dc:	ldp	x29, x30, [sp, #320]
  4034e0:	add	sp, sp, #0x1a0
  4034e4:	ret
  4034e8:	bl	401570 <abort@plt>
  4034ec:	stp	x29, x30, [sp, #-96]!
  4034f0:	stp	x28, x27, [sp, #16]
  4034f4:	stp	x26, x25, [sp, #32]
  4034f8:	stp	x24, x23, [sp, #48]
  4034fc:	stp	x22, x21, [sp, #64]
  403500:	stp	x20, x19, [sp, #80]
  403504:	mov	x29, sp
  403508:	sub	sp, sp, #0x90
  40350c:	mov	x22, x0
  403510:	mov	x0, x1
  403514:	mov	x19, x2
  403518:	mov	x23, x1
  40351c:	bl	4044f8 <ferror@plt+0x2df8>
  403520:	mov	x8, #0x9249                	// #37449
  403524:	movk	x8, #0x4924, lsl #16
  403528:	movk	x8, #0x2492, lsl #32
  40352c:	movk	x8, #0x249, lsl #48
  403530:	mov	x20, x0
  403534:	cmp	x0, x8
  403538:	b.ls	403548 <ferror@plt+0x1e48>  // b.plast
  40353c:	mov	x21, xzr
  403540:	cbnz	x21, 403578 <ferror@plt+0x1e78>
  403544:	b	40381c <ferror@plt+0x211c>
  403548:	mov	w8, #0x38                  	// #56
  40354c:	mul	x0, x20, x8
  403550:	cmp	x0, #0xfa0
  403554:	b.hi	403810 <ferror@plt+0x2110>  // b.pmore
  403558:	add	x9, x0, #0x2e
  40355c:	mov	x8, sp
  403560:	and	x9, x9, #0xfffffffffffffff0
  403564:	sub	x8, x8, x9
  403568:	mov	sp, x8
  40356c:	add	x8, x8, #0x1f
  403570:	and	x21, x8, #0xffffffffffffffe0
  403574:	cbz	x21, 40381c <ferror@plt+0x211c>
  403578:	mov	w8, #0x30                  	// #48
  40357c:	sub	x0, x29, #0x40
  403580:	stp	x22, x19, [x29, #-144]
  403584:	sub	x19, x29, #0x40
  403588:	stur	x23, [x29, #-48]
  40358c:	sturb	wzr, [x29, #-64]
  403590:	stur	xzr, [x29, #-60]
  403594:	madd	x25, x20, x8, x21
  403598:	sturb	wzr, [x29, #-52]
  40359c:	bl	4039a8 <ferror@plt+0x22a8>
  4035a0:	ldurb	w8, [x29, #-32]
  4035a4:	cbz	w8, 4035b0 <ferror@plt+0x1eb0>
  4035a8:	ldur	w8, [x29, #-28]
  4035ac:	cbz	w8, 4035f0 <ferror@plt+0x1ef0>
  4035b0:	add	x23, x19, #0x10
  4035b4:	mov	x24, x21
  4035b8:	mov	x0, x24
  4035bc:	mov	x1, x23
  4035c0:	bl	404474 <ferror@plt+0x2d74>
  4035c4:	ldp	x9, x8, [x29, #-48]
  4035c8:	sub	x0, x29, #0x40
  4035cc:	sturb	wzr, [x29, #-52]
  4035d0:	add	x8, x9, x8
  4035d4:	stur	x8, [x29, #-48]
  4035d8:	bl	4039a8 <ferror@plt+0x22a8>
  4035dc:	ldurb	w9, [x29, #-32]
  4035e0:	ldur	w8, [x29, #-28]
  4035e4:	add	x24, x24, #0x30
  4035e8:	cbz	w9, 4035b8 <ferror@plt+0x1eb8>
  4035ec:	cbnz	w8, 4035b8 <ferror@plt+0x1eb8>
  4035f0:	mov	w8, #0x30                  	// #48
  4035f4:	mov	w9, #0x1                   	// #1
  4035f8:	madd	x8, x20, x8, x21
  4035fc:	cmp	x20, #0x3
  403600:	str	x9, [x8, #8]
  403604:	b.cc	4036b0 <ferror@plt+0x1fb0>  // b.lo, b.ul, b.last
  403608:	mov	x23, xzr
  40360c:	mov	w24, #0x2                   	// #2
  403610:	mov	w26, #0x30                  	// #48
  403614:	b	40362c <ferror@plt+0x1f2c>
  403618:	mov	x8, x24
  40361c:	str	x8, [x25, x24, lsl #3]
  403620:	add	x24, x24, #0x1
  403624:	cmp	x24, x20
  403628:	b.eq	4036b0 <ferror@plt+0x1fb0>  // b.none
  40362c:	madd	x8, x24, x26, x21
  403630:	ldurb	w27, [x8, #-32]
  403634:	sub	x28, x8, #0x30
  403638:	sub	x19, x8, #0x1c
  40363c:	sub	x22, x8, #0x28
  403640:	cbz	w27, 403668 <ferror@plt+0x1f68>
  403644:	madd	x8, x23, x26, x21
  403648:	ldrb	w8, [x8, #16]
  40364c:	cbz	w8, 403668 <ferror@plt+0x1f68>
  403650:	madd	x9, x23, x26, x21
  403654:	ldr	w8, [x19]
  403658:	ldr	w9, [x9, #20]
  40365c:	cmp	w8, w9
  403660:	b.ne	403690 <ferror@plt+0x1f90>  // b.any
  403664:	b	4036a4 <ferror@plt+0x1fa4>
  403668:	madd	x8, x23, x26, x21
  40366c:	ldr	x2, [x22]
  403670:	ldr	x8, [x8, #8]
  403674:	cmp	x2, x8
  403678:	b.ne	403690 <ferror@plt+0x1f90>  // b.any
  40367c:	mul	x8, x23, x26
  403680:	ldr	x0, [x28]
  403684:	ldr	x1, [x21, x8]
  403688:	bl	401510 <bcmp@plt>
  40368c:	cbz	w0, 4036a4 <ferror@plt+0x1fa4>
  403690:	cbz	x23, 403618 <ferror@plt+0x1f18>
  403694:	ldr	x8, [x25, x23, lsl #3]
  403698:	sub	x23, x23, x8
  40369c:	cbnz	w27, 403644 <ferror@plt+0x1f44>
  4036a0:	b	403668 <ferror@plt+0x1f68>
  4036a4:	add	x23, x23, #0x1
  4036a8:	sub	x8, x24, x23
  4036ac:	b	40361c <ferror@plt+0x1f1c>
  4036b0:	ldp	x8, x24, [x29, #-144]
  4036b4:	sub	x0, x29, #0x80
  4036b8:	str	xzr, [x24]
  4036bc:	stur	x8, [x29, #-48]
  4036c0:	sturb	wzr, [x29, #-64]
  4036c4:	stur	xzr, [x29, #-60]
  4036c8:	sturb	wzr, [x29, #-52]
  4036cc:	stur	x8, [x29, #-112]
  4036d0:	sturb	wzr, [x29, #-128]
  4036d4:	stur	xzr, [x29, #-124]
  4036d8:	sturb	wzr, [x29, #-116]
  4036dc:	bl	4039a8 <ferror@plt+0x22a8>
  4036e0:	ldurb	w10, [x29, #-96]
  4036e4:	ldur	w8, [x29, #-92]
  4036e8:	cmp	w10, #0x0
  4036ec:	cset	w9, ne  // ne = any
  4036f0:	cbz	w10, 4036f8 <ferror@plt+0x1ff8>
  4036f4:	cbz	w8, 40382c <ferror@plt+0x212c>
  4036f8:	mov	x22, xzr
  4036fc:	mov	w23, #0x30                  	// #48
  403700:	madd	x10, x22, x23, x21
  403704:	ldrb	w10, [x10, #16]
  403708:	cbz	w10, 403724 <ferror@plt+0x2024>
  40370c:	tbz	w9, #0, 403724 <ferror@plt+0x2024>
  403710:	madd	x9, x22, x23, x21
  403714:	ldr	w9, [x9, #20]
  403718:	cmp	w9, w8
  40371c:	b.ne	40374c <ferror@plt+0x204c>  // b.any
  403720:	b	403794 <ferror@plt+0x2094>
  403724:	madd	x8, x22, x23, x21
  403728:	ldr	x2, [x8, #8]
  40372c:	ldur	x8, [x29, #-104]
  403730:	cmp	x2, x8
  403734:	b.ne	40374c <ferror@plt+0x204c>  // b.any
  403738:	mul	x8, x22, x23
  40373c:	ldr	x0, [x21, x8]
  403740:	ldur	x1, [x29, #-112]
  403744:	bl	401510 <bcmp@plt>
  403748:	cbz	w0, 403794 <ferror@plt+0x2094>
  40374c:	cbz	x22, 4037b4 <ferror@plt+0x20b4>
  403750:	ldr	x19, [x25, x22, lsl #3]
  403754:	sub	x22, x22, x19
  403758:	cbnz	x19, 403778 <ferror@plt+0x2078>
  40375c:	b	4037ec <ferror@plt+0x20ec>
  403760:	ldp	x9, x8, [x29, #-48]
  403764:	subs	x19, x19, #0x1
  403768:	sturb	wzr, [x29, #-52]
  40376c:	add	x8, x9, x8
  403770:	stur	x8, [x29, #-48]
  403774:	b.eq	4037ec <ferror@plt+0x20ec>  // b.none
  403778:	sub	x0, x29, #0x40
  40377c:	bl	4039a8 <ferror@plt+0x22a8>
  403780:	ldurb	w8, [x29, #-32]
  403784:	cbz	w8, 403760 <ferror@plt+0x2060>
  403788:	ldur	w8, [x29, #-28]
  40378c:	cbnz	w8, 403760 <ferror@plt+0x2060>
  403790:	b	403858 <ferror@plt+0x2158>
  403794:	ldp	x9, x8, [x29, #-112]
  403798:	add	x22, x22, #0x1
  40379c:	cmp	x22, x20
  4037a0:	sturb	wzr, [x29, #-116]
  4037a4:	add	x8, x9, x8
  4037a8:	stur	x8, [x29, #-112]
  4037ac:	b.ne	4037ec <ferror@plt+0x20ec>  // b.any
  4037b0:	b	403824 <ferror@plt+0x2124>
  4037b4:	sub	x0, x29, #0x40
  4037b8:	bl	4039a8 <ferror@plt+0x22a8>
  4037bc:	ldurb	w8, [x29, #-32]
  4037c0:	cbz	w8, 4037cc <ferror@plt+0x20cc>
  4037c4:	ldur	w8, [x29, #-28]
  4037c8:	cbz	w8, 403858 <ferror@plt+0x2158>
  4037cc:	ldp	x9, x8, [x29, #-48]
  4037d0:	ldp	x11, x10, [x29, #-112]
  4037d4:	sturb	wzr, [x29, #-52]
  4037d8:	sturb	wzr, [x29, #-116]
  4037dc:	add	x8, x9, x8
  4037e0:	add	x9, x11, x10
  4037e4:	stur	x8, [x29, #-48]
  4037e8:	stur	x9, [x29, #-112]
  4037ec:	sub	x0, x29, #0x80
  4037f0:	bl	4039a8 <ferror@plt+0x22a8>
  4037f4:	ldurb	w10, [x29, #-96]
  4037f8:	ldur	w8, [x29, #-92]
  4037fc:	cmp	w10, #0x0
  403800:	cset	w9, ne  // ne = any
  403804:	cbz	w10, 403700 <ferror@plt+0x2000>
  403808:	cbnz	w8, 403700 <ferror@plt+0x2000>
  40380c:	b	40382c <ferror@plt+0x212c>
  403810:	bl	4043bc <ferror@plt+0x2cbc>
  403814:	mov	x21, x0
  403818:	cbnz	x21, 403578 <ferror@plt+0x1e78>
  40381c:	mov	w0, wzr
  403820:	b	403838 <ferror@plt+0x2138>
  403824:	ldur	x8, [x29, #-48]
  403828:	str	x8, [x24]
  40382c:	mov	x0, x21
  403830:	bl	404414 <ferror@plt+0x2d14>
  403834:	mov	w0, #0x1                   	// #1
  403838:	mov	sp, x29
  40383c:	ldp	x20, x19, [sp, #80]
  403840:	ldp	x22, x21, [sp, #64]
  403844:	ldp	x24, x23, [sp, #48]
  403848:	ldp	x26, x25, [sp, #32]
  40384c:	ldp	x28, x27, [sp, #16]
  403850:	ldp	x29, x30, [sp], #96
  403854:	ret
  403858:	bl	401570 <abort@plt>
  40385c:	stp	x29, x30, [sp, #-48]!
  403860:	stp	x22, x21, [sp, #16]
  403864:	stp	x20, x19, [sp, #32]
  403868:	mov	x19, x3
  40386c:	mov	x20, x2
  403870:	mov	x21, x1
  403874:	lsr	x8, x2, #60
  403878:	mov	x22, x0
  40387c:	mov	x29, sp
  403880:	cbz	x8, 403890 <ferror@plt+0x2190>
  403884:	mov	x0, xzr
  403888:	cbnz	x0, 4038c8 <ferror@plt+0x21c8>
  40388c:	b	403994 <ferror@plt+0x2294>
  403890:	lsl	x0, x20, #3
  403894:	cmp	x0, #0xfa0
  403898:	b.hi	4038c0 <ferror@plt+0x21c0>  // b.pmore
  40389c:	add	x9, x0, #0x2e
  4038a0:	mov	x8, sp
  4038a4:	and	x9, x9, #0xfffffffffffffff0
  4038a8:	sub	x8, x8, x9
  4038ac:	mov	sp, x8
  4038b0:	add	x8, x8, #0x1f
  4038b4:	and	x0, x8, #0xffffffffffffffe0
  4038b8:	cbnz	x0, 4038c8 <ferror@plt+0x21c8>
  4038bc:	b	403994 <ferror@plt+0x2294>
  4038c0:	bl	4043bc <ferror@plt+0x2cbc>
  4038c4:	cbz	x0, 403994 <ferror@plt+0x2294>
  4038c8:	mov	w8, #0x1                   	// #1
  4038cc:	cmp	x20, #0x3
  4038d0:	str	x8, [x0, #8]
  4038d4:	b.cc	403928 <ferror@plt+0x2228>  // b.lo, b.ul, b.last
  4038d8:	mov	x8, xzr
  4038dc:	mov	w9, #0x2                   	// #2
  4038e0:	b	4038fc <ferror@plt+0x21fc>
  4038e4:	add	x8, x8, #0x1
  4038e8:	sub	x10, x9, x8
  4038ec:	str	x10, [x0, x9, lsl #3]
  4038f0:	add	x9, x9, #0x1
  4038f4:	cmp	x9, x20
  4038f8:	b.eq	403928 <ferror@plt+0x2228>  // b.none
  4038fc:	add	x10, x9, x21
  403900:	ldurb	w10, [x10, #-1]
  403904:	ldrb	w11, [x21, x8]
  403908:	cmp	w10, w11
  40390c:	b.eq	4038e4 <ferror@plt+0x21e4>  // b.none
  403910:	cbz	x8, 403920 <ferror@plt+0x2220>
  403914:	ldr	x11, [x0, x8, lsl #3]
  403918:	sub	x8, x8, x11
  40391c:	b	403904 <ferror@plt+0x2204>
  403920:	mov	x10, x9
  403924:	b	4038ec <ferror@plt+0x21ec>
  403928:	str	xzr, [x19]
  40392c:	ldrb	w10, [x22]
  403930:	cbz	w10, 40398c <ferror@plt+0x228c>
  403934:	mov	x8, xzr
  403938:	mov	x9, x22
  40393c:	b	403958 <ferror@plt+0x2258>
  403940:	add	x8, x8, #0x1
  403944:	cmp	x8, x20
  403948:	b.eq	403988 <ferror@plt+0x2288>  // b.none
  40394c:	add	x22, x22, #0x1
  403950:	ldrb	w10, [x22]
  403954:	cbz	w10, 40398c <ferror@plt+0x228c>
  403958:	ldrb	w11, [x21, x8]
  40395c:	cmp	w11, w10, uxtb
  403960:	b.eq	403940 <ferror@plt+0x2240>  // b.none
  403964:	cbz	x8, 403980 <ferror@plt+0x2280>
  403968:	ldr	x10, [x0, x8, lsl #3]
  40396c:	add	x9, x9, x10
  403970:	sub	x8, x8, x10
  403974:	ldrb	w10, [x22]
  403978:	cbnz	w10, 403958 <ferror@plt+0x2258>
  40397c:	b	40398c <ferror@plt+0x228c>
  403980:	add	x9, x9, #0x1
  403984:	b	40394c <ferror@plt+0x224c>
  403988:	str	x9, [x19]
  40398c:	bl	404414 <ferror@plt+0x2d14>
  403990:	mov	w0, #0x1                   	// #1
  403994:	mov	sp, x29
  403998:	ldp	x20, x19, [sp, #32]
  40399c:	ldp	x22, x21, [sp, #16]
  4039a0:	ldp	x29, x30, [sp], #48
  4039a4:	ret
  4039a8:	stp	x29, x30, [sp, #-48]!
  4039ac:	stp	x22, x21, [sp, #16]
  4039b0:	stp	x20, x19, [sp, #32]
  4039b4:	ldrb	w8, [x0, #12]
  4039b8:	mov	x29, sp
  4039bc:	cbnz	w8, 403ab0 <ferror@plt+0x23b0>
  4039c0:	ldrb	w8, [x0]
  4039c4:	mov	x19, x0
  4039c8:	cbnz	w8, 403a0c <ferror@plt+0x230c>
  4039cc:	ldr	x8, [x19, #16]
  4039d0:	ldrb	w0, [x8]
  4039d4:	bl	4044d8 <ferror@plt+0x2dd8>
  4039d8:	tbz	w0, #0, 4039f8 <ferror@plt+0x22f8>
  4039dc:	ldr	x8, [x19, #16]
  4039e0:	mov	w9, #0x1                   	// #1
  4039e4:	str	x9, [x19, #24]
  4039e8:	ldrb	w8, [x8]
  4039ec:	strb	w9, [x19, #32]
  4039f0:	str	w8, [x19, #36]
  4039f4:	b	403aa8 <ferror@plt+0x23a8>
  4039f8:	add	x0, x19, #0x4
  4039fc:	bl	401580 <mbsinit@plt>
  403a00:	cbz	w0, 403ac0 <ferror@plt+0x23c0>
  403a04:	mov	w8, #0x1                   	// #1
  403a08:	strb	w8, [x19]
  403a0c:	ldr	x22, [x19, #16]
  403a10:	add	x21, x19, #0x24
  403a14:	bl	401610 <__ctype_get_mb_cur_max@plt>
  403a18:	mov	x1, x0
  403a1c:	mov	x0, x22
  403a20:	bl	404118 <ferror@plt+0x2a18>
  403a24:	add	x20, x19, #0x4
  403a28:	mov	x2, x0
  403a2c:	mov	x0, x21
  403a30:	mov	x1, x22
  403a34:	mov	x3, x20
  403a38:	bl	404150 <ferror@plt+0x2a50>
  403a3c:	cmn	x0, #0x2
  403a40:	str	x0, [x19, #24]
  403a44:	b.eq	403a98 <ferror@plt+0x2398>  // b.none
  403a48:	cbz	x0, 403a60 <ferror@plt+0x2360>
  403a4c:	cmn	x0, #0x1
  403a50:	b.ne	403a7c <ferror@plt+0x237c>  // b.any
  403a54:	mov	w8, #0x1                   	// #1
  403a58:	str	x8, [x19, #24]
  403a5c:	b	403aa4 <ferror@plt+0x23a4>
  403a60:	ldr	x8, [x19, #16]
  403a64:	mov	w9, #0x1                   	// #1
  403a68:	str	x9, [x19, #24]
  403a6c:	ldrb	w8, [x8]
  403a70:	cbnz	w8, 403ae0 <ferror@plt+0x23e0>
  403a74:	ldr	w8, [x21]
  403a78:	cbnz	w8, 403b00 <ferror@plt+0x2400>
  403a7c:	mov	w8, #0x1                   	// #1
  403a80:	mov	x0, x20
  403a84:	strb	w8, [x19, #32]
  403a88:	bl	401580 <mbsinit@plt>
  403a8c:	cbz	w0, 403aa8 <ferror@plt+0x23a8>
  403a90:	strb	wzr, [x19]
  403a94:	b	403aa8 <ferror@plt+0x23a8>
  403a98:	ldr	x0, [x19, #16]
  403a9c:	bl	4013c0 <strlen@plt>
  403aa0:	str	x0, [x19, #24]
  403aa4:	strb	wzr, [x19, #32]
  403aa8:	mov	w8, #0x1                   	// #1
  403aac:	strb	w8, [x19, #12]
  403ab0:	ldp	x20, x19, [sp, #32]
  403ab4:	ldp	x22, x21, [sp, #16]
  403ab8:	ldp	x29, x30, [sp], #48
  403abc:	ret
  403ac0:	adrp	x0, 404000 <ferror@plt+0x2900>
  403ac4:	adrp	x1, 404000 <ferror@plt+0x2900>
  403ac8:	adrp	x3, 404000 <ferror@plt+0x2900>
  403acc:	add	x0, x0, #0xd24
  403ad0:	add	x1, x1, #0xd3b
  403ad4:	add	x3, x3, #0xd47
  403ad8:	mov	w2, #0x96                  	// #150
  403adc:	bl	4016a0 <__assert_fail@plt>
  403ae0:	adrp	x0, 404000 <ferror@plt+0x2900>
  403ae4:	adrp	x1, 404000 <ferror@plt+0x2900>
  403ae8:	adrp	x3, 404000 <ferror@plt+0x2900>
  403aec:	add	x0, x0, #0xd77
  403af0:	add	x1, x1, #0xd3b
  403af4:	add	x3, x3, #0xd47
  403af8:	mov	w2, #0xb2                  	// #178
  403afc:	bl	4016a0 <__assert_fail@plt>
  403b00:	adrp	x0, 404000 <ferror@plt+0x2900>
  403b04:	adrp	x1, 404000 <ferror@plt+0x2900>
  403b08:	adrp	x3, 404000 <ferror@plt+0x2900>
  403b0c:	add	x0, x0, #0xd8e
  403b10:	add	x1, x1, #0xd3b
  403b14:	add	x3, x3, #0xd47
  403b18:	mov	w2, #0xb3                  	// #179
  403b1c:	bl	4016a0 <__assert_fail@plt>
  403b20:	ldr	x8, [x0, #16]
  403b24:	add	x8, x8, x1
  403b28:	str	x8, [x0, #16]
  403b2c:	ret
  403b30:	stp	x29, x30, [sp, #-16]!
  403b34:	ldrb	w8, [x1]
  403b38:	mov	x29, sp
  403b3c:	strb	w8, [x0]
  403b40:	cbz	w8, 403b50 <ferror@plt+0x2450>
  403b44:	ldur	x8, [x1, #4]
  403b48:	stur	x8, [x0, #4]
  403b4c:	b	403b54 <ferror@plt+0x2454>
  403b50:	stur	xzr, [x0, #4]
  403b54:	ldrb	w9, [x1, #12]
  403b58:	add	x8, x0, #0x10
  403b5c:	add	x1, x1, #0x10
  403b60:	strb	w9, [x0, #12]
  403b64:	mov	x0, x8
  403b68:	bl	404474 <ferror@plt+0x2d74>
  403b6c:	ldp	x29, x30, [sp], #16
  403b70:	ret
  403b74:	stp	x29, x30, [sp, #-96]!
  403b78:	str	x28, [sp, #16]
  403b7c:	stp	x26, x25, [sp, #32]
  403b80:	stp	x24, x23, [sp, #48]
  403b84:	stp	x22, x21, [sp, #64]
  403b88:	stp	x20, x19, [sp, #80]
  403b8c:	mov	x29, sp
  403b90:	sub	sp, sp, #0x1, lsl #12
  403b94:	sub	sp, sp, #0x20
  403b98:	mov	x19, x4
  403b9c:	mov	x20, x3
  403ba0:	mov	x21, x2
  403ba4:	mov	x22, x1
  403ba8:	mov	x23, x0
  403bac:	mov	x0, x2
  403bb0:	mov	x1, xzr
  403bb4:	mov	x2, xzr
  403bb8:	mov	x3, xzr
  403bbc:	mov	x4, xzr
  403bc0:	bl	4015d0 <iconv@plt>
  403bc4:	mov	x24, xzr
  403bc8:	add	x25, sp, #0x20
  403bcc:	mov	w26, #0x1000                	// #4096
  403bd0:	str	x23, [x29, #24]
  403bd4:	str	x22, [sp, #24]
  403bd8:	b	403bf0 <ferror@plt+0x24f0>
  403bdc:	ldr	x9, [sp, #16]
  403be0:	sub	x10, x24, x25
  403be4:	mov	w8, wzr
  403be8:	add	x24, x10, x9
  403bec:	cbnz	w8, 403c44 <ferror@plt+0x2544>
  403bf0:	ldr	x8, [sp, #24]
  403bf4:	cbz	x8, 403c4c <ferror@plt+0x254c>
  403bf8:	add	x1, x29, #0x18
  403bfc:	add	x2, sp, #0x18
  403c00:	add	x3, sp, #0x10
  403c04:	add	x4, sp, #0x8
  403c08:	mov	x0, x21
  403c0c:	stp	x26, x25, [sp, #8]
  403c10:	bl	4015d0 <iconv@plt>
  403c14:	cmn	x0, #0x1
  403c18:	b.ne	403bdc <ferror@plt+0x24dc>  // b.any
  403c1c:	bl	4016b0 <__errno_location@plt>
  403c20:	ldr	w8, [x0]
  403c24:	cmp	w8, #0x7
  403c28:	b.eq	403bdc <ferror@plt+0x24dc>  // b.none
  403c2c:	cmp	w8, #0x16
  403c30:	b.ne	403c3c <ferror@plt+0x253c>  // b.any
  403c34:	mov	w8, #0x3                   	// #3
  403c38:	b	403bec <ferror@plt+0x24ec>
  403c3c:	mov	w8, #0x1                   	// #1
  403c40:	b	403bec <ferror@plt+0x24ec>
  403c44:	cmp	w8, #0x3
  403c48:	b.ne	403c90 <ferror@plt+0x2590>  // b.any
  403c4c:	add	x25, sp, #0x20
  403c50:	mov	w8, #0x1000                	// #4096
  403c54:	add	x3, sp, #0x10
  403c58:	add	x4, sp, #0x8
  403c5c:	mov	x0, x21
  403c60:	mov	x1, xzr
  403c64:	mov	x2, xzr
  403c68:	stp	x8, x25, [sp, #8]
  403c6c:	bl	4015d0 <iconv@plt>
  403c70:	ldr	x8, [sp, #16]
  403c74:	cmn	x0, #0x1
  403c78:	sub	x9, x8, x25
  403c7c:	csel	x9, xzr, x9, eq  // eq = none
  403c80:	cset	w8, eq  // eq = none
  403c84:	add	x24, x9, x24
  403c88:	cbnz	w8, 403dc0 <ferror@plt+0x26c0>
  403c8c:	b	403c94 <ferror@plt+0x2594>
  403c90:	cbnz	w8, 403dc0 <ferror@plt+0x26c0>
  403c94:	cbz	x24, 403d80 <ferror@plt+0x2680>
  403c98:	ldr	x25, [x20]
  403c9c:	cbz	x25, 403cac <ferror@plt+0x25ac>
  403ca0:	ldr	x8, [x19]
  403ca4:	cmp	x8, x24
  403ca8:	b.cs	403cbc <ferror@plt+0x25bc>  // b.hs, b.nlast
  403cac:	mov	x0, x24
  403cb0:	bl	4014a0 <malloc@plt>
  403cb4:	mov	x25, x0
  403cb8:	cbz	x0, 403d8c <ferror@plt+0x268c>
  403cbc:	mov	x0, x21
  403cc0:	mov	x1, xzr
  403cc4:	mov	x2, xzr
  403cc8:	mov	x3, xzr
  403ccc:	mov	x4, xzr
  403cd0:	bl	4015d0 <iconv@plt>
  403cd4:	str	x22, [x29, #24]
  403cd8:	mov	w22, #0x5                   	// #5
  403cdc:	stp	x25, x23, [sp, #24]
  403ce0:	str	x24, [sp, #16]
  403ce4:	b	403cfc <ferror@plt+0x25fc>
  403ce8:	bl	4016b0 <__errno_location@plt>
  403cec:	ldr	w8, [x0]
  403cf0:	cmp	w8, #0x16
  403cf4:	cinc	w8, w22, ne  // ne = any
  403cf8:	cbnz	w8, 403d2c <ferror@plt+0x262c>
  403cfc:	ldr	x8, [x29, #24]
  403d00:	cbz	x8, 403d34 <ferror@plt+0x2634>
  403d04:	add	x1, sp, #0x20
  403d08:	add	x2, x29, #0x18
  403d0c:	add	x3, sp, #0x18
  403d10:	add	x4, sp, #0x10
  403d14:	mov	x0, x21
  403d18:	bl	4015d0 <iconv@plt>
  403d1c:	cmn	x0, #0x1
  403d20:	b.eq	403ce8 <ferror@plt+0x25e8>  // b.none
  403d24:	mov	w8, wzr
  403d28:	cbz	w8, 403cfc <ferror@plt+0x25fc>
  403d2c:	cmp	w8, #0x5
  403d30:	b.ne	403d64 <ferror@plt+0x2664>  // b.any
  403d34:	add	x3, sp, #0x18
  403d38:	add	x4, sp, #0x10
  403d3c:	mov	x0, x21
  403d40:	mov	x1, xzr
  403d44:	mov	x2, xzr
  403d48:	bl	4015d0 <iconv@plt>
  403d4c:	cmn	x0, #0x1
  403d50:	mov	w8, #0x6                   	// #6
  403d54:	csel	w8, w8, wzr, eq  // eq = none
  403d58:	b.eq	403d64 <ferror@plt+0x2664>  // b.none
  403d5c:	ldr	x8, [sp, #16]
  403d60:	cbnz	x8, 403de8 <ferror@plt+0x26e8>
  403d64:	cmp	w8, #0x6
  403d68:	b.eq	403d9c <ferror@plt+0x269c>  // b.none
  403d6c:	cbnz	w8, 403dc0 <ferror@plt+0x26c0>
  403d70:	mov	w0, wzr
  403d74:	str	x25, [x20]
  403d78:	str	x24, [x19]
  403d7c:	b	403dc4 <ferror@plt+0x26c4>
  403d80:	mov	w0, wzr
  403d84:	str	xzr, [x19]
  403d88:	b	403dc4 <ferror@plt+0x26c4>
  403d8c:	bl	4016b0 <__errno_location@plt>
  403d90:	mov	w8, #0xc                   	// #12
  403d94:	str	w8, [x0]
  403d98:	b	403dc0 <ferror@plt+0x26c0>
  403d9c:	ldr	x8, [x20]
  403da0:	cmp	x25, x8
  403da4:	b.eq	403dc0 <ferror@plt+0x26c0>  // b.none
  403da8:	bl	4016b0 <__errno_location@plt>
  403dac:	ldr	w20, [x0]
  403db0:	mov	x19, x0
  403db4:	mov	x0, x25
  403db8:	bl	4015f0 <free@plt>
  403dbc:	str	w20, [x19]
  403dc0:	mov	w0, #0xffffffff            	// #-1
  403dc4:	add	sp, sp, #0x1, lsl #12
  403dc8:	add	sp, sp, #0x20
  403dcc:	ldp	x20, x19, [sp, #80]
  403dd0:	ldp	x22, x21, [sp, #64]
  403dd4:	ldp	x24, x23, [sp, #48]
  403dd8:	ldp	x26, x25, [sp, #32]
  403ddc:	ldr	x28, [sp, #16]
  403de0:	ldp	x29, x30, [sp], #96
  403de4:	ret
  403de8:	bl	401570 <abort@plt>
  403dec:	sub	sp, sp, #0x70
  403df0:	stp	x29, x30, [sp, #32]
  403df4:	add	x29, sp, #0x20
  403df8:	str	x25, [sp, #48]
  403dfc:	stp	x24, x23, [sp, #64]
  403e00:	stp	x22, x21, [sp, #80]
  403e04:	stp	x20, x19, [sp, #96]
  403e08:	mov	x21, x1
  403e0c:	str	x0, [x29, #24]
  403e10:	bl	4013c0 <strlen@plt>
  403e14:	lsr	x9, x0, #28
  403e18:	lsl	x8, x0, #4
  403e1c:	cmp	x9, #0x0
  403e20:	csel	x22, x8, x0, eq  // eq = none
  403e24:	add	x20, x22, #0x1
  403e28:	stur	x0, [x29, #-8]
  403e2c:	mov	x0, x20
  403e30:	bl	4014a0 <malloc@plt>
  403e34:	mov	x19, x0
  403e38:	cbz	x0, 403f98 <ferror@plt+0x2898>
  403e3c:	mov	x0, x21
  403e40:	mov	x1, xzr
  403e44:	mov	x2, xzr
  403e48:	mov	x3, xzr
  403e4c:	mov	x4, xzr
  403e50:	bl	4015d0 <iconv@plt>
  403e54:	mov	w24, #0xc                   	// #12
  403e58:	stp	x22, x19, [sp, #8]
  403e5c:	b	403e68 <ferror@plt+0x2768>
  403e60:	mov	w8, #0x2                   	// #2
  403e64:	cbnz	w8, 403ef4 <ferror@plt+0x27f4>
  403e68:	add	x1, x29, #0x18
  403e6c:	sub	x2, x29, #0x8
  403e70:	add	x3, sp, #0x10
  403e74:	add	x4, sp, #0x8
  403e78:	mov	x0, x21
  403e7c:	bl	4015d0 <iconv@plt>
  403e80:	cmn	x0, #0x1
  403e84:	b.ne	403e60 <ferror@plt+0x2760>  // b.any
  403e88:	bl	4016b0 <__errno_location@plt>
  403e8c:	ldr	w8, [x0]
  403e90:	cmp	w8, #0x16
  403e94:	b.eq	403e60 <ferror@plt+0x2760>  // b.none
  403e98:	cmp	w8, #0x7
  403e9c:	b.ne	403eec <ferror@plt+0x27ec>  // b.any
  403ea0:	lsl	x23, x20, #1
  403ea4:	mov	x22, x0
  403ea8:	cmp	x23, x20
  403eac:	b.ls	403ee8 <ferror@plt+0x27e8>  // b.plast
  403eb0:	ldr	x25, [sp, #16]
  403eb4:	mov	x0, x19
  403eb8:	mov	x1, x23
  403ebc:	bl	401520 <realloc@plt>
  403ec0:	cbz	x0, 403ee8 <ferror@plt+0x27e8>
  403ec4:	sub	x9, x25, x19
  403ec8:	add	x10, x0, x9
  403ecc:	mvn	x9, x9
  403ed0:	mov	w8, wzr
  403ed4:	add	x9, x23, x9
  403ed8:	mov	x20, x23
  403edc:	mov	x19, x0
  403ee0:	stp	x9, x10, [sp, #8]
  403ee4:	b	403e64 <ferror@plt+0x2764>
  403ee8:	str	w24, [x22]
  403eec:	mov	w8, #0x4                   	// #4
  403ef0:	b	403e64 <ferror@plt+0x2764>
  403ef4:	cmp	w8, #0x2
  403ef8:	b.ne	403ff4 <ferror@plt+0x28f4>  // b.any
  403efc:	mov	w24, #0xc                   	// #12
  403f00:	b	403f0c <ferror@plt+0x280c>
  403f04:	mov	w8, #0x5                   	// #5
  403f08:	cbnz	w8, 403fa8 <ferror@plt+0x28a8>
  403f0c:	add	x3, sp, #0x10
  403f10:	add	x4, sp, #0x8
  403f14:	mov	x0, x21
  403f18:	mov	x1, xzr
  403f1c:	mov	x2, xzr
  403f20:	bl	4015d0 <iconv@plt>
  403f24:	cmn	x0, #0x1
  403f28:	b.ne	403f04 <ferror@plt+0x2804>  // b.any
  403f2c:	bl	4016b0 <__errno_location@plt>
  403f30:	ldr	w8, [x0]
  403f34:	cmp	w8, #0x7
  403f38:	b.ne	403f84 <ferror@plt+0x2884>  // b.any
  403f3c:	lsl	x22, x20, #1
  403f40:	mov	x23, x0
  403f44:	cmp	x22, x20
  403f48:	b.ls	403f8c <ferror@plt+0x288c>  // b.plast
  403f4c:	ldr	x25, [sp, #16]
  403f50:	mov	x0, x19
  403f54:	mov	x1, x22
  403f58:	bl	401520 <realloc@plt>
  403f5c:	cbz	x0, 403f8c <ferror@plt+0x288c>
  403f60:	sub	x9, x25, x19
  403f64:	add	x10, x0, x9
  403f68:	mvn	x9, x9
  403f6c:	mov	w8, wzr
  403f70:	add	x9, x22, x9
  403f74:	mov	x20, x22
  403f78:	mov	x19, x0
  403f7c:	stp	x9, x10, [sp, #8]
  403f80:	b	403f08 <ferror@plt+0x2808>
  403f84:	mov	w8, #0x4                   	// #4
  403f88:	b	403f08 <ferror@plt+0x2808>
  403f8c:	str	w24, [x23]
  403f90:	mov	w8, #0x4                   	// #4
  403f94:	b	403f08 <ferror@plt+0x2808>
  403f98:	bl	4016b0 <__errno_location@plt>
  403f9c:	mov	w8, #0xc                   	// #12
  403fa0:	str	w8, [x0]
  403fa4:	b	404018 <ferror@plt+0x2918>
  403fa8:	cmp	w8, #0x5
  403fac:	b.ne	403ff4 <ferror@plt+0x28f4>  // b.any
  403fb0:	ldr	x9, [sp, #16]
  403fb4:	mov	w8, wzr
  403fb8:	add	x10, x9, #0x1
  403fbc:	str	x10, [sp, #16]
  403fc0:	strb	wzr, [x9]
  403fc4:	ldr	x9, [sp, #16]
  403fc8:	sub	x1, x9, x19
  403fcc:	cmp	w8, #0x4
  403fd0:	b.ne	403ffc <ferror@plt+0x28fc>  // b.any
  403fd4:	bl	4016b0 <__errno_location@plt>
  403fd8:	ldr	w21, [x0]
  403fdc:	mov	x20, x0
  403fe0:	mov	x0, x19
  403fe4:	bl	4015f0 <free@plt>
  403fe8:	mov	x19, xzr
  403fec:	str	w21, [x20]
  403ff0:	b	404018 <ferror@plt+0x2918>
  403ff4:	cmp	w8, #0x4
  403ff8:	b.eq	403fd4 <ferror@plt+0x28d4>  // b.none
  403ffc:	cbnz	w8, 404018 <ferror@plt+0x2918>
  404000:	cmp	x1, x20
  404004:	b.cs	404018 <ferror@plt+0x2918>  // b.hs, b.nlast
  404008:	mov	x0, x19
  40400c:	bl	401520 <realloc@plt>
  404010:	cmp	x0, #0x0
  404014:	csel	x19, x19, x0, eq  // eq = none
  404018:	mov	x0, x19
  40401c:	ldp	x20, x19, [sp, #96]
  404020:	ldp	x22, x21, [sp, #80]
  404024:	ldp	x24, x23, [sp, #64]
  404028:	ldr	x25, [sp, #48]
  40402c:	ldp	x29, x30, [sp, #32]
  404030:	add	sp, sp, #0x70
  404034:	ret
  404038:	stp	x29, x30, [sp, #-48]!
  40403c:	stp	x22, x21, [sp, #16]
  404040:	stp	x20, x19, [sp, #32]
  404044:	ldrb	w8, [x0]
  404048:	mov	x19, x0
  40404c:	mov	x29, sp
  404050:	cbz	w8, 4040c4 <ferror@plt+0x29c4>
  404054:	mov	x21, x1
  404058:	mov	x0, x1
  40405c:	mov	x1, x2
  404060:	mov	x20, x2
  404064:	bl	402e54 <ferror@plt+0x1754>
  404068:	cbz	w0, 4040c4 <ferror@plt+0x29c4>
  40406c:	mov	x0, x20
  404070:	mov	x1, x21
  404074:	bl	401650 <iconv_open@plt>
  404078:	cmn	x0, #0x1
  40407c:	b.eq	4040e4 <ferror@plt+0x29e4>  // b.none
  404080:	mov	x20, x0
  404084:	mov	x0, x19
  404088:	mov	x1, x20
  40408c:	bl	403dec <ferror@plt+0x26ec>
  404090:	mov	x19, x0
  404094:	cbz	x0, 4040ec <ferror@plt+0x29ec>
  404098:	mov	x0, x20
  40409c:	bl	401410 <iconv_close@plt>
  4040a0:	tbz	w0, #31, 404104 <ferror@plt+0x2a04>
  4040a4:	bl	4016b0 <__errno_location@plt>
  4040a8:	ldr	w21, [x0]
  4040ac:	mov	x20, x0
  4040b0:	mov	x0, x19
  4040b4:	bl	4015f0 <free@plt>
  4040b8:	mov	x19, xzr
  4040bc:	str	w21, [x20]
  4040c0:	b	404104 <ferror@plt+0x2a04>
  4040c4:	mov	x0, x19
  4040c8:	bl	401540 <strdup@plt>
  4040cc:	mov	x19, x0
  4040d0:	cbnz	x0, 404104 <ferror@plt+0x2a04>
  4040d4:	bl	4016b0 <__errno_location@plt>
  4040d8:	mov	w8, #0xc                   	// #12
  4040dc:	str	w8, [x0]
  4040e0:	b	404104 <ferror@plt+0x2a04>
  4040e4:	mov	x19, xzr
  4040e8:	b	404104 <ferror@plt+0x2a04>
  4040ec:	bl	4016b0 <__errno_location@plt>
  4040f0:	ldr	w22, [x0]
  4040f4:	mov	x21, x0
  4040f8:	mov	x0, x20
  4040fc:	bl	401410 <iconv_close@plt>
  404100:	str	w22, [x21]
  404104:	mov	x0, x19
  404108:	ldp	x20, x19, [sp, #32]
  40410c:	ldp	x22, x21, [sp, #16]
  404110:	ldp	x29, x30, [sp], #48
  404114:	ret
  404118:	stp	x29, x30, [sp, #-32]!
  40411c:	stp	x20, x19, [sp, #16]
  404120:	mov	x19, x1
  404124:	mov	w1, wzr
  404128:	mov	x2, x19
  40412c:	mov	x29, sp
  404130:	mov	x20, x0
  404134:	bl	401660 <memchr@plt>
  404138:	sub	x8, x0, x20
  40413c:	cmp	x0, #0x0
  404140:	csinc	x0, x19, x8, eq  // eq = none
  404144:	ldp	x20, x19, [sp, #16]
  404148:	ldp	x29, x30, [sp], #32
  40414c:	ret
  404150:	sub	sp, sp, #0x40
  404154:	stp	x29, x30, [sp, #16]
  404158:	add	x29, sp, #0x10
  40415c:	cmp	x0, #0x0
  404160:	sub	x8, x29, #0x4
  404164:	stp	x20, x19, [sp, #48]
  404168:	csel	x20, x8, x0, eq  // eq = none
  40416c:	mov	x0, x20
  404170:	stp	x22, x21, [sp, #32]
  404174:	mov	x22, x2
  404178:	mov	x19, x1
  40417c:	bl	401390 <mbrtowc@plt>
  404180:	mov	x21, x0
  404184:	cbz	x22, 4041a8 <ferror@plt+0x2aa8>
  404188:	cmn	x21, #0x2
  40418c:	b.cc	4041a8 <ferror@plt+0x2aa8>  // b.lo, b.ul, b.last
  404190:	mov	w0, wzr
  404194:	bl	404364 <ferror@plt+0x2c64>
  404198:	tbnz	w0, #0, 4041a8 <ferror@plt+0x2aa8>
  40419c:	ldrb	w8, [x19]
  4041a0:	mov	w21, #0x1                   	// #1
  4041a4:	str	w8, [x20]
  4041a8:	mov	x0, x21
  4041ac:	ldp	x20, x19, [sp, #48]
  4041b0:	ldp	x22, x21, [sp, #32]
  4041b4:	ldp	x29, x30, [sp, #16]
  4041b8:	add	sp, sp, #0x40
  4041bc:	ret
  4041c0:	sub	w9, w0, #0x41
  4041c4:	mov	w8, w0
  4041c8:	cmp	w9, #0x39
  4041cc:	mov	w0, #0x1                   	// #1
  4041d0:	b.hi	4041e8 <ferror@plt+0x2ae8>  // b.pmore
  4041d4:	mov	w10, #0x1                   	// #1
  4041d8:	lsl	x9, x10, x9
  4041dc:	tst	x9, #0x3ffffff03ffffff
  4041e0:	b.eq	4041e8 <ferror@plt+0x2ae8>  // b.none
  4041e4:	ret
  4041e8:	sub	w8, w8, #0x30
  4041ec:	cmp	w8, #0xa
  4041f0:	b.cc	4041e4 <ferror@plt+0x2ae4>  // b.lo, b.ul, b.last
  4041f4:	mov	w0, wzr
  4041f8:	ret
  4041fc:	sub	w8, w0, #0x41
  404200:	cmp	w8, #0x39
  404204:	b.hi	404218 <ferror@plt+0x2b18>  // b.pmore
  404208:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  40420c:	lsr	x8, x9, x8
  404210:	and	w0, w8, #0x1
  404214:	ret
  404218:	mov	w0, wzr
  40421c:	ret
  404220:	cmp	w0, #0x80
  404224:	cset	w0, cc  // cc = lo, ul, last
  404228:	ret
  40422c:	cmp	w0, #0x20
  404230:	cset	w8, eq  // eq = none
  404234:	cmp	w0, #0x9
  404238:	cset	w9, eq  // eq = none
  40423c:	orr	w0, w8, w9
  404240:	ret
  404244:	mov	w8, w0
  404248:	cmp	w0, #0x20
  40424c:	mov	w0, #0x1                   	// #1
  404250:	b.cs	404258 <ferror@plt+0x2b58>  // b.hs, b.nlast
  404254:	ret
  404258:	cmp	w8, #0x7f
  40425c:	b.eq	404254 <ferror@plt+0x2b54>  // b.none
  404260:	mov	w0, wzr
  404264:	ret
  404268:	sub	w8, w0, #0x30
  40426c:	cmp	w8, #0xa
  404270:	cset	w0, cc  // cc = lo, ul, last
  404274:	ret
  404278:	sub	w8, w0, #0x21
  40427c:	cmp	w8, #0x5e
  404280:	cset	w0, cc  // cc = lo, ul, last
  404284:	ret
  404288:	sub	w8, w0, #0x61
  40428c:	cmp	w8, #0x1a
  404290:	cset	w0, cc  // cc = lo, ul, last
  404294:	ret
  404298:	sub	w8, w0, #0x20
  40429c:	cmp	w8, #0x5f
  4042a0:	cset	w0, cc  // cc = lo, ul, last
  4042a4:	ret
  4042a8:	sub	w8, w0, #0x21
  4042ac:	cmp	w8, #0x5d
  4042b0:	b.hi	4042d4 <ferror@plt+0x2bd4>  // b.pmore
  4042b4:	adrp	x9, 404000 <ferror@plt+0x2900>
  4042b8:	add	x9, x9, #0xdf0
  4042bc:	adr	x10, 4042d0 <ferror@plt+0x2bd0>
  4042c0:	ldrb	w11, [x9, x8]
  4042c4:	add	x10, x10, x11, lsl #2
  4042c8:	mov	w0, #0x1                   	// #1
  4042cc:	br	x10
  4042d0:	ret
  4042d4:	mov	w0, wzr
  4042d8:	ret
  4042dc:	sub	w8, w0, #0x9
  4042e0:	cmp	w8, #0x17
  4042e4:	b.hi	4042fc <ferror@plt+0x2bfc>  // b.pmore
  4042e8:	mov	w9, #0x1f                  	// #31
  4042ec:	movk	w9, #0x80, lsl #16
  4042f0:	lsr	w8, w9, w8
  4042f4:	and	w0, w8, #0x1
  4042f8:	ret
  4042fc:	mov	w0, wzr
  404300:	ret
  404304:	sub	w8, w0, #0x41
  404308:	cmp	w8, #0x1a
  40430c:	cset	w0, cc  // cc = lo, ul, last
  404310:	ret
  404314:	sub	w8, w0, #0x30
  404318:	cmp	w8, #0x36
  40431c:	b.hi	404334 <ferror@plt+0x2c34>  // b.pmore
  404320:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  404324:	movk	x9, #0x3ff
  404328:	lsr	x8, x9, x8
  40432c:	and	w0, w8, #0x1
  404330:	ret
  404334:	mov	w0, wzr
  404338:	ret
  40433c:	sub	w8, w0, #0x41
  404340:	add	w9, w0, #0x20
  404344:	cmp	w8, #0x1a
  404348:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  40434c:	ret
  404350:	sub	w8, w0, #0x61
  404354:	sub	w9, w0, #0x20
  404358:	cmp	w8, #0x1a
  40435c:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  404360:	ret
  404364:	stp	x29, x30, [sp, #-32]!
  404368:	mov	x1, xzr
  40436c:	str	x19, [sp, #16]
  404370:	mov	x29, sp
  404374:	bl	4016f0 <setlocale@plt>
  404378:	cbz	x0, 4043a4 <ferror@plt+0x2ca4>
  40437c:	adrp	x1, 404000 <ferror@plt+0x2900>
  404380:	add	x1, x1, #0xe4e
  404384:	mov	x19, x0
  404388:	bl	4015b0 <strcmp@plt>
  40438c:	cbz	w0, 4043ac <ferror@plt+0x2cac>
  404390:	adrp	x1, 404000 <ferror@plt+0x2900>
  404394:	add	x1, x1, #0xe50
  404398:	mov	x0, x19
  40439c:	bl	4015b0 <strcmp@plt>
  4043a0:	cbz	w0, 4043ac <ferror@plt+0x2cac>
  4043a4:	mov	w0, #0x1                   	// #1
  4043a8:	b	4043b0 <ferror@plt+0x2cb0>
  4043ac:	mov	w0, wzr
  4043b0:	ldr	x19, [sp, #16]
  4043b4:	ldp	x29, x30, [sp], #32
  4043b8:	ret
  4043bc:	cmn	x0, #0x21
  4043c0:	b.hi	4043fc <ferror@plt+0x2cfc>  // b.pmore
  4043c4:	stp	x29, x30, [sp, #-16]!
  4043c8:	add	x0, x0, #0x20
  4043cc:	mov	x29, sp
  4043d0:	bl	4014a0 <malloc@plt>
  4043d4:	cbz	x0, 404404 <ferror@plt+0x2d04>
  4043d8:	add	x10, x0, #0x10
  4043dc:	and	x10, x10, #0xffffffffffffffe0
  4043e0:	mov	x8, x0
  4043e4:	orr	x0, x10, #0x10
  4043e8:	mov	w9, wzr
  4043ec:	sub	w8, w0, w8
  4043f0:	sturb	w8, [x0, #-1]
  4043f4:	ldp	x29, x30, [sp], #16
  4043f8:	cbz	w9, 404400 <ferror@plt+0x2d00>
  4043fc:	mov	x0, xzr
  404400:	ret
  404404:	mov	w9, #0x1                   	// #1
  404408:	ldp	x29, x30, [sp], #16
  40440c:	cbnz	w9, 4043fc <ferror@plt+0x2cfc>
  404410:	b	404400 <ferror@plt+0x2d00>
  404414:	stp	x29, x30, [sp, #-16]!
  404418:	tst	x0, #0xf
  40441c:	mov	x29, sp
  404420:	b.ne	40443c <ferror@plt+0x2d3c>  // b.any
  404424:	tbz	w0, #4, 404434 <ferror@plt+0x2d34>
  404428:	ldurb	w8, [x0, #-1]
  40442c:	sub	x0, x0, x8
  404430:	bl	4015f0 <free@plt>
  404434:	ldp	x29, x30, [sp], #16
  404438:	ret
  40443c:	bl	401570 <abort@plt>
  404440:	stp	x29, x30, [sp, #-32]!
  404444:	str	x19, [sp, #16]
  404448:	mov	x29, sp
  40444c:	mov	w19, w0
  404450:	bl	4014b0 <wcwidth@plt>
  404454:	tbz	w0, #31, 404468 <ferror@plt+0x2d68>
  404458:	mov	w0, w19
  40445c:	bl	401450 <iswcntrl@plt>
  404460:	cmp	w0, #0x0
  404464:	cset	w0, eq  // eq = none
  404468:	ldr	x19, [sp, #16]
  40446c:	ldp	x29, x30, [sp], #32
  404470:	ret
  404474:	stp	x29, x30, [sp, #-48]!
  404478:	str	x21, [sp, #16]
  40447c:	stp	x20, x19, [sp, #32]
  404480:	mov	x19, x1
  404484:	ldr	x21, [x1], #24
  404488:	mov	x20, x0
  40448c:	mov	x29, sp
  404490:	cmp	x21, x1
  404494:	b.ne	4044a8 <ferror@plt+0x2da8>  // b.any
  404498:	ldr	x2, [x19, #8]
  40449c:	add	x21, x20, #0x18
  4044a0:	mov	x0, x21
  4044a4:	bl	4013a0 <memcpy@plt>
  4044a8:	str	x21, [x20]
  4044ac:	ldr	x8, [x19, #8]
  4044b0:	str	x8, [x20, #8]
  4044b4:	ldrb	w8, [x19, #16]
  4044b8:	strb	w8, [x20, #16]
  4044bc:	cbz	w8, 4044c8 <ferror@plt+0x2dc8>
  4044c0:	ldr	w8, [x19, #20]
  4044c4:	str	w8, [x20, #20]
  4044c8:	ldp	x20, x19, [sp, #32]
  4044cc:	ldr	x21, [sp, #16]
  4044d0:	ldp	x29, x30, [sp], #48
  4044d4:	ret
  4044d8:	lsr	w8, w0, #3
  4044dc:	adrp	x9, 404000 <ferror@plt+0x2900>
  4044e0:	and	x8, x8, #0x1c
  4044e4:	add	x9, x9, #0xe58
  4044e8:	ldr	w8, [x9, x8]
  4044ec:	lsr	w8, w8, w0
  4044f0:	and	w0, w8, #0x1
  4044f4:	ret
  4044f8:	sub	sp, sp, #0x60
  4044fc:	stp	x29, x30, [sp, #64]
  404500:	str	x19, [sp, #80]
  404504:	add	x29, sp, #0x40
  404508:	mov	x19, x0
  40450c:	bl	401610 <__ctype_get_mb_cur_max@plt>
  404510:	cmp	x0, #0x2
  404514:	b.cc	404578 <ferror@plt+0x2e78>  // b.lo, b.ul, b.last
  404518:	mov	x0, sp
  40451c:	str	x19, [sp, #16]
  404520:	strb	wzr, [sp]
  404524:	stur	xzr, [sp, #4]
  404528:	strb	wzr, [sp, #12]
  40452c:	bl	4039a8 <ferror@plt+0x22a8>
  404530:	ldrb	w8, [sp, #32]
  404534:	cbz	w8, 404544 <ferror@plt+0x2e44>
  404538:	ldr	w8, [sp, #36]
  40453c:	mov	x19, xzr
  404540:	cbz	w8, 404584 <ferror@plt+0x2e84>
  404544:	mov	x19, xzr
  404548:	ldp	x9, x8, [sp, #16]
  40454c:	mov	x0, sp
  404550:	add	x19, x19, #0x1
  404554:	strb	wzr, [sp, #12]
  404558:	add	x8, x9, x8
  40455c:	str	x8, [sp, #16]
  404560:	bl	4039a8 <ferror@plt+0x22a8>
  404564:	ldrb	w9, [sp, #32]
  404568:	ldr	w8, [sp, #36]
  40456c:	cbz	w9, 404548 <ferror@plt+0x2e48>
  404570:	cbnz	w8, 404548 <ferror@plt+0x2e48>
  404574:	b	404584 <ferror@plt+0x2e84>
  404578:	mov	x0, x19
  40457c:	bl	4013c0 <strlen@plt>
  404580:	mov	x19, x0
  404584:	mov	x0, x19
  404588:	ldr	x19, [sp, #80]
  40458c:	ldp	x29, x30, [sp, #64]
  404590:	add	sp, sp, #0x60
  404594:	ret
  404598:	stp	x29, x30, [sp, #-64]!
  40459c:	mov	x29, sp
  4045a0:	stp	x19, x20, [sp, #16]
  4045a4:	adrp	x20, 415000 <ferror@plt+0x13900>
  4045a8:	add	x20, x20, #0xdf0
  4045ac:	stp	x21, x22, [sp, #32]
  4045b0:	adrp	x21, 415000 <ferror@plt+0x13900>
  4045b4:	add	x21, x21, #0xde8
  4045b8:	sub	x20, x20, x21
  4045bc:	mov	w22, w0
  4045c0:	stp	x23, x24, [sp, #48]
  4045c4:	mov	x23, x1
  4045c8:	mov	x24, x2
  4045cc:	bl	401358 <mbrtowc@plt-0x38>
  4045d0:	cmp	xzr, x20, asr #3
  4045d4:	b.eq	404600 <ferror@plt+0x2f00>  // b.none
  4045d8:	asr	x20, x20, #3
  4045dc:	mov	x19, #0x0                   	// #0
  4045e0:	ldr	x3, [x21, x19, lsl #3]
  4045e4:	mov	x2, x24
  4045e8:	add	x19, x19, #0x1
  4045ec:	mov	x1, x23
  4045f0:	mov	w0, w22
  4045f4:	blr	x3
  4045f8:	cmp	x20, x19
  4045fc:	b.ne	4045e0 <ferror@plt+0x2ee0>  // b.any
  404600:	ldp	x19, x20, [sp, #16]
  404604:	ldp	x21, x22, [sp, #32]
  404608:	ldp	x23, x24, [sp, #48]
  40460c:	ldp	x29, x30, [sp], #64
  404610:	ret
  404614:	nop
  404618:	ret
  40461c:	nop
  404620:	adrp	x2, 416000 <ferror@plt+0x14900>
  404624:	mov	x1, #0x0                   	// #0
  404628:	ldr	x2, [x2, #456]
  40462c:	b	401430 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404630 <.fini>:
  404630:	stp	x29, x30, [sp, #-16]!
  404634:	mov	x29, sp
  404638:	ldp	x29, x30, [sp], #16
  40463c:	ret
