

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Wed May 26 17:19:05 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.60|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3668|  3668|  3668|  3668|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_dct_1d2_fu_171  |dct_1d2  |  209|  209|  209|  209|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |                         |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop           |  1688|  1688|       211|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop   |   144|   144|        18|          -|          -|     8|    no    |
        | + Xpose_Row_Inner_Loop  |    16|    16|         2|          -|          -|     8|    no    |
        |- Col_DCT_Loop           |  1688|  1688|       211|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop   |   144|   144|        18|          -|          -|     8|    no    |
        | + Xpose_Col_Inner_Loop  |    16|    16|         2|          -|          -|     8|    no    |
        +-------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	5  / (!tmp_2)
	7  / (tmp_2)
5 --> 
	6  / (!tmp_5)
	4  / (tmp_5)
6 --> 
	5  / true
7 --> 
	8  / (!tmp_4)
	9  / (tmp_4)
8 --> 
	7  / true
9 --> 
	10  / (!tmp_8)
10 --> 
	11  / (!tmp_1)
	9  / (tmp_1)
11 --> 
	10  / true
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: row_outbuf (4)  [1/1] 3.25ns
:0  %row_outbuf = alloca [64 x i16], align 2

ST_1: col_outbuf (5)  [1/1] 3.25ns
:1  %col_outbuf = alloca [64 x i16], align 2

ST_1: col_inbuf (6)  [1/1] 3.25ns  loc: dct.c:27
:2  %col_inbuf = alloca [64 x i16], align 2

ST_1: StgValue_15 (7)  [1/1] 1.77ns  loc: dct.c:32
:3  br label %1


 <State 2>: 3.10ns
ST_2: i (9)  [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

ST_2: tmp (10)  [1/1] 3.10ns  loc: dct.c:32
:1  %tmp = icmp eq i4 %i, -8

ST_2: empty (11)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_4 (12)  [1/1] 2.62ns  loc: dct.c:32
:3  %i_4 = add i4 %i, 1

ST_2: StgValue_20 (13)  [1/1] 0.00ns  loc: dct.c:32
:4  br i1 %tmp, label %.preheader2.preheader, label %2

ST_2: StgValue_21 (16)  [2/2] 1.77ns  loc: dct.c:33
:1  call fastcc void @dct_1d2([64 x i16]* %in_block, i4 %i, [64 x i16]* %row_outbuf, i4 %i)

ST_2: StgValue_22 (19)  [1/1] 1.77ns  loc: dct.c:37
.preheader2.preheader:0  br label %.preheader2


 <State 3>: 0.00ns
ST_3: StgValue_23 (15)  [1/1] 0.00ns  loc: dct.c:32
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind

ST_3: StgValue_24 (16)  [1/2] 0.00ns  loc: dct.c:33
:1  call fastcc void @dct_1d2([64 x i16]* %in_block, i4 %i, [64 x i16]* %row_outbuf, i4 %i)

ST_3: StgValue_25 (17)  [1/1] 0.00ns  loc: dct.c:32
:2  br label %1


 <State 4>: 3.10ns
ST_4: j (21)  [1/1] 0.00ns
.preheader2:0  %j = phi i4 [ %j_2, %6 ], [ 0, %.preheader2.preheader ]

ST_4: tmp_2 (22)  [1/1] 3.10ns  loc: dct.c:37
.preheader2:1  %tmp_2 = icmp eq i4 %j, -8

ST_4: empty_5 (23)  [1/1] 0.00ns
.preheader2:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: j_2 (24)  [1/1] 2.62ns  loc: dct.c:37
.preheader2:3  %j_2 = add i4 %j, 1

ST_4: StgValue_30 (25)  [1/1] 0.00ns  loc: dct.c:37
.preheader2:4  br i1 %tmp_2, label %.preheader1.preheader, label %3

ST_4: StgValue_31 (27)  [1/1] 0.00ns  loc: dct.c:38
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str3) nounwind

ST_4: tmp_s (28)  [1/1] 0.00ns  loc: dct.c:38
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str3)

ST_4: tmp_3_cast (29)  [1/1] 0.00ns  loc: dct.c:37
:2  %tmp_3_cast = zext i4 %j to i8

ST_4: tmp_3 (30)  [1/1] 0.00ns  loc: dct.c:37
:3  %tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j, i3 0)

ST_4: tmp_12_cast (31)  [1/1] 0.00ns  loc: dct.c:39
:4  %tmp_12_cast = zext i7 %tmp_3 to i8

ST_4: StgValue_36 (32)  [1/1] 1.77ns  loc: dct.c:39
:5  br label %4

ST_4: StgValue_37 (57)  [1/1] 1.77ns  loc: dct.c:43
.preheader1.preheader:0  br label %.preheader1


 <State 5>: 6.01ns
ST_5: i_1 (34)  [1/1] 0.00ns
:0  %i_1 = phi i4 [ 0, %3 ], [ %i_6, %5 ]

ST_5: tmp_5 (35)  [1/1] 3.10ns  loc: dct.c:39
:1  %tmp_5 = icmp eq i4 %i_1, -8

ST_5: empty_6 (36)  [1/1] 0.00ns
:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_5: i_6 (37)  [1/1] 2.62ns  loc: dct.c:39
:3  %i_6 = add i4 %i_1, 1

ST_5: StgValue_42 (38)  [1/1] 0.00ns  loc: dct.c:39
:4  br i1 %tmp_5, label %6, label %5

ST_5: tmp_7_cast (41)  [1/1] 0.00ns  loc: dct.c:40
:1  %tmp_7_cast = zext i4 %i_1 to i8

ST_5: tmp_7 (42)  [1/1] 2.75ns  loc: dct.c:40
:2  %tmp_7 = add i8 %tmp_7_cast, %tmp_12_cast

ST_5: tmp_9 (45)  [1/1] 0.00ns  loc: dct.c:39
:5  %tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1, i3 0)

ST_5: tmp_15_cast (46)  [1/1] 0.00ns  loc: dct.c:40
:6  %tmp_15_cast = zext i7 %tmp_9 to i8

ST_5: tmp_10 (47)  [1/1] 2.75ns  loc: dct.c:40
:7  %tmp_10 = add i8 %tmp_3_cast, %tmp_15_cast

ST_5: tmp_16_cast (48)  [1/1] 0.00ns  loc: dct.c:40
:8  %tmp_16_cast = zext i8 %tmp_10 to i64

ST_5: row_outbuf_addr (49)  [1/1] 0.00ns  loc: dct.c:40
:9  %row_outbuf_addr = getelementptr [64 x i16]* %row_outbuf, i64 0, i64 %tmp_16_cast

ST_5: row_outbuf_load (50)  [2/2] 3.25ns  loc: dct.c:40
:10  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_5: empty_7 (54)  [1/1] 0.00ns  loc: dct.c:40
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str3, i32 %tmp_s)

ST_5: StgValue_52 (55)  [1/1] 0.00ns  loc: dct.c:37
:1  br label %.preheader2


 <State 6>: 6.51ns
ST_6: StgValue_53 (40)  [1/1] 0.00ns  loc: dct.c:40
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str4) nounwind

ST_6: tmp_13_cast (43)  [1/1] 0.00ns  loc: dct.c:40
:3  %tmp_13_cast = zext i8 %tmp_7 to i64

ST_6: col_inbuf_addr (44)  [1/1] 0.00ns  loc: dct.c:40
:4  %col_inbuf_addr = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_13_cast

ST_6: row_outbuf_load (50)  [1/2] 3.25ns  loc: dct.c:40
:10  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_6: StgValue_57 (51)  [1/1] 3.25ns  loc: dct.c:40
:11  store i16 %row_outbuf_load, i16* %col_inbuf_addr, align 2

ST_6: StgValue_58 (52)  [1/1] 0.00ns  loc: dct.c:39
:12  br label %4


 <State 7>: 3.10ns
ST_7: i_2 (59)  [1/1] 0.00ns
.preheader1:0  %i_2 = phi i4 [ %i_5, %7 ], [ 0, %.preheader1.preheader ]

ST_7: tmp_4 (60)  [1/1] 3.10ns  loc: dct.c:43
.preheader1:1  %tmp_4 = icmp eq i4 %i_2, -8

ST_7: empty_8 (61)  [1/1] 0.00ns
.preheader1:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_7: i_5 (62)  [1/1] 2.62ns  loc: dct.c:43
.preheader1:3  %i_5 = add i4 %i_2, 1

ST_7: StgValue_63 (63)  [1/1] 0.00ns  loc: dct.c:43
.preheader1:4  br i1 %tmp_4, label %.preheader.preheader, label %7

ST_7: StgValue_64 (66)  [2/2] 1.77ns  loc: dct.c:44
:1  call fastcc void @dct_1d2([64 x i16]* %col_inbuf, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)

ST_7: StgValue_65 (69)  [1/1] 1.77ns  loc: dct.c:48
.preheader.preheader:0  br label %.preheader


 <State 8>: 0.00ns
ST_8: StgValue_66 (65)  [1/1] 0.00ns  loc: dct.c:43
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind

ST_8: StgValue_67 (66)  [1/2] 0.00ns  loc: dct.c:44
:1  call fastcc void @dct_1d2([64 x i16]* %col_inbuf, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)

ST_8: StgValue_68 (67)  [1/1] 0.00ns  loc: dct.c:43
:2  br label %.preheader1


 <State 9>: 3.10ns
ST_9: j_1 (71)  [1/1] 0.00ns
.preheader:0  %j_1 = phi i4 [ %j_3, %11 ], [ 0, %.preheader.preheader ]

ST_9: tmp_8 (72)  [1/1] 3.10ns  loc: dct.c:48
.preheader:1  %tmp_8 = icmp eq i4 %j_1, -8

ST_9: empty_9 (73)  [1/1] 0.00ns
.preheader:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_9: j_3 (74)  [1/1] 2.62ns  loc: dct.c:48
.preheader:3  %j_3 = add i4 %j_1, 1

ST_9: StgValue_73 (75)  [1/1] 0.00ns  loc: dct.c:48
.preheader:4  br i1 %tmp_8, label %12, label %8

ST_9: StgValue_74 (77)  [1/1] 0.00ns  loc: dct.c:49
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str6) nounwind

ST_9: tmp_6 (78)  [1/1] 0.00ns  loc: dct.c:49
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str6)

ST_9: tmp_9_cast (79)  [1/1] 0.00ns  loc: dct.c:48
:2  %tmp_9_cast = zext i4 %j_1 to i8

ST_9: tmp_11 (80)  [1/1] 0.00ns  loc: dct.c:48
:3  %tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_1, i3 0)

ST_9: tmp_18_cast (81)  [1/1] 0.00ns  loc: dct.c:50
:4  %tmp_18_cast = zext i7 %tmp_11 to i8

ST_9: StgValue_79 (82)  [1/1] 1.77ns  loc: dct.c:50
:5  br label %9

ST_9: StgValue_80 (107)  [1/1] 0.00ns  loc: dct.c:52
:0  ret void


 <State 10>: 6.01ns
ST_10: i_3 (84)  [1/1] 0.00ns
:0  %i_3 = phi i4 [ 0, %8 ], [ %i_7, %10 ]

ST_10: tmp_1 (85)  [1/1] 3.10ns  loc: dct.c:50
:1  %tmp_1 = icmp eq i4 %i_3, -8

ST_10: empty_10 (86)  [1/1] 0.00ns
:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_10: i_7 (87)  [1/1] 2.62ns  loc: dct.c:50
:3  %i_7 = add i4 %i_3, 1

ST_10: StgValue_85 (88)  [1/1] 0.00ns  loc: dct.c:50
:4  br i1 %tmp_1, label %11, label %10

ST_10: tmp_10_cast (91)  [1/1] 0.00ns  loc: dct.c:51
:1  %tmp_10_cast = zext i4 %i_3 to i8

ST_10: tmp_12 (92)  [1/1] 2.75ns  loc: dct.c:51
:2  %tmp_12 = add i8 %tmp_10_cast, %tmp_18_cast

ST_10: tmp_13 (95)  [1/1] 0.00ns  loc: dct.c:50
:5  %tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3, i3 0)

ST_10: tmp_21_cast (96)  [1/1] 0.00ns  loc: dct.c:51
:6  %tmp_21_cast = zext i7 %tmp_13 to i8

ST_10: tmp_14 (97)  [1/1] 2.75ns  loc: dct.c:51
:7  %tmp_14 = add i8 %tmp_9_cast, %tmp_21_cast

ST_10: tmp_22_cast (98)  [1/1] 0.00ns  loc: dct.c:51
:8  %tmp_22_cast = zext i8 %tmp_14 to i64

ST_10: col_outbuf_addr (99)  [1/1] 0.00ns  loc: dct.c:51
:9  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %tmp_22_cast

ST_10: col_outbuf_load (100)  [2/2] 3.25ns  loc: dct.c:51
:10  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_10: empty_11 (104)  [1/1] 0.00ns  loc: dct.c:51
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str6, i32 %tmp_6)

ST_10: StgValue_95 (105)  [1/1] 0.00ns  loc: dct.c:48
:1  br label %.preheader


 <State 11>: 6.51ns
ST_11: StgValue_96 (90)  [1/1] 0.00ns  loc: dct.c:51
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str7) nounwind

ST_11: tmp_19_cast (93)  [1/1] 0.00ns  loc: dct.c:51
:3  %tmp_19_cast = zext i8 %tmp_12 to i64

ST_11: out_block_addr (94)  [1/1] 0.00ns  loc: dct.c:51
:4  %out_block_addr = getelementptr [64 x i16]* %out_block, i64 0, i64 %tmp_19_cast

ST_11: col_outbuf_load (100)  [1/2] 3.25ns  loc: dct.c:51
:10  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_11: StgValue_100 (101)  [1/1] 3.25ns  loc: dct.c:51
:11  store i16 %col_outbuf_load, i16* %out_block_addr, align 2

ST_11: StgValue_101 (102)  [1/1] 0.00ns  loc: dct.c:50
:12  br label %9



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf      (alloca           ) [ 001111100000]
col_outbuf      (alloca           ) [ 001111111111]
col_inbuf       (alloca           ) [ 001111111000]
StgValue_15     (br               ) [ 011100000000]
i               (phi              ) [ 001100000000]
tmp             (icmp             ) [ 001100000000]
empty           (speclooptripcount) [ 000000000000]
i_4             (add              ) [ 011100000000]
StgValue_20     (br               ) [ 000000000000]
StgValue_22     (br               ) [ 001111100000]
StgValue_23     (specloopname     ) [ 000000000000]
StgValue_24     (call             ) [ 000000000000]
StgValue_25     (br               ) [ 011100000000]
j               (phi              ) [ 000010000000]
tmp_2           (icmp             ) [ 000011100000]
empty_5         (speclooptripcount) [ 000000000000]
j_2             (add              ) [ 001011100000]
StgValue_30     (br               ) [ 000000000000]
StgValue_31     (specloopname     ) [ 000000000000]
tmp_s           (specregionbegin  ) [ 000001100000]
tmp_3_cast      (zext             ) [ 000001100000]
tmp_3           (bitconcatenate   ) [ 000000000000]
tmp_12_cast     (zext             ) [ 000001100000]
StgValue_36     (br               ) [ 000011100000]
StgValue_37     (br               ) [ 000011111000]
i_1             (phi              ) [ 000001000000]
tmp_5           (icmp             ) [ 000011100000]
empty_6         (speclooptripcount) [ 000000000000]
i_6             (add              ) [ 000011100000]
StgValue_42     (br               ) [ 000000000000]
tmp_7_cast      (zext             ) [ 000000000000]
tmp_7           (add              ) [ 000000100000]
tmp_9           (bitconcatenate   ) [ 000000000000]
tmp_15_cast     (zext             ) [ 000000000000]
tmp_10          (add              ) [ 000000000000]
tmp_16_cast     (zext             ) [ 000000000000]
row_outbuf_addr (getelementptr    ) [ 000000100000]
empty_7         (specregionend    ) [ 000000000000]
StgValue_52     (br               ) [ 001011100000]
StgValue_53     (specloopname     ) [ 000000000000]
tmp_13_cast     (zext             ) [ 000000000000]
col_inbuf_addr  (getelementptr    ) [ 000000000000]
row_outbuf_load (load             ) [ 000000000000]
StgValue_57     (store            ) [ 000000000000]
StgValue_58     (br               ) [ 000011100000]
i_2             (phi              ) [ 000000011000]
tmp_4           (icmp             ) [ 000000011000]
empty_8         (speclooptripcount) [ 000000000000]
i_5             (add              ) [ 000010011000]
StgValue_63     (br               ) [ 000000000000]
StgValue_65     (br               ) [ 000000011111]
StgValue_66     (specloopname     ) [ 000000000000]
StgValue_67     (call             ) [ 000000000000]
StgValue_68     (br               ) [ 000010011000]
j_1             (phi              ) [ 000000000100]
tmp_8           (icmp             ) [ 000000000111]
empty_9         (speclooptripcount) [ 000000000000]
j_3             (add              ) [ 000000010111]
StgValue_73     (br               ) [ 000000000000]
StgValue_74     (specloopname     ) [ 000000000000]
tmp_6           (specregionbegin  ) [ 000000000011]
tmp_9_cast      (zext             ) [ 000000000011]
tmp_11          (bitconcatenate   ) [ 000000000000]
tmp_18_cast     (zext             ) [ 000000000011]
StgValue_79     (br               ) [ 000000000111]
StgValue_80     (ret              ) [ 000000000000]
i_3             (phi              ) [ 000000000010]
tmp_1           (icmp             ) [ 000000000111]
empty_10        (speclooptripcount) [ 000000000000]
i_7             (add              ) [ 000000000111]
StgValue_85     (br               ) [ 000000000000]
tmp_10_cast     (zext             ) [ 000000000000]
tmp_12          (add              ) [ 000000000001]
tmp_13          (bitconcatenate   ) [ 000000000000]
tmp_21_cast     (zext             ) [ 000000000000]
tmp_14          (add              ) [ 000000000000]
tmp_22_cast     (zext             ) [ 000000000000]
col_outbuf_addr (getelementptr    ) [ 000000000001]
empty_11        (specregionend    ) [ 000000000000]
StgValue_95     (br               ) [ 000000010111]
StgValue_96     (specloopname     ) [ 000000000000]
tmp_19_cast     (zext             ) [ 000000000000]
out_block_addr  (getelementptr    ) [ 000000000000]
col_outbuf_load (load             ) [ 000000000000]
StgValue_100    (store            ) [ 000000000000]
StgValue_101    (br               ) [ 000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_block">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_block">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_block"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="row_outbuf_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="col_outbuf_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="col_inbuf_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="row_outbuf_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="8" slack="0"/>
<pin id="60" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/5 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="6" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_load/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="col_inbuf_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="8" slack="0"/>
<pin id="71" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/6 "/>
</bind>
</comp>

<comp id="73" class="1004" name="StgValue_57_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="6" slack="0"/>
<pin id="75" dir="0" index="1" bw="16" slack="0"/>
<pin id="76" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/6 "/>
</bind>
</comp>

<comp id="79" class="1004" name="col_outbuf_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="8" slack="0"/>
<pin id="83" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/10 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="88" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_load/10 "/>
</bind>
</comp>

<comp id="90" class="1004" name="out_block_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_block_addr/11 "/>
</bind>
</comp>

<comp id="97" class="1004" name="StgValue_100_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="0"/>
<pin id="100" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_100/11 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="1"/>
<pin id="105" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="j_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="1"/>
<pin id="117" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="j_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i_1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="1"/>
<pin id="128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_1_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_2_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_2_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="149" class="1005" name="j_1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="1"/>
<pin id="151" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="j_1_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/9 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_3_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_3_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_dct_1d2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="176" dir="0" index="4" bw="4" slack="0"/>
<pin id="177" dir="0" index="5" bw="15" slack="0"/>
<pin id="178" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/2 StgValue_64/7 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_4_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="j_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_3_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_12_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_5_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_6_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_7_cast_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_7_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="1"/>
<pin id="245" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_9_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_15_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_10_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="0" index="1" bw="7" slack="0"/>
<pin id="262" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_16_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_13_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_4_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="i_5_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_8_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="291" class="1004" name="j_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/9 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_9_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/9 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_11_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_18_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/9 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="319" class="1004" name="i_7_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/10 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_10_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/10 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_12_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="7" slack="1"/>
<pin id="332" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/10 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_13_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="0" index="1" bw="4" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_21_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/10 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_14_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="1"/>
<pin id="348" dir="0" index="1" bw="7" slack="0"/>
<pin id="349" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_22_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/10 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_19_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/11 "/>
</bind>
</comp>

<comp id="363" class="1005" name="i_4_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="371" class="1005" name="j_2_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_3_cast_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="1"/>
<pin id="378" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_12_cast_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="1"/>
<pin id="383" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_cast "/>
</bind>
</comp>

<comp id="389" class="1005" name="i_6_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_7_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="1"/>
<pin id="396" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="399" class="1005" name="row_outbuf_addr_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="1"/>
<pin id="401" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="i_5_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="415" class="1005" name="j_3_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_9_cast_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="1"/>
<pin id="422" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="425" class="1005" name="tmp_18_cast_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="1"/>
<pin id="427" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_cast "/>
</bind>
</comp>

<comp id="433" class="1005" name="i_7_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_12_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="1"/>
<pin id="440" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="443" class="1005" name="col_outbuf_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="1"/>
<pin id="445" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="32" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="56" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="77"><net_src comp="62" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="78"><net_src comp="67" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="32" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="79" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="85" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="107" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="107" pin="4"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="107" pin="4"/><net_sink comp="171" pin=4"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="171" pin=5"/></net>

<net id="184"><net_src comp="141" pin="4"/><net_sink comp="171" pin=2"/></net>

<net id="185"><net_src comp="141" pin="4"/><net_sink comp="171" pin=4"/></net>

<net id="190"><net_src comp="107" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="107" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="119" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="119" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="119" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="119" pin="4"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="130" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="130" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="130" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="130" pin="4"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="259" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="277"><net_src comp="141" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="10" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="141" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="16" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="153" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="10" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="153" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="16" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="153" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="28" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="153" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="301" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="164" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="10" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="164" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="16" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="164" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="164" pin="4"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="30" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="346" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="359"><net_src comp="356" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="366"><net_src comp="192" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="374"><net_src comp="204" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="379"><net_src comp="210" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="384"><net_src comp="222" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="392"><net_src comp="232" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="397"><net_src comp="242" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="402"><net_src comp="56" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="410"><net_src comp="279" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="418"><net_src comp="291" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="423"><net_src comp="297" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="428"><net_src comp="309" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="436"><net_src comp="319" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="441"><net_src comp="329" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="446"><net_src comp="79" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="85" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_block | {11 }
 - Input state : 
	Port: dct_2d : in_block | {2 3 }
	Port: dct_2d : dct_coeff_table | {2 3 7 8 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_4 : 1
		StgValue_20 : 2
		StgValue_21 : 1
	State 3
	State 4
		tmp_2 : 1
		j_2 : 1
		StgValue_30 : 2
		tmp_3_cast : 1
		tmp_3 : 1
		tmp_12_cast : 2
	State 5
		tmp_5 : 1
		i_6 : 1
		StgValue_42 : 2
		tmp_7_cast : 1
		tmp_7 : 2
		tmp_9 : 1
		tmp_15_cast : 2
		tmp_10 : 3
		tmp_16_cast : 4
		row_outbuf_addr : 5
		row_outbuf_load : 6
	State 6
		col_inbuf_addr : 1
		StgValue_57 : 2
	State 7
		tmp_4 : 1
		i_5 : 1
		StgValue_63 : 2
		StgValue_64 : 1
	State 8
	State 9
		tmp_8 : 1
		j_3 : 1
		StgValue_73 : 2
		tmp_9_cast : 1
		tmp_11 : 1
		tmp_18_cast : 2
	State 10
		tmp_1 : 1
		i_7 : 1
		StgValue_85 : 2
		tmp_10_cast : 1
		tmp_12 : 2
		tmp_13 : 1
		tmp_21_cast : 2
		tmp_14 : 3
		tmp_22_cast : 4
		col_outbuf_addr : 5
		col_outbuf_load : 6
	State 11
		out_block_addr : 1
		StgValue_100 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|---------|
|   call   | grp_dct_1d2_fu_171 |    1    |  5.307  |   153   |   138   |
|----------|--------------------|---------|---------|---------|---------|
|          |     i_4_fu_192     |    0    |    0    |    0    |    13   |
|          |     j_2_fu_204     |    0    |    0    |    0    |    13   |
|          |     i_6_fu_232     |    0    |    0    |    0    |    13   |
|          |    tmp_7_fu_242    |    0    |    0    |    0    |    15   |
|    add   |    tmp_10_fu_259   |    0    |    0    |    0    |    15   |
|          |     i_5_fu_279     |    0    |    0    |    0    |    13   |
|          |     j_3_fu_291     |    0    |    0    |    0    |    13   |
|          |     i_7_fu_319     |    0    |    0    |    0    |    13   |
|          |    tmp_12_fu_329   |    0    |    0    |    0    |    15   |
|          |    tmp_14_fu_346   |    0    |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|---------|
|          |     tmp_fu_186     |    0    |    0    |    0    |    2    |
|          |    tmp_2_fu_198    |    0    |    0    |    0    |    2    |
|   icmp   |    tmp_5_fu_226    |    0    |    0    |    0    |    2    |
|          |    tmp_4_fu_273    |    0    |    0    |    0    |    2    |
|          |    tmp_8_fu_285    |    0    |    0    |    0    |    2    |
|          |    tmp_1_fu_313    |    0    |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|---------|
|          |  tmp_3_cast_fu_210 |    0    |    0    |    0    |    0    |
|          | tmp_12_cast_fu_222 |    0    |    0    |    0    |    0    |
|          |  tmp_7_cast_fu_238 |    0    |    0    |    0    |    0    |
|          | tmp_15_cast_fu_255 |    0    |    0    |    0    |    0    |
|          | tmp_16_cast_fu_264 |    0    |    0    |    0    |    0    |
|   zext   | tmp_13_cast_fu_269 |    0    |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_297 |    0    |    0    |    0    |    0    |
|          | tmp_18_cast_fu_309 |    0    |    0    |    0    |    0    |
|          | tmp_10_cast_fu_325 |    0    |    0    |    0    |    0    |
|          | tmp_21_cast_fu_342 |    0    |    0    |    0    |    0    |
|          | tmp_22_cast_fu_351 |    0    |    0    |    0    |    0    |
|          | tmp_19_cast_fu_356 |    0    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|---------|
|          |    tmp_3_fu_214    |    0    |    0    |    0    |    0    |
|bitconcatenate|    tmp_9_fu_247    |    0    |    0    |    0    |    0    |
|          |    tmp_11_fu_301   |    0    |    0    |    0    |    0    |
|          |    tmp_13_fu_334   |    0    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|---------|
|   Total  |                    |    1    |  5.307  |   153   |   288   |
|----------|--------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
| col_inbuf|    1   |    0   |    0   |
|col_outbuf|    1   |    0   |    0   |
|row_outbuf|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    3   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|col_outbuf_addr_reg_443|    6   |
|      i_1_reg_126      |    4   |
|      i_2_reg_137      |    4   |
|      i_3_reg_160      |    4   |
|      i_4_reg_363      |    4   |
|      i_5_reg_407      |    4   |
|      i_6_reg_389      |    4   |
|      i_7_reg_433      |    4   |
|       i_reg_103       |    4   |
|      j_1_reg_149      |    4   |
|      j_2_reg_371      |    4   |
|      j_3_reg_415      |    4   |
|       j_reg_115       |    4   |
|row_outbuf_addr_reg_399|    6   |
|  tmp_12_cast_reg_381  |    8   |
|     tmp_12_reg_438    |    8   |
|  tmp_18_cast_reg_425  |    8   |
|   tmp_3_cast_reg_376  |    8   |
|     tmp_7_reg_394     |    8   |
|   tmp_9_cast_reg_420  |    8   |
+-----------------------+--------+
|         Total         |   108  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_62  |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_85  |  p0  |   2  |   6  |   12   ||    9    |
|      i_reg_103     |  p0  |   2  |   4  |    8   ||    9    |
|     i_2_reg_137    |  p0  |   2  |   4  |    8   ||    9    |
| grp_dct_1d2_fu_171 |  p2  |   2  |   4  |    8   ||    9    |
| grp_dct_1d2_fu_171 |  p4  |   2  |   4  |    8   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   56   ||  10.614 ||    54   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    5   |   153  |   288  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |    -   |   108  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   15   |   261  |   342  |
+-----------+--------+--------+--------+--------+--------+
