
*** Running vivado
    with args -log caravel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source caravel.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source caravel.tcl -notrace
Command: synth_design -top caravel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27006
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2314.129 ; gain = 402.715 ; free physical = 7733 ; free virtual = 58439
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'qspi_enabled', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:340]
INFO: [Synth 8-11241] undeclared symbol 'uart_enabled', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:341]
INFO: [Synth 8-11241] undeclared symbol 'spi_enabled', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:342]
INFO: [Synth 8-11241] undeclared symbol 'debug_mode', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:343]
INFO: [Synth 8-11241] undeclared symbol 'ser_tx', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:347]
INFO: [Synth 8-11241] undeclared symbol 'ser_rx', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:348]
INFO: [Synth 8-11241] undeclared symbol 'spi_sdi', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:350]
INFO: [Synth 8-11241] undeclared symbol 'spi_csb', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:351]
INFO: [Synth 8-11241] undeclared symbol 'spi_sck', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:352]
INFO: [Synth 8-11241] undeclared symbol 'spi_sdo', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:353]
INFO: [Synth 8-11241] undeclared symbol 'spi_sdoenb', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:354]
INFO: [Synth 8-11241] undeclared symbol 'debug_in', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:356]
INFO: [Synth 8-11241] undeclared symbol 'debug_out', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:357]
INFO: [Synth 8-11241] undeclared symbol 'debug_oeb', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:358]
INFO: [Synth 8-11241] undeclared symbol 'trap', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:374]
INFO: [Synth 8-11241] undeclared symbol 'porb_l', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:534]
INFO: [Synth 8-11241] undeclared symbol 'ext_reset', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:552]
INFO: [Synth 8-11241] undeclared symbol 'spi_pll_ena', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:616]
INFO: [Synth 8-11241] undeclared symbol 'spi_pll_dco_ena', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:617]
INFO: [Synth 8-11241] undeclared symbol 'ext_clk_sel', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:622]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/jeffdi/Caravel_on_FPGA/Caravel/src/io_buf.v:13]
INFO: [Synth 8-11241] undeclared symbol 'resetb', assumed default net type 'wire' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel.v:95]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'ser_rx_out' is not allowed [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel.v:187]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'ser_tx_out' is not allowed [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel.v:188]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'sdo_out' is not allowed [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel.v:190]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'sdi_out' is not allowed [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel.v:191]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'csb_out' is not allowed [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel.v:192]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'sck_out' is not allowed [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel.v:193]
INFO: [Synth 8-6157] synthesizing module 'caravel' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel.v:46]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/jeffdi/Caravel_on_FPGA/Caravel/vivado/caravel_artyA7/caravel_artyA7.runs/synth_1/.Xil/Vivado-26944-license-server-00/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/vivado/caravel_artyA7/caravel_artyA7.runs/synth_1/.Xil/Vivado-26944-license-server-00/realtime/clk_wiz_0_stub.v:6]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel.v:95]
INFO: [Synth 8-6157] synthesizing module 'chip_io_FPGA' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/chip_io_FPGA.v:10]
INFO: [Synth 8-6157] synthesizing module 'io_buf' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/io_buf.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'io_buf' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/io_buf.v:1]
INFO: [Synth 8-6157] synthesizing module 'io_buf__parameterized0' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/io_buf.v:1]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'io_buf__parameterized0' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/io_buf.v:1]
INFO: [Synth 8-6155] done synthesizing module 'chip_io_FPGA' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/chip_io_FPGA.v:10]
WARNING: [Synth 8-7071] port 'flash_csb_ieb_core' of module 'chip_io_FPGA' is unconnected for instance 'padframe' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel.v:244]
WARNING: [Synth 8-7071] port 'flash_clk_ieb_core' of module 'chip_io_FPGA' is unconnected for instance 'padframe' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel.v:244]
WARNING: [Synth 8-7023] instance 'padframe' of module 'chip_io_FPGA' has 45 connections declared, but only 43 given [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel.v:244]
INFO: [Synth 8-6157] synthesizing module 'caravel_core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:45]
INFO: [Synth 8-6157] synthesizing module 'mgmt_core_wrapper' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:40]
INFO: [Synth 8-6157] synthesizing module 'mgmt_core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:1888]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:6809]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:6825]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7136]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7181]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7204]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7216]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7228]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7261]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7273]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7410]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7422]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7434]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7482]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7537]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7579]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7591]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7632]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7673]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7714]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7755]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7796]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7837]
INFO: [Synth 8-6157] synthesizing module 'RAM256' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/RAM256.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RAM256' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/RAM256.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM128' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/RAM128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RAM128' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/RAM128.v:1]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:46]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:4305]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (0#1) [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:4305]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (0#1) [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:46]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_core' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:4]
WARNING: [Synth 8-7071] port 'clk_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'clk_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'resetn_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'resetn_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'serial_load_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'serial_load_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'serial_data_2_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'serial_data_2_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'serial_resetn_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'serial_resetn_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'serial_clock_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'serial_clock_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'rstb_l_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'rstb_l_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'por_l_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'por_l_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'porb_h_in' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7071] port 'porb_h_out' of module 'mgmt_core' is unconnected for instance 'core' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
WARNING: [Synth 8-7023] instance 'core' of module 'mgmt_core' has 74 connections declared, but only 56 given [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:130]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_core_wrapper' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core_wrapper.v:40]
INFO: [Synth 8-6157] synthesizing module 'mgmt_protect' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_protect.v:46]
INFO: [Synth 8-6157] synthesizing module 'mprj_logic_high' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mprj_logic_high.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mprj_logic_high' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mprj_logic_high.v:23]
INFO: [Synth 8-6157] synthesizing module 'mprj2_logic_high' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mprj2_logic_high.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mprj2_logic_high' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mprj2_logic_high.v:24]
INFO: [Synth 8-6157] synthesizing module 'mgmt_protect_hv' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_protect_hv.v:33]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_protect_hv' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_protect_hv.v:33]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_protect' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_protect.v:46]
INFO: [Synth 8-6157] synthesizing module 'user_project_wrapper' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/__user_project_wrapper.v:40]
INFO: [Synth 8-6157] synthesizing module 'debug_regs' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/debug_regs.v:2]
INFO: [Synth 8-6155] done synthesizing module 'debug_regs' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/debug_regs.v:2]
INFO: [Synth 8-6155] done synthesizing module 'user_project_wrapper' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/__user_project_wrapper.v:40]
INFO: [Synth 8-6157] synthesizing module 'caravel_clocking' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_clocking.v:25]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/clock_div.v:23]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'even' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/clock_div.v:177]
INFO: [Synth 8-6155] done synthesizing module 'even' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/clock_div.v:177]
INFO: [Synth 8-6157] synthesizing module 'odd' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/clock_div.v:68]
INFO: [Synth 8-6155] done synthesizing module 'odd' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/clock_div.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/clock_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'caravel_clocking' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_clocking.v:25]
INFO: [Synth 8-6157] synthesizing module 'FPGA_POR' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/FPGA_POR.v:2]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_POR' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/FPGA_POR.v:2]
INFO: [Synth 8-6157] synthesizing module 'housekeeping' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/housekeeping.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/housekeeping.v:662]
INFO: [Synth 8-6157] synthesizing module 'housekeeping_spi' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/housekeeping_spi.v:81]
INFO: [Synth 8-6155] done synthesizing module 'housekeeping_spi' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/housekeeping_spi.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jeffdi/Caravel_on_FPGA/Caravel/src/housekeeping.v:1132]
INFO: [Synth 8-6155] done synthesizing module 'housekeeping' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/housekeeping.v:63]
INFO: [Synth 8-6157] synthesizing module 'mprj_io_buffer' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mprj_io_buffer.v:16]
WARNING: [Synth 8-6104] Input port 'mgmt_gpio_in' has an internal driver [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mprj_io_buffer.v:41]
WARNING: [Synth 8-6104] Input port 'mgmt_gpio_oeb' has an internal driver [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mprj_io_buffer.v:42]
WARNING: [Synth 8-6104] Input port 'mgmt_gpio_out' has an internal driver [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mprj_io_buffer.v:43]
INFO: [Synth 8-6155] done synthesizing module 'mprj_io_buffer' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mprj_io_buffer.v:16]
INFO: [Synth 8-6157] synthesizing module 'gpio_defaults_block' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_defaults_block.v:30]
	Parameter GPIO_CONFIG_INIT bound to: 13'b0010000000011 
INFO: [Synth 8-6155] done synthesizing module 'gpio_defaults_block' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_defaults_block.v:30]
INFO: [Synth 8-6157] synthesizing module 'gpio_defaults_block__parameterized0' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_defaults_block.v:30]
	Parameter GPIO_CONFIG_INIT bound to: 13'b1100000001001 
INFO: [Synth 8-6155] done synthesizing module 'gpio_defaults_block__parameterized0' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_defaults_block.v:30]
INFO: [Synth 8-6157] synthesizing module 'gpio_control_block' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_control_block.v:59]
INFO: [Synth 8-6157] synthesizing module 'gpio_logic_high' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_logic_high.v:3]
INFO: [Synth 8-6155] done synthesizing module 'gpio_logic_high' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_logic_high.v:3]
INFO: [Synth 8-6155] done synthesizing module 'gpio_control_block' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_control_block.v:59]
INFO: [Synth 8-6157] synthesizing module 'user_id_programming' [/home/jeffdi/Caravel_on_FPGA/Caravel/src/user_id_programming.v:28]
	Parameter USER_PROJECT_ID bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'user_id_programming' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/user_id_programming.v:28]
INFO: [Synth 8-6155] done synthesizing module 'caravel_core' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_core.v:45]
INFO: [Synth 8-6155] done synthesizing module 'caravel' (0#1) [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel.v:46]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:4586]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:4588]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:4589]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_bypassTranslation_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:4593]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:2357]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_2_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:2465]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:2466]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:2467]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:3673]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:3693]
WARNING: [Synth 8-6014] Unused sequential element HazardSimplePlugin_writeBackBuffer_payload_data_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:3978]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:3982]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:3984]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:1969]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:1968]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:1967]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_BYPASSABLE_EXECUTE_STAGE_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:1988]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_BYPASSABLE_MEMORY_STAGE_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:1957]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_BYPASSABLE_MEMORY_STAGE_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:1991]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_MEMORY_STORE_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:2036]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:1974]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mtvec_mode_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:4203]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_firstCycle_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:4221]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_secondCycle_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:4225]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:2096]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved in module/entity VexRiscv does not have driver. [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:92]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:490]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_tx_fifo_source_first_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:2869]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_tx_fifo_source_last_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:2870]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_rx_fifo_source_first_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:6905]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_rx_fifo_source_last_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:6906]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_scratch_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7200]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_bus_errors_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7201]
WARNING: [Synth 8-6014] Unused sequential element debug_mode_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7213]
WARNING: [Synth 8-6014] Unused sequential element debug_oeb_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7225]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_litespimmap_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7249]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_cs_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7253]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_phyconfig_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7257]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_status_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7258]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_litespisdrphycore_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7270]
WARNING: [Synth 8-6014] Unused sequential element gpio_mode1_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7297]
WARNING: [Synth 8-6014] Unused sequential element gpio_mode0_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7301]
WARNING: [Synth 8-6014] Unused sequential element gpio_ien_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7305]
WARNING: [Synth 8-6014] Unused sequential element gpio_oe_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7309]
WARNING: [Synth 8-6014] Unused sequential element gpio_in_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7310]
WARNING: [Synth 8-6014] Unused sequential element gpio_out_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7314]
WARNING: [Synth 8-6014] Unused sequential element la_ien_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7380]
WARNING: [Synth 8-6014] Unused sequential element la_oe_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7393]
WARNING: [Synth 8-6014] Unused sequential element la_in_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7394]
WARNING: [Synth 8-6014] Unused sequential element la_out_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7407]
WARNING: [Synth 8-6014] Unused sequential element mprj_wb_iena_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7419]
WARNING: [Synth 8-6014] Unused sequential element spi_enabled_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7431]
WARNING: [Synth 8-6014] Unused sequential element spi_master_status_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7462]
WARNING: [Synth 8-6014] Unused sequential element spi_master_mosi_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7466]
WARNING: [Synth 8-6014] Unused sequential element spi_master_miso_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7467]
WARNING: [Synth 8-6014] Unused sequential element spi_master_cs_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7471]
WARNING: [Synth 8-6014] Unused sequential element spi_master_loopback_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7475]
WARNING: [Synth 8-6014] Unused sequential element spimaster_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7479]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_load_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7512]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_reload_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7516]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_en_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7520]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_value_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7525]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_status_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7526]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_enable_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7534]
WARNING: [Synth 8-6014] Unused sequential element uart_txfull_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7564]
WARNING: [Synth 8-6014] Unused sequential element uart_rxempty_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7565]
WARNING: [Synth 8-6014] Unused sequential element uart_status_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7566]
WARNING: [Synth 8-6014] Unused sequential element uart_enable_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7574]
WARNING: [Synth 8-6014] Unused sequential element uart_txempty_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7575]
WARNING: [Synth 8-6014] Unused sequential element uart_rxfull_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7576]
WARNING: [Synth 8-6014] Unused sequential element uart_enabled_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7588]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_in_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7612]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_gpioin0_mode_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7616]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_gpioin0_edge_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7620]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_status_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7621]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_enable_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7629]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_in_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7653]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_gpioin1_mode_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7657]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_gpioin1_edge_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7661]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_status_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7662]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_enable_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7670]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_in_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7694]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_gpioin2_mode_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7698]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_gpioin2_edge_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7702]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_status_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7703]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_enable_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7711]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_in_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7735]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_gpioin3_mode_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7739]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_gpioin3_edge_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7743]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_status_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7744]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_enable_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7752]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_in_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7776]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_gpioin4_mode_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7780]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_gpioin4_edge_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7784]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_status_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7785]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_enable_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7793]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_in_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7817]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_gpioin5_mode_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7821]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_gpioin5_edge_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7825]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_status_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7826]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_enable_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7834]
WARNING: [Synth 8-6014] Unused sequential element user_irq_ena_re_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:7846]
WARNING: [Synth 8-6014] Unused sequential element memdat_reg was removed.  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:8398]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'litespi_tx_mux_source_payload_mask_reg' and it is trimmed from '8' to '1' bits. [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:2187]
WARNING: [Synth 8-3848] Net wbs_dat_o_user in module/entity user_project_wrapper does not have driver. [/home/jeffdi/Caravel_on_FPGA/Caravel/src/__user_project_wrapper.v:108]
WARNING: [Synth 8-3848] Net la_data_out in module/entity user_project_wrapper does not have driver. [/home/jeffdi/Caravel_on_FPGA/Caravel/src/__user_project_wrapper.v:68]
WARNING: [Synth 8-3848] Net io_oeb in module/entity user_project_wrapper does not have driver. [/home/jeffdi/Caravel_on_FPGA/Caravel/src/__user_project_wrapper.v:74]
WARNING: [Synth 8-3848] Net user_irq in module/entity user_project_wrapper does not have driver. [/home/jeffdi/Caravel_on_FPGA/Caravel/src/__user_project_wrapper.v:86]
WARNING: [Synth 8-7137] Register ext_clk_syncd_pre_reg in module caravel_clocking has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel_clocking.v:69]
WARNING: [Synth 8-7137] Register wb_dat_o_reg in module housekeeping has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/housekeeping.v:690]
WARNING: [Synth 8-3848] Net mgmt_gpio_in_buf in module/entity mprj_io_buffer does not have driver. [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mprj_io_buffer.v:22]
WARNING: [Synth 8-3848] Net mgmt_gpio_oeb_buf in module/entity mprj_io_buffer does not have driver. [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mprj_io_buffer.v:24]
WARNING: [Synth 8-3848] Net mgmt_gpio_out_buf in module/entity mprj_io_buffer does not have driver. [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mprj_io_buffer.v:26]
WARNING: [Synth 8-7137] Register mgmt_ena_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_control_block.v:193]
WARNING: [Synth 8-7137] Register gpio_holdover_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_control_block.v:194]
WARNING: [Synth 8-7137] Register gpio_slow_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_control_block.v:195]
WARNING: [Synth 8-7137] Register gpio_vtrip_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_control_block.v:196]
WARNING: [Synth 8-7137] Register gpio_ib_mode_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_control_block.v:197]
WARNING: [Synth 8-7137] Register gpio_inenb_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_control_block.v:198]
WARNING: [Synth 8-7137] Register gpio_outenb_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_control_block.v:199]
WARNING: [Synth 8-7137] Register gpio_dm_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_control_block.v:200]
WARNING: [Synth 8-7137] Register gpio_ana_en_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_control_block.v:201]
WARNING: [Synth 8-7137] Register gpio_ana_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_control_block.v:202]
WARNING: [Synth 8-7137] Register gpio_ana_pol_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jeffdi/Caravel_on_FPGA/Caravel/src/gpio_control_block.v:203]
WARNING: [Synth 8-3848] Net resetb in module/entity caravel does not have driver. [/home/jeffdi/Caravel_on_FPGA/Caravel/src/caravel.v:95]
WARNING: [Synth 8-7129] Port N[0] in module even is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[31] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[30] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[29] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[28] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[27] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[26] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[25] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[24] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[23] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[22] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[21] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[20] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[19] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[18] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[17] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[16] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[15] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[14] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[13] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[12] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[11] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[10] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[9] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[8] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[7] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[6] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[5] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_adr_i[4] in module debug_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[127] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[126] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[125] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[124] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[123] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[122] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[121] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[120] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[119] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[118] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[117] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[116] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[115] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[114] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[113] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[112] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[111] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[110] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[109] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[108] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[107] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[106] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[105] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[104] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[103] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[102] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[101] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[100] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[99] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[98] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[97] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[96] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[95] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[94] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[93] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[92] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[91] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[90] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[89] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[88] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[87] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[86] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[85] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[84] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[83] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[82] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[81] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[80] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[79] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[78] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[77] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[76] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[75] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[74] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[73] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[72] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[71] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[70] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[69] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[68] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[67] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[66] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[65] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[64] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[63] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[62] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[61] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[60] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[59] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[58] in module user_project_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port la_data_out[57] in module user_project_wrapper is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2485.098 ; gain = 573.684 ; free physical = 7554 ; free virtual = 58263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2499.941 ; gain = 588.527 ; free physical = 7552 ; free virtual = 58261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2499.941 ; gain = 588.527 ; free physical = 7552 ; free virtual = 58261
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2499.941 ; gain = 0.000 ; free physical = 7535 ; free virtual = 58244
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jeffdi/Caravel_on_FPGA/Caravel/vivado/caravel_artyA7/caravel_artyA7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_div'
Finished Parsing XDC File [/home/jeffdi/Caravel_on_FPGA/Caravel/vivado/caravel_artyA7/caravel_artyA7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_div'
Parsing XDC File [/home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc]
WARNING: [Vivado 12-584] No ports matched 'pin_mux_io[0]'. [/home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'pin_mux_io[1]'. [/home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'flash_io2'. [/home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'flash_io3'. [/home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc:196]
Finished Parsing XDC File [/home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/caravel_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/caravel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/caravel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.691 ; gain = 0.000 ; free physical = 7524 ; free virtual = 58233
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2633.691 ; gain = 0.000 ; free physical = 7524 ; free virtual = 58232
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2633.691 ; gain = 722.277 ; free physical = 7542 ; free virtual = 58247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2633.691 ; gain = 722.277 ; free physical = 7542 ; free virtual = 58247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_osc. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/vivado/caravel_artyA7/caravel_artyA7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_osc. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/vivado/caravel_artyA7/caravel_artyA7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property max_fanout = 50 for flash_csb. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for flash_clk. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for mprj_io[5]. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for gpio. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for flash_io0. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for flash_io1. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for clk_osc. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for FPGA_rst. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for clock. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for user_analog_io[28]. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for rstb_h. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for flash_io0_di. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for flash_io1_di. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for clock_core. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for gpio_in_core. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for mprj_io_in[37]. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for porb_h. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for por_l. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for gpio_out_core. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for gpio_mode0_core. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for gpio_mode1_core. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for gpio_outenb_core. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for gpio_inenb_core. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for flash_csb_frame. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for flash_clk_frame. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for flash_csb_oeb. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for flash_clk_oeb. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for flash_io0_oeb. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for flash_io1_oeb. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for flash_io0_ieb. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for flash_io1_ieb. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for flash_io0_do. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for flash_io1_do. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for mprj_io_out[37]. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for mprj_io_oeb[37]. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for mprj_io_inp_dis[37]. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for mprj_io_ib_mode_sel[37]. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for mprj_io_vtrip_sel[37]. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for mprj_io_slow_sel[37]. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for mprj_io_holdover[37]. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for mprj_io_analog_en[37]. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for mprj_io_analog_sel[37]. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for mprj_io_analog_pol[37]. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property max_fanout = 50 for mprj_io_dm[113]. (constraint file  /home/jeffdi/Caravel_on_FPGA/Caravel/constr/caravel_artyA7.xdc, line 56).
Applied set_property KEEP_HIERARCHY = SOFT for clock_div. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2633.691 ; gain = 722.277 ; free physical = 7542 ; free virtual = 58247
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/jeffdi/Caravel_on_FPGA/mgmt_soc/src/VexRiscv_MinDebugCache.v:1990]
INFO: [Synth 8-802] inferred FSM for state register 'switch_Fetcher_l362_reg' in module 'VexRiscv'
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_1_reg' and it is trimmed from '10' to '8' bits. [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:8403]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_3_reg' and it is trimmed from '10' to '8' bits. [/home/jeffdi/Caravel_on_FPGA/Caravel/src/mgmt_core.v:8420]
INFO: [Synth 8-802] inferred FSM for state register 'litespiphy_state_reg' in module 'mgmt_core'
INFO: [Synth 8-802] inferred FSM for state register 'spimaster_state_reg' in module 'mgmt_core'
INFO: [Synth 8-802] inferred FSM for state register 'grant_reg' in module 'mgmt_core'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'housekeeping_spi'
INFO: [Synth 8-802] inferred FSM for state register 'wbbd_state_reg' in module 'housekeeping'
INFO: [Synth 8-802] inferred FSM for state register 'xfer_state_reg' in module 'housekeeping'
INFO: [Synth 8-7082] The signal banks_0_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ways_0_tags_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'switch_Fetcher_l362_reg' using encoding 'sequential' in module 'VexRiscv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'grant_reg' using encoding 'one-hot' in module 'mgmt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spimaster_state_reg' using encoding 'sequential' in module 'mgmt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'litespiphy_state_reg' using encoding 'sequential' in module 'mgmt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              000
                 iSTATE1 |                            00010 |                              101
                 iSTATE3 |                            00100 |                              100
                 iSTATE2 |                            01000 |                              001
                  iSTATE |                            10000 |                              010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'housekeeping_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xfer_state_reg' using encoding 'sequential' in module 'housekeeping'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                             0000 |                             0000
                 iSTATE3 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                 iSTATE9 |                             0101 |                             0101
                 iSTATE8 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE5 |                             1001 |                             1001
                 iSTATE2 |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbbd_state_reg' using encoding 'sequential' in module 'housekeeping'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2633.691 ; gain = 722.277 ; free physical = 7531 ; free virtual = 58237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 4     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 5     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 14    
	   2 Input    3 Bit       Adders := 14    
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 70    
	               30 Bit    Registers := 4     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 78    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 24    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 63    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 940   
+---RAMs : 
	               8K Bit	(256 X 32 bit)          RAMs := 1     
	               4K Bit	(128 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
	              512 Bit	(16 X 32 bit)          RAMs := 1     
	              160 Bit	(16 X 10 bit)          RAMs := 2     
	               56 Bit	(2 X 28 bit)          RAMs := 1     
+---Muxes : 
	   6 Input   38 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 2     
	  97 Input   38 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 92    
	   4 Input   32 Bit        Muxes := 20    
	   3 Input   32 Bit        Muxes := 3     
	   7 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 2     
	  11 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 3     
	   9 Input   30 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	  98 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	  97 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	  98 Input   13 Bit        Muxes := 38    
	   4 Input   13 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 27    
	   7 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 2     
	  11 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 5     
	   5 Input    7 Bit        Muxes := 1     
	 113 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 1     
	   9 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 11    
	   6 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 97    
	   5 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	  97 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 13    
	   7 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1261  
	   4 Input    1 Bit        Muxes := 31    
	   3 Input    1 Bit        Muxes := 11    
	   5 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 12    
	   9 Input    1 Bit        Muxes := 9     
	  97 Input    1 Bit        Muxes := 10    
	  98 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-7082] The signal IBusCachedPlugin_cache/banks_0_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal IBusCachedPlugin_cache/ways_0_tags_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal "chip_core/\soc/core /VexRiscv/RegFilePlugin_regFile_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_LDC) is unused and will be removed from module gpio_control_block__1.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_C) is unused and will be removed from module gpio_control_block__1.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_LDC) is unused and will be removed from module gpio_control_block__1.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_C) is unused and will be removed from module gpio_control_block__1.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_LDC) is unused and will be removed from module gpio_control_block__1.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_C) is unused and will be removed from module gpio_control_block__1.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_LDC) is unused and will be removed from module gpio_control_block__2.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_C) is unused and will be removed from module gpio_control_block__2.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_LDC) is unused and will be removed from module gpio_control_block__2.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_C) is unused and will be removed from module gpio_control_block__2.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_LDC) is unused and will be removed from module gpio_control_block__2.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_C) is unused and will be removed from module gpio_control_block__2.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_LDC) is unused and will be removed from module gpio_control_block__3.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_C) is unused and will be removed from module gpio_control_block__3.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_LDC) is unused and will be removed from module gpio_control_block__3.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_C) is unused and will be removed from module gpio_control_block__3.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_LDC) is unused and will be removed from module gpio_control_block__3.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_C) is unused and will be removed from module gpio_control_block__3.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_LDC) is unused and will be removed from module gpio_control_block__4.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_C) is unused and will be removed from module gpio_control_block__4.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_LDC) is unused and will be removed from module gpio_control_block__4.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_C) is unused and will be removed from module gpio_control_block__4.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_LDC) is unused and will be removed from module gpio_control_block__4.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_C) is unused and will be removed from module gpio_control_block__4.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_LDC) is unused and will be removed from module gpio_control_block__5.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_C) is unused and will be removed from module gpio_control_block__5.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_LDC) is unused and will be removed from module gpio_control_block__5.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_C) is unused and will be removed from module gpio_control_block__5.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_LDC) is unused and will be removed from module gpio_control_block__5.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_C) is unused and will be removed from module gpio_control_block__5.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_LDC) is unused and will be removed from module gpio_control_block__6.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_C) is unused and will be removed from module gpio_control_block__6.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_LDC) is unused and will be removed from module gpio_control_block__6.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_C) is unused and will be removed from module gpio_control_block__6.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_LDC) is unused and will be removed from module gpio_control_block__6.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_C) is unused and will be removed from module gpio_control_block__6.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_LDC) is unused and will be removed from module gpio_control_block__7.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_C) is unused and will be removed from module gpio_control_block__7.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_LDC) is unused and will be removed from module gpio_control_block__7.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_C) is unused and will be removed from module gpio_control_block__7.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_LDC) is unused and will be removed from module gpio_control_block__7.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_C) is unused and will be removed from module gpio_control_block__7.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_LDC) is unused and will be removed from module gpio_control_block__8.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_C) is unused and will be removed from module gpio_control_block__8.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_LDC) is unused and will be removed from module gpio_control_block__8.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_C) is unused and will be removed from module gpio_control_block__8.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_LDC) is unused and will be removed from module gpio_control_block__8.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_C) is unused and will be removed from module gpio_control_block__8.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_LDC) is unused and will be removed from module gpio_control_block__9.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_C) is unused and will be removed from module gpio_control_block__9.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_LDC) is unused and will be removed from module gpio_control_block__9.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_C) is unused and will be removed from module gpio_control_block__9.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_LDC) is unused and will be removed from module gpio_control_block__9.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_C) is unused and will be removed from module gpio_control_block__9.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_LDC) is unused and will be removed from module gpio_control_block__10.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_C) is unused and will be removed from module gpio_control_block__10.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_LDC) is unused and will be removed from module gpio_control_block__10.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_C) is unused and will be removed from module gpio_control_block__10.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_LDC) is unused and will be removed from module gpio_control_block__10.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_C) is unused and will be removed from module gpio_control_block__10.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_LDC) is unused and will be removed from module gpio_control_block__11.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_C) is unused and will be removed from module gpio_control_block__11.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_LDC) is unused and will be removed from module gpio_control_block__11.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_C) is unused and will be removed from module gpio_control_block__11.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_LDC) is unused and will be removed from module gpio_control_block__11.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_C) is unused and will be removed from module gpio_control_block__11.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_LDC) is unused and will be removed from module gpio_control_block__12.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_C) is unused and will be removed from module gpio_control_block__12.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_LDC) is unused and will be removed from module gpio_control_block__12.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_C) is unused and will be removed from module gpio_control_block__12.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_LDC) is unused and will be removed from module gpio_control_block__12.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_C) is unused and will be removed from module gpio_control_block__12.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[2]_LDC) is unused and will be removed from module gpio_control_block__13.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[2]_C) is unused and will be removed from module gpio_control_block__13.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[1]_LDC) is unused and will be removed from module gpio_control_block__13.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[1]_C) is unused and will be removed from module gpio_control_block__13.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_LDC) is unused and will be removed from module gpio_control_block__13.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_C) is unused and will be removed from module gpio_control_block__13.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_LDC) is unused and will be removed from module gpio_control_block__14.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_C) is unused and will be removed from module gpio_control_block__14.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_LDC) is unused and will be removed from module gpio_control_block__14.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_C) is unused and will be removed from module gpio_control_block__14.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_LDC) is unused and will be removed from module gpio_control_block__14.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_C) is unused and will be removed from module gpio_control_block__14.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_LDC) is unused and will be removed from module gpio_control_block__15.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_C) is unused and will be removed from module gpio_control_block__15.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_LDC) is unused and will be removed from module gpio_control_block__15.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_C) is unused and will be removed from module gpio_control_block__15.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_LDC) is unused and will be removed from module gpio_control_block__15.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_C) is unused and will be removed from module gpio_control_block__15.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_LDC) is unused and will be removed from module gpio_control_block__16.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_C) is unused and will be removed from module gpio_control_block__16.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_LDC) is unused and will be removed from module gpio_control_block__16.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_C) is unused and will be removed from module gpio_control_block__16.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_LDC) is unused and will be removed from module gpio_control_block__16.
WARNING: [Synth 8-3332] Sequential element (gpio_outenb_reg_C) is unused and will be removed from module gpio_control_block__16.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_LDC) is unused and will be removed from module gpio_control_block__17.
WARNING: [Synth 8-3332] Sequential element (gpio_dm_reg[0]_C) is unused and will be removed from module gpio_control_block__17.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_LDC) is unused and will be removed from module gpio_control_block__17.
WARNING: [Synth 8-3332] Sequential element (mgmt_ena_reg_C) is unused and will be removed from module gpio_control_block__17.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2633.691 ; gain = 722.277 ; free physical = 7492 ; free virtual = 58217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|housekeeping | spiaddr    | 1024x7        | LUT            | 
|housekeeping | spiaddr0   | 1024x7        | LUT            | 
|housekeeping | spiaddr1   | 1024x7        | LUT            | 
|housekeeping | spiaddr2   | 1024x7        | LUT            | 
+-------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|chip_core/\soc/core /RAM256   | RAM_reg                                | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|chip_core/\soc/core /RAM128   | RAM_reg                                | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|chip_core/\soc/core /VexRiscv | IBusCachedPlugin_cache/banks_0_reg     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|chip_core/\soc/core /VexRiscv | IBusCachedPlugin_cache/ways_0_tags_reg | 2 x 28(READ_FIRST)     | W |   | 2 x 28(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+------------------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------+---------------+-----------+----------------------+-------------+
|Module Name          | RTL Object    | Inference | Size (Depth x Width) | Primitives  | 
+---------------------+---------------+-----------+----------------------+-------------+
|chip_core/\soc/core  | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2  | 
|chip_core/\soc/core  | storage_reg   | Implied   | 16 x 8               | RAM32M x 2  | 
+---------------------+---------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2633.691 ; gain = 722.277 ; free physical = 7493 ; free virtual = 58218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
Inferred a: "set_disable_timing -from a -to z padframei_36(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_37(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_38(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_3(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_4(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_5(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_6(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_7(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_8(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_9(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_10(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_11(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_12(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_13(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_14(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_15(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_16(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_17(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_18(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_19(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_20(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_21(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_22(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_23(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_24(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_25(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_26(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_27(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_28(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_29(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_30(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_31(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_32(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_33(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_40(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_34(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_35(tricell)"
Inferred a: "set_disable_timing -from a -to z padframei_39(tricell)"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2633.691 ; gain = 722.277 ; free physical = 7490 ; free virtual = 58216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|chip_core/\soc/core /RAM256   | RAM_reg                                | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|chip_core/\soc/core /RAM128   | RAM_reg                                | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|chip_core/\soc/core /VexRiscv | IBusCachedPlugin_cache/banks_0_reg     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|chip_core/\soc/core /VexRiscv | IBusCachedPlugin_cache/ways_0_tags_reg | 2 x 28(READ_FIRST)     | W |   | 2 x 28(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+------------------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+---------------------+---------------+-----------+----------------------+-------------+
|Module Name          | RTL Object    | Inference | Size (Depth x Width) | Primitives  | 
+---------------------+---------------+-----------+----------------------+-------------+
|chip_core/\soc/core  | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2  | 
|chip_core/\soc/core  | storage_reg   | Implied   | 16 x 8               | RAM32M x 2  | 
+---------------------+---------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance chip_core/soc/core/RAM256/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chip_core/soc/core/RAM128/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2633.691 ; gain = 722.277 ; free physical = 7488 ; free virtual = 58214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
Abnormal program termination (11)
Please check '/home/jeffdi/Caravel_on_FPGA/Caravel/vivado/caravel_artyA7/caravel_artyA7.runs/synth_1/hs_err_pid26944.log' for details
segfault in /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/vivado -exec vivado -log caravel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source caravel.tcl, exiting...
Parent process (pid 26944) has died. This helper process will now exit
