Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Oct 30 11:21:01 2025
| Host         : LAPTOP-CIPOFSQ4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              53 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              68 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | u_debounce_s2/state_i_1_n_0          | S1_IBUF          |                1 |              1 |
|  clk_IBUF_BUFG | u_debounce_s3/state_i_1__0_n_0       | S1_IBUF          |                1 |              1 |
|  clk_IBUF_BUFG | u_edge_s3/E[0]                       | S1_IBUF          |                2 |              4 |
|  clk_IBUF_BUFG | u_edge_s3/sig_r0_reg_0[0]            | S1_IBUF          |                1 |              4 |
|  clk_IBUF_BUFG | u_edge_s3_db/sig_r0_reg_0[0]         | S1_IBUF          |                1 |              4 |
|  clk_IBUF_BUFG | u_edge_s3_db/E[0]                    | S1_IBUF          |                1 |              4 |
|  clk_IBUF_BUFG | flag                                 | S1_IBUF          |                1 |              4 |
|  clk_IBUF_BUFG | cnt_tens                             | S1_IBUF          |                1 |              4 |
|  clk_IBUF_BUFG | u_debounce_s2/counter[20]_i_1_n_0    | S1_IBUF          |                4 |             21 |
|  clk_IBUF_BUFG | u_debounce_s3/counter[20]_i_1__0_n_0 | S1_IBUF          |                5 |             21 |
|  clk_IBUF_BUFG |                                      | S1_IBUF          |               15 |             53 |
+----------------+--------------------------------------+------------------+------------------+----------------+


