
;; Function yy_state_type yy_get_previous_state() (_ZL21yy_get_previous_statev, funcdef_no=87, decl_uid=4292, cgraph_uid=87, symbol_order=114) (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 20 n_edges 26 count 36 (  1.8)


yy_state_type yy_get_previous_state()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 142
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,19u} r7={1d,19u} r16={1d,18u} r17={9d,7u} r20={1d,19u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r100={3d,11u} r101={2d,7u} r102={3d,4u} r103={1d,1u} r104={1d,2u} r108={1d,1u} r114={1d,1u} r120={2d,1u} r121={2d,1u} r122={2d,1u} r123={2d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,2u} r132={1d,1u} r133={1d,1u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r146={1d,1u} 
;;    total ref usage 203{67d,136u,0e} in 67{67 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 100 101 103 120 121 122 123
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 100 101 103 120 121 122 123
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123

( 2 14 )->[3]->( 15 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  def 	 17 [flags] 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  gen 	 17 [flags] 104
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(6){ }u23(7){ }u24(16){ }u25(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 102 125 126 127
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123
;; live  gen 	 102 125 126 127
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(6){ }u31(7){ }u32(16){ }u33(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  gen 	 102
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

( 6 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 17 [flags] 128 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  gen 	 17 [flags] 128 129
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(6){ }u44(7){ }u45(16){ }u46(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; lr  def 	 120 121 122 123
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; live  gen 	 120 121 122 123
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

( 8 7 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

( 12 13 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

( 9 10 )->[11]->( 14 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u57(6){ }u58(7){ }u59(16){ }u60(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 102
;; lr  def 	 17 [flags] 108 130 131 132 133 134 135 136 137
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  gen 	 17 [flags] 108 130 131 132 133 134 135 136 137
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134 135
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 133 134 135

( 11 )->[12]->( 13 10 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u76(6){ }u77(7){ }u78(16){ }u79(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 131
;; lr  def 	 17 [flags] 100 114 138
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134
;; live  gen 	 17 [flags] 100 114 138 139
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123 134
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123 134

( 12 )->[13]->( 10 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u87(6){ }u88(7){ }u89(16){ }u90(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  def 	 102 140 141
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123 134
;; live  gen 	 102 115 140 141
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

( 11 )->[14]->( 3 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u96(6){ }u97(7){ }u98(16){ }u99(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103 120 121 122 123 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 135
;; lr  def 	 17 [flags] 100 101 142 146
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103 120 121 122 123 133 134 135
;; live  gen 	 100 101 142 143 144 145 146
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123

( 3 )->[15]->( 17 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u109(6){ }u110(7){ }u111(16){ }u112(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 122 123
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123

( 15 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u115(6){ }u116(7){ }u117(16){ }u118(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121

( 16 15 )->[17]->( 19 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u120(6){ }u121(7){ }u122(16){ }u123(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121

( 17 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u126(6){ }u127(7){ }u128(16){ }u129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100

( 18 17 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u131(6){ }u132(7){ }u133(16){ }u134(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; live  gen 	 0 [ax] 124
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 19 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u138(0){ }u139(6){ }u140(7){ }u141(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 36 to worklist
  Adding insn 40 to worklist
  Adding insn 52 to worklist
  Adding insn 73 to worklist
  Adding insn 82 to worklist
  Adding insn 108 to worklist
  Adding insn 110 to worklist
  Adding insn 114 to worklist
  Adding insn 116 to worklist
  Adding insn 124 to worklist
Finished finding needed instructions:
processing block 19 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 123 to worklist
processing block 18 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
processing block 17 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
  Adding insn 113 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
  Adding insn 107 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
  Adding insn 100 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 93 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123 134
  Adding insn 81 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 75 to worklist
processing block 11 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134 135
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
  Adding insn 18 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123
  Adding insn 39 to worklist
  Adding insn 38 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
  Adding insn 35 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 20 n_edges 26 count 37 (  1.9)
rescanning insn with uid = 45.
LOCAL CONST-PROP: Replacing reg 125 in insn 45 with constant (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)
rescanning insn with uid = 51.
LOCAL CONST-PROP: Replacing reg 128 in insn 51 with constant (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)
rescanning insn with uid = 65.
LOCAL CONST-PROP: Replacing reg 130 in insn 65 with constant (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)
rescanning insn with uid = 71.
LOCAL CONST-PROP: Replacing reg 132 in insn 71 with constant (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)
rescanning insn with uid = 77.
LOCAL CONST-PROP: Replacing reg 138 in insn 77 with constant (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)
rescanning insn with uid = 87.
LOCAL CONST-PROP: Replacing reg 140 in insn 87 with constant (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)
rescanning insn with uid = 98.
LOCAL CONST-PROP: Replacing reg 142 in insn 98 with constant (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)
Implicit set of reg 104 in basic block 6
changing bb of uid 130
  unscanned insn
verify found no changes in insn with uid = 108.
Edge 15->17 redirected to 20
Implicit set of reg 122 in basic block 20
changing bb of uid 132
  unscanned insn
verify found no changes in insn with uid = 114.
Edge 17->19 redirected to 21
Implicit set of reg 120 in basic block 21
Found 3 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 28 count 38 (  1.7)


yy_state_type yy_get_previous_state()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 142
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,21u} r7={1d,21u} r16={1d,20u} r17={9d,7u} r20={1d,21u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r100={3d,11u} r101={2d,7u} r102={3d,4u} r103={1d,1u} r104={1d,2u} r108={1d,1u} r114={1d,1u} r120={2d,1u} r121={2d,1u} r122={2d,1u} r123={2d,1u} r125={1d} r126={1d,1u} r127={1d,1u} r128={1d} r129={1d,1u} r130={1d} r131={1d,2u} r132={1d} r133={1d,1u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r138={1d} r140={1d} r141={1d,1u} r142={1d} r146={1d,1u} 
;;    total ref usage 204{67d,137u,0e} in 67{67 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 100 101 103 120 121 122 123
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 100 101 103 120 121 122 123
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123

( 2 14 )->[3]->( 15 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  def 	 17 [flags] 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  gen 	 17 [flags] 104
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(6){ }u23(7){ }u24(16){ }u25(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 102 125 126 127
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123
;; live  gen 	 102 125 126 127
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(6){ }u31(7){ }u32(16){ }u33(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  gen 	 102
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

( 6 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 17 [flags] 128 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  gen 	 17 [flags] 128 129
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(6){ }u44(7){ }u45(16){ }u46(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; lr  def 	 120 121 122 123
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; live  gen 	 120 121 122 123
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

( 8 7 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

( 12 13 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

( 9 10 )->[11]->( 14 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u57(6){ }u58(7){ }u59(16){ }u60(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 102
;; lr  def 	 17 [flags] 108 130 131 132 133 134 135 136 137
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  gen 	 17 [flags] 108 130 131 132 133 134 135 136 137
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134 135
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134 135

( 11 )->[12]->( 13 10 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u76(6){ }u77(7){ }u78(16){ }u79(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 131
;; lr  def 	 17 [flags] 100 114 138
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134
;; live  gen 	 17 [flags] 100 114 138
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123 134
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123 134

( 12 )->[13]->( 10 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u87(6){ }u88(7){ }u89(16){ }u90(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  def 	 102 140 141
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123 134
;; live  gen 	 102 140 141
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

( 11 )->[14]->( 3 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u96(6){ }u97(7){ }u98(16){ }u99(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103 120 121 122 123 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 135
;; lr  def 	 17 [flags] 100 101 142 146
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103 120 121 122 123 135
;; live  gen 	 100 101 142 146
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123

( 3 )->[15]->( 20 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u109(6){ }u110(7){ }u111(16){ }u112(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 122 123
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123

( 15 )->[20]->( 17 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; live  out 	

( 15 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u115(6){ }u116(7){ }u117(16){ }u118(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121

( 16 20 )->[17]->( 21 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u120(6){ }u121(7){ }u122(16){ }u123(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121

( 17 )->[21]->( 19 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; live  out 	

( 17 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u126(6){ }u127(7){ }u128(16){ }u129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100

( 18 21 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u131(6){ }u132(7){ }u133(16){ }u134(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 19 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u138(0){ }u139(6){ }u140(7){ }u141(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 36 to worklist
  Adding insn 40 to worklist
  Adding insn 52 to worklist
  Adding insn 73 to worklist
  Adding insn 82 to worklist
  Adding insn 108 to worklist
  Adding insn 110 to worklist
  Adding insn 114 to worklist
  Adding insn 116 to worklist
  Adding insn 124 to worklist
Finished finding needed instructions:
processing block 19 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 123 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
processing block 18 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
processing block 17 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
  Adding insn 113 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
  Adding insn 107 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
  Adding insn 100 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
  Adding insn 87 to worklist
  Adding insn 86 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123 134
  Adding insn 81 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
processing block 11 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134 135
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
  Adding insn 51 to worklist
  Adding insn 50 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
  Adding insn 18 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123
  Adding insn 39 to worklist
  Adding insn 38 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
  Adding insn 35 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
DCE: Deleting insn 93
deleting insn with uid = 93.
DCE: Deleting insn 85
deleting insn with uid = 85.
DCE: Deleting insn 75
deleting insn with uid = 75.
DCE: Deleting insn 66
deleting insn with uid = 66.
DCE: Deleting insn 63
deleting insn with uid = 63.
DCE: Deleting insn 49
deleting insn with uid = 49.
DCE: Deleting insn 42
deleting insn with uid = 42.
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 28 count 38 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 28 count 39 (  1.8)
SET hash table (31 buckets, 8 entries)
Index 0 (hash value 29)
  (reg:QI 122 [ yy_last_accepting_state_lsm.161 ]) := (const_int 0 [0])
Index 1 (hash value 27)
  (reg:QI 120 [ yy_last_accepting_cpos_lsm.163 ]) := (const_int 0 [0])
Index 2 (hash value 9)
  (reg/v:QI 102 [ yy_c ]) := (const_int 1 [0x1])
Index 3 (hash value 11)
  (reg:QI 104 [ D.6588 ]) := (const_int 0 [0])
Index 4 (hash value 29)
  (reg:QI 122 [ yy_last_accepting_state_lsm.161 ]) := (const_int 1 [0x1])
Index 5 (hash value 27)
  (reg:QI 120 [ yy_last_accepting_cpos_lsm.163 ]) := (const_int 1 [0x1])
Index 6 (hash value 30)
  (reg:SI 123 [ yy_last_accepting_state_lsm.160 ]) := (reg/v:SI 100 [ yy_current_state ])
Index 7 (hash value 28)
  (reg/f:DI 121 [ yy_last_accepting_cpos_lsm.162 ]) := (reg/v/f:DI 101 [ yy_cp ])

CPROP of yy_state_type yy_get_previous_state(), 22 basic blocks, 960 bytes needed, 7 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

verify found no changes in insn with uid = 108.
Edge 15->16 redirected to 18
deleting block 16
verify found no changes in insn with uid = 114.
Edge 18->19 redirected to 21
deleting block 19


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


yy_state_type yy_get_previous_state()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,19u} r7={1d,19u} r16={1d,18u} r17={9d,7u} r20={1d,19u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r100={3d,11u} r101={2d,7u} r102={3d,4u} r103={1d,1u} r104={1d,2u} r108={1d,1u} r114={1d,1u} r120={2d,1u} r121={2d,1u} r122={2d,1u} r123={2d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,2u} r133={1d,1u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r141={1d,1u} r146={1d,1u} 
;;    total ref usage 189{60d,129u,0e} in 60{60 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 89, probably never executed
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 100 101 103 120 121 122 123
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 100 101 103 120 121 122 123
;; live  kill	
(note 23 0 15 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 15 23 25 2 NOTE_INSN_FUNCTION_BEG)
(insn 25 15 26 2 (set (reg/v:SI 100 [ yy_current_state ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) lex.yy.c:1413 90 {*movsi_internal}
     (nil))
(debug_insn 26 25 27 2 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1413 -1
     (nil))
(insn 27 26 28 2 (set (reg/v/f:DI 101 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1415 89 {*movdi_internal}
     (nil))
(debug_insn 28 27 29 2 (var_location:DI yy_cp (reg/v/f:DI 101 [ yy_cp ])) lex.yy.c:1415 -1
     (nil))
(insn 29 28 30 2 (set (reg/f:DI 103 [ D.6587 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:1415 89 {*movdi_internal}
     (nil))
(insn 30 29 31 2 (set (reg:SI 123 [ yy_last_accepting_state_lsm.160 ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 31 30 16 2 (set (reg/f:DI 121 [ yy_last_accepting_cpos_lsm.162 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 16 31 17 2 (set (reg:QI 120 [ yy_last_accepting_cpos_lsm.163 ])
        (const_int 0 [0])) lex.yy.c:1415 93 {*movqi_internal}
     (nil))
(insn 17 16 102 2 (set (reg:QI 122 [ yy_last_accepting_state_lsm.161 ])
        (const_int 0 [0])) lex.yy.c:1415 93 {*movqi_internal}
     (nil))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123

;; basic block 3, loop depth 1, count 0, freq 989, probably never executed
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%]  (FALLTHRU)
;;              14 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 102 17 32 3 8 "" [0 uses])
(note 32 102 33 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 3 (var_location:DI yy_cp (reg/v/f:DI 101 [ yy_cp ])) -1
     (nil))
(debug_insn 34 33 35 3 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) -1
     (nil))
(insn 35 34 36 3 (set (reg:CC 17 flags)
        (compare:CC (reg/v/f:DI 101 [ yy_cp ])
            (reg/f:DI 103 [ D.6587 ]))) lex.yy.c:1415 8 {*cmpdi_1}
     (nil))
(jump_insn 36 35 37 3 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 105)
            (pc))) lex.yy.c:1415 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 105)
;;  succ:       15 [9.0%] 
;;              4 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123

;; basic block 4, loop depth 1, count 0, freq 900, probably never executed
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [91.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  def 	 17 [flags] 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  gen 	 17 [flags] 104
;; live  kill	
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 4 (set (reg:QI 104 [ D.6588 ])
        (mem:QI (reg/v/f:DI 101 [ yy_cp ]) [0 MEM[base: yy_cp_3, offset: 0B]+0 S1 A8])) lex.yy.c:1417 93 {*movqi_internal}
     (nil))
(insn 39 38 40 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 104 [ D.6588 ])
            (const_int 0 [0]))) lex.yy.c:1417 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 40 39 41 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 129)
            (pc))) lex.yy.c:1417 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 129)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              6 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123

;; basic block 5, loop depth 1, count 0, freq 450, probably never executed
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(6){ }u23(7){ }u24(16){ }u25(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 102 126 127
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123
;; live  gen 	 102 126 127
;; live  kill	
(note 41 40 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 43 41 44 5 (set (reg:SI 126 [ D.6590 ])
        (zero_extend:SI (reg:QI 104 [ D.6588 ]))) lex.yy.c:1417 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 104 [ D.6588 ])
        (nil)))
(insn 44 43 45 5 (set (reg:DI 127 [ D.6590 ])
        (zero_extend:DI (reg:SI 126 [ D.6590 ]))) lex.yy.c:1417 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 126 [ D.6590 ])
        (nil)))
(insn 45 44 129 5 (set (reg/v:QI 102 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 127 [ D.6590 ])
                (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)) [0 yy_ec S1 A8])) lex.yy.c:1417 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 127 [ D.6590 ])
        (expr_list:REG_DEAD (reg/f:DI 125)
            (nil))))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

;; basic block 6, loop depth 1, count 0, freq 450, probably never executed
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(6){ }u31(7){ }u32(16){ }u33(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  gen 	 102
;; live  kill	
(code_label 129 45 128 6 11 "" [1 uses])
(note 128 129 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 18 128 46 6 (set (reg/v:QI 102 [ yy_c ])
        (const_int 1 [0x1])) lex.yy.c:1417 93 {*movqi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

;; basic block 7, loop depth 1, count 0, freq 900, probably never executed
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 17 [flags] 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  gen 	 17 [flags] 129
;; live  kill	
(code_label 46 18 47 7 3 "" [0 uses])
(note 47 46 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 50 7 (var_location:QI yy_c (reg/v:QI 102 [ yy_c ])) lex.yy.c:1417 -1
     (nil))
(insn 50 48 51 7 (set (reg:DI 129 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 100 [ yy_current_state ]))) lex.yy.c:1418 142 {*extendsidi2_rex64}
     (nil))
(insn 51 50 52 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/u:HI (plus:DI (mult:DI (reg:DI 129 [ yy_current_state ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])
            (const_int 0 [0]))) lex.yy.c:1418 2 {*cmphi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 129 [ yy_current_state ])
        (expr_list:REG_DEAD (reg/f:DI 128)
            (nil))))
(jump_insn 52 51 53 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 54)
            (pc))) lex.yy.c:1418 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 54)
;;  succ:       8 [50.0%]  (FALLTHRU)
;;              9 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

;; basic block 8, loop depth 1, count 0, freq 450, probably never executed
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [50.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(6){ }u44(7){ }u45(16){ }u46(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; lr  def 	 120 121 122 123
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; live  gen 	 120 121 122 123
;; live  kill	
(note 53 52 19 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 19 53 20 8 (set (reg/f:DI 121 [ yy_last_accepting_cpos_lsm.162 ])
        (reg/v/f:DI 101 [ yy_cp ])) lex.yy.c:1418 89 {*movdi_internal}
     (nil))
(insn 20 19 21 8 (set (reg:SI 123 [ yy_last_accepting_state_lsm.160 ])
        (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1418 90 {*movsi_internal}
     (nil))
(insn 21 20 22 8 (set (reg:QI 120 [ yy_last_accepting_cpos_lsm.163 ])
        (const_int 1 [0x1])) lex.yy.c:1418 93 {*movqi_internal}
     (nil))
(insn 22 21 54 8 (set (reg:QI 122 [ yy_last_accepting_state_lsm.161 ])
        (const_int 1 [0x1])) lex.yy.c:1418 93 {*movqi_internal}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

;; basic block 9, loop depth 1, count 0, freq 900, probably never executed
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              7 [50.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  gen 	
;; live  kill	
(code_label 54 22 55 9 4 "" [1 uses])
(note 55 54 80 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

;; basic block 10, loop depth 2, count 0, freq 9100, probably never executed
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%] 
;;              13 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  gen 	
;; live  kill	
(code_label 80 55 58 10 7 "" [1 uses])
(note 58 80 59 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;  succ:       11 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

;; basic block 11, loop depth 2, count 0, freq 10000, probably never executed
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [100.0%]  (FALLTHRU)
;;              10 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u57(6){ }u58(7){ }u59(16){ }u60(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 102
;; lr  def 	 17 [flags] 108 131 133 134 135 136 137
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  gen 	 17 [flags] 108 131 133 134 135 136 137
;; live  kill	 17 [flags]
(code_label 59 58 60 11 5 "" [0 uses])
(note 60 59 61 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 11 (var_location:QI yy_c (reg/v:QI 102 [ yy_c ])) -1
     (nil))
(debug_insn 62 61 64 11 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) -1
     (nil))
(insn 64 62 65 11 (set (reg:DI 131 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 100 [ yy_current_state ]))) lex.yy.c:1423 142 {*extendsidi2_rex64}
     (nil))
(insn 65 64 67 11 (set (reg:HI 108 [ D.6592 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 131 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1423 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 130)
        (nil)))
(insn 67 65 68 11 (set (reg:SI 133 [ D.6593 ])
        (zero_extend:SI (reg:HI 108 [ D.6592 ]))) lex.yy.c:1423 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 108 [ D.6592 ])
        (nil)))
(insn 68 67 69 11 (set (reg:SI 134 [ D.6593 ])
        (zero_extend:SI (reg/v:QI 102 [ yy_c ]))) lex.yy.c:1423 138 {*zero_extendqisi2}
     (nil))
(insn 69 68 70 11 (parallel [
            (set (reg:SI 135 [ D.6593 ])
                (plus:SI (reg:SI 133 [ D.6593 ])
                    (reg:SI 134 [ D.6593 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1423 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 70 69 71 11 (set (reg:DI 136 [ D.6593 ])
        (sign_extend:DI (reg:SI 135 [ D.6593 ]))) lex.yy.c:1423 142 {*extendsidi2_rex64}
     (nil))
(insn 71 70 72 11 (set (reg:SI 137 [ D.6593 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 136 [ D.6593 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1423 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 136 [ D.6593 ])
        (expr_list:REG_DEAD (reg/f:DI 132)
            (nil))))
(insn 72 71 73 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 100 [ yy_current_state ])
            (reg:SI 137 [ D.6593 ]))) lex.yy.c:1423 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 137 [ D.6593 ])
        (expr_list:REG_DEAD (reg/v:SI 100 [ yy_current_state ])
            (nil))))
(jump_insn 73 72 74 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) lex.yy.c:1423 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 91)
;;  succ:       14 [9.0%] 
;;              12 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134 135
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134 135

;; basic block 12, loop depth 2, count 0, freq 9100, probably never executed
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [91.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u76(6){ }u77(7){ }u78(16){ }u79(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 131
;; lr  def 	 17 [flags] 100 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134
;; live  gen 	 17 [flags] 100 114
;; live  kill	
(note 74 73 77 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 77 74 78 12 (set (reg:HI 114 [ D.6591 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 131 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:1425 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 138)
        (expr_list:REG_DEAD (reg:DI 131 [ yy_current_state ])
            (nil))))
(insn 78 77 79 12 (set (reg/v:SI 100 [ yy_current_state ])
        (sign_extend:SI (reg:HI 114 [ D.6591 ]))) lex.yy.c:1425 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 114 [ D.6591 ])
        (nil)))
(debug_insn 79 78 81 12 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1425 -1
     (nil))
(insn 81 79 82 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 100 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:1426 7 {*cmpsi_1}
     (nil))
(jump_insn 82 81 83 12 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) lex.yy.c:1426 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 80)
;;  succ:       13 [50.0%]  (FALLTHRU)
;;              10 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123 134
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123 134

;; basic block 13, loop depth 2, count 0, freq 4550, probably never executed
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u87(6){ }u88(7){ }u89(16){ }u90(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  def 	 102 141
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123 134
;; live  gen 	 102 141
;; live  kill	
(note 83 82 86 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 86 83 87 13 (set (reg:DI 141 [ D.6590 ])
        (zero_extend:DI (reg:SI 134 [ D.6593 ]))) lex.yy.c:1427 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 134 [ D.6593 ])
        (nil)))
(insn 87 86 88 13 (set (reg/v:QI 102 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 141 [ D.6590 ])
                (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) lex.yy.c:1427 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 141 [ D.6590 ])
        (expr_list:REG_DEAD (reg/f:DI 140)
            (nil))))
(debug_insn 88 87 91 13 (var_location:QI yy_c (reg/v:QI 102 [ yy_c ])) lex.yy.c:1427 -1
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

;; basic block 14, loop depth 1, count 0, freq 900, probably never executed
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [9.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u96(6){ }u97(7){ }u98(16){ }u99(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103 120 121 122 123 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 135
;; lr  def 	 17 [flags] 100 101 146
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103 120 121 122 123 135
;; live  gen 	 100 101 146
;; live  kill	 17 [flags]
(code_label 91 88 92 14 6 "" [1 uses])
(note 92 91 97 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 97 92 98 14 (set (reg:DI 146 [ D.6590 ])
        (zero_extend:DI (reg:SI 135 [ D.6593 ]))) lex.yy.c:1429 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 135 [ D.6593 ])
        (nil)))
(insn 98 97 99 14 (set (reg/v:SI 100 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 146 [ D.6590 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:1429 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 146 [ D.6590 ])
        (expr_list:REG_DEAD (reg/f:DI 142)
            (nil))))
(debug_insn 99 98 100 14 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1429 -1
     (nil))
(insn 100 99 101 14 (parallel [
            (set (reg/v/f:DI 101 [ yy_cp ])
                (plus:DI (reg/v/f:DI 101 [ yy_cp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1415 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 101 100 105 14 (var_location:DI yy_cp (reg/v/f:DI 101 [ yy_cp ])) lex.yy.c:1415 -1
     (nil))
;;  succ:       3 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123

;; basic block 15, loop depth 0, count 0, freq 89, probably never executed
;;  prev block 14, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [9.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u109(6){ }u110(7){ }u111(16){ }u112(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 122 123
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 105 101 106 15 2 "" [1 uses])
(note 106 105 107 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 122 [ yy_last_accepting_state_lsm.161 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 122 [ yy_last_accepting_state_lsm.161 ])
        (nil)))
(jump_insn 108 107 109 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 111)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 111)
;;  succ:       18 [100.0%] 
;;              17 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123

;; basic block 17, loop depth 0, count 0, freq 0, probably never executed
;;  prev block 15, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u115(6){ }u116(7){ }u117(16){ }u118(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; live  gen 	
;; live  kill	
(note 109 108 110 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 110 109 111 17 (set (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])
        (reg:SI 123 [ yy_last_accepting_state_lsm.160 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 123 [ yy_last_accepting_state_lsm.160 ])
        (nil)))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121

;; basic block 18, loop depth 0, count 0, freq 0, probably never executed
;;  prev block 17, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              15 [100.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u120(6){ }u121(7){ }u122(16){ }u123(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 111 110 112 18 9 "" [1 uses])
(note 112 111 113 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 113 112 114 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 120 [ yy_last_accepting_cpos_lsm.163 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 120 [ yy_last_accepting_cpos_lsm.163 ])
        (nil)))
(jump_insn 114 113 115 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 117)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 117)
;;  succ:       21 [100.0%] 
;;              20 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121

;; basic block 20, loop depth 0, count 0, freq 0, probably never executed
;;  prev block 18, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u126(6){ }u127(7){ }u128(16){ }u129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; live  gen 	
;; live  kill	
(note 115 114 116 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 116 115 117 20 (set (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])
        (reg/f:DI 121 [ yy_last_accepting_cpos_lsm.162 ])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 121 [ yy_last_accepting_cpos_lsm.162 ])
        (nil)))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100

;; basic block 21, loop depth 0, count 0, freq 89, probably never executed
;;  prev block 20, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [100.0%]  (FALLTHRU)
;;              18 [100.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u131(6){ }u132(7){ }u133(16){ }u134(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 117 116 118 21 10 "" [1 uses])
(note 118 117 123 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 123 118 124 21 (set (reg/i:SI 0 ax)
        (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1433 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 100 [ yy_current_state ])
        (nil)))
(insn 124 123 0 21 (use (reg/i:SI 0 ax)) lex.yy.c:1433 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yy_fatal_error(const char*) (_ZL14yy_fatal_errorPKc, funcdef_no=104, decl_uid=4297, cgraph_uid=104, symbol_order=131) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


void yy_fatal_error(const char*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={4d,1u} r1={4d,1u} r2={4d,1u} r4={4d,1u} r5={5d,3u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r88={1d,1u} 
;;    total ref usage 187{170d,17u,0e} in 13{11 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 88
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 88 [ msg ])
        (reg:DI 5 di [ msg ])) lex.yy.c:1941 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ msg ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:DI __stream (mem/f/c:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x7f88bc3c9ea0 stderr>) [1 stderr+0 S8 A64])) lex.yy.c:1942 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f88bbed7240 *.LC1>)) lex.yy.c:1942 -1
     (nil))
(insn 8 7 9 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 88 [ msg ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 88 [ msg ])
        (nil)))
(insn 9 8 10 2 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f88bbed7240 *.LC1>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 89 {*movdi_internal}
     (nil))
(insn 10 9 11 2 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 90 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x7f88bc3c9ea0 stderr>) [1 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 89 {*movdi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 93 {*movqi_internal}
     (nil))
(call_insn 13 12 14 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x7f88bc333948 __fprintf_chk>) [0 __builtin___fprintf_chk S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (expr_list:REG_CALL_DECL (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x7f88bc333948 __fprintf_chk>)
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(debug_insn 14 13 15 2 (var_location:DI __stream (clobber (const_int 0 [0]))) lex.yy.c:1942 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:DI __fmt (clobber (const_int 0 [0]))) lex.yy.c:1942 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 5 di)
        (const_int 2 [0x2])) lex.yy.c:1943 90 {*movsi_internal}
     (nil))
(call_insn 17 16 0 2 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x7f88bc31bca8 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) lex.yy.c:1943 660 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x7f88bc31bca8 exit>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]


;; Function void yyensure_buffer_stack() (_ZL21yyensure_buffer_stackv, funcdef_no=100, decl_uid=4265, cgraph_uid=100, symbol_order=127)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 10 (    1)


void yyensure_buffer_stack()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 76
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d,2u} r1={4d} r2={4d} r4={6d,2u} r5={7d,3u} r6={1d,9u} r7={1d,12u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,8u} r17={12d,4u} r18={3d} r19={3d} r20={1d,9u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r87={1d,3u} r88={1d,4u} r89={1d,2u} r92={1d,3u} r93={1d,4u} r97={1d,2u} r98={1d,1u} r99={1d,1u} r100={1d,2u} r101={1d} r102={1d,1u} r103={2d,2u} 
;;    total ref usage 336{262d,74u,0e} in 51{48 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 87
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 96 97
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 3 7 )->[4]->( )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 3 )->[5]->( 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 2 )->[6]->( 7 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 89 98
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  gen 	 17 [flags] 89 98
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89

( 6 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 92 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 88 92 93
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; lr  def 	 17 [flags] 99 100 101 102 103
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; live  gen 	 99 100 101 102 103
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 8 5 6 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u69(6){ }u70(7){ }u71(16){ }u72(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u73(6){ }u74(7){ }u75(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 7 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 22 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 41 to worklist
  Adding insn 58 to worklist
  Adding insn 55 to worklist
  Adding insn 51 to worklist
  Adding insn 72 to worklist
  Adding insn 68 to worklist
Finished finding needed instructions:
processing block 4 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 21 to worklist
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 18 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
  Adding insn 57 to worklist
  Adding insn 52 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
  Adding insn 6 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 10 (    1)
Implicit set of reg 87 in basic block 3
changing bb of uid 77
  unscanned insn
Redirecting fallthru edge 3->4 to 10
Implicit set of reg 97 in basic block 10
changing bb of uid 78
  unscanned insn
verify found no changes in insn with uid = 58.
Edge 7->4 redirected to 11
Implicit set of reg 88 in basic block 11
Found 3 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 12 n_edges 14 count 12 (    1)


void yyensure_buffer_stack()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 76
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d,2u} r1={4d} r2={4d} r4={6d,2u} r5={7d,3u} r6={1d,11u} r7={1d,14u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,10u} r17={12d,4u} r18={3d} r19={3d} r20={1d,11u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r87={1d,3u} r88={1d,4u} r89={1d,2u} r92={1d,3u} r93={1d,4u} r97={1d,2u} r98={1d,1u} r99={1d,1u} r100={1d,2u} r101={1d} r102={1d,1u} r103={2d,2u} 
;;    total ref usage 344{262d,82u,0e} in 51{48 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 87
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

( 2 )->[3]->( 10 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 97
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 3 )->[10]->( 4 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	

( 10 11 )->[4]->( )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 3 )->[5]->( 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 2 )->[6]->( 7 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 89 98
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  gen 	 17 [flags] 89 98
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89

( 6 )->[7]->( 11 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 92 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 88 92 93
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93

( 7 )->[11]->( 4 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; lr  def 	 17 [flags] 99 100 101 102 103
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; live  gen 	 99 100 101 102 103
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 8 5 6 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u69(6){ }u70(7){ }u71(16){ }u72(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u73(6){ }u74(7){ }u75(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 7 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 22 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 41 to worklist
  Adding insn 58 to worklist
  Adding insn 55 to worklist
  Adding insn 51 to worklist
  Adding insn 72 to worklist
  Adding insn 68 to worklist
Finished finding needed instructions:
processing block 4 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 21 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 18 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
processing block 11 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
  Adding insn 57 to worklist
  Adding insn 52 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
  Adding insn 6 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 12 n_edges 14 count 12 (    1)
SET hash table (15 buckets, 5 entries)
Index 0 (hash value 12)
  (reg/f:DI 87 [ D.6619 ]) := (const_int 0 [0])
Index 1 (hash value 7)
  (reg/f:DI 97) := (const_int 0 [0])
Index 2 (hash value 13)
  (reg/f:DI 88 [ D.6620 ]) := (const_int 0 [0])
Index 3 (hash value 13)
  (reg:DI 103) := (const_int 0 [0])
Index 4 (hash value 12)
  (reg:DI 102) := (const_int 0 [0])

CPROP of void yyensure_buffer_stack(), 12 basic blocks, 560 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

Redirecting fallthru edge 3->4 to 5
deleting block 4
verify found no changes in insn with uid = 58.
Edge 8->9 redirected to 5
deleting block 9


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


void yyensure_buffer_stack()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d,2u} r1={4d} r2={4d} r4={6d,2u} r5={7d,3u} r6={1d,9u} r7={1d,12u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,8u} r17={12d,4u} r18={3d} r19={3d} r20={1d,9u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r87={1d,3u} r88={1d,4u} r89={1d,2u} r92={1d,3u} r93={1d,4u} r97={1d,2u} r98={1d,1u} r99={1d,1u} r100={1d,2u} r101={1d} r102={1d,1u} r103={2d,2u} 
;;    total ref usage 336{262d,74u,0e} in 51{48 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 87
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:DI 87 [ D.6619 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1811 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 87 [ D.6619 ])
            (const_int 0 [0]))) lex.yy.c:1811 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 8 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) lex.yy.c:1811 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9328 (nil)))
 -> 36)
;;  succ:       3 [6.7%]  (FALLTHRU)
;;              7 [93.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 3, loop depth 0, count 0, freq 672, maybe hot
;;  prev block 2, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [6.7%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 97
;; live  kill	
(note 8 7 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 9 8 10 3 (var_location:DI num_to_alloc (const_int 1 [0x1])) lex.yy.c:1817 -1
     (nil))
(debug_insn 10 9 11 3 (var_location:DI size (const_int 8 [0x8])) lex.yy.c:1819 -1
     (nil))
(insn 11 10 12 3 (set (reg:DI 4 si)
        (const_int 1 [0x1])) lex.yy.c:2123 89 {*movdi_internal}
     (nil))
(insn 12 11 13 3 (set (reg:DI 5 di)
        (const_int 8 [0x8])) lex.yy.c:2123 89 {*movdi_internal}
     (nil))
(call_insn 13 12 14 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("calloc") [flags 0x41]  <function_decl 0x7f88bc316438 __builtin_calloc>) [0 __builtin_calloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("calloc") [flags 0x41]  <function_decl 0x7f88bc316438 __builtin_calloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 14 13 16 3 (set (reg/f:DI 97)
        (reg:DI 0 ax)) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 97)
            (nil))))
(debug_insn 16 14 17 3 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1819 -1
     (nil))
(insn 17 16 18 3 (set (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
        (reg/f:DI 97)) lex.yy.c:1820 89 {*movdi_internal}
     (nil))
(insn 18 17 19 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 97)
            (const_int 0 [0]))) lex.yy.c:1821 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 97)
        (nil)))
(jump_insn 19 18 56 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) lex.yy.c:1821 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 24)
;;  succ:       5 [0.0%]  (FALLTHRU)
;;              6 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 1
;;  prev block 3, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [0.0%]  (FALLTHRU)
;;              8 [0.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 56 19 20 5 27 "" [1 uses])
(note 20 56 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7f88bbee21b0 *.LC3>)) lex.yy.c:1822 89 {*movdi_internal}
     (nil))
(call_insn 22 21 24 5 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1822 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 672, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 24 22 25 6 25 "" [1 uses])
(note 25 24 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 25 30 6 (var_location:DI __dest (clobber (const_int 0 [0]))) lex.yy.c:1824 -1
     (nil))
(debug_insn 30 29 31 6 (var_location:SI __ch (clobber (const_int 0 [0]))) lex.yy.c:1824 -1
     (nil))
(debug_insn 31 30 32 6 (var_location:DI __len (clobber (const_int 0 [0]))) lex.yy.c:1824 -1
     (nil))
(insn 32 31 33 6 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_max") [flags 0x2]  <var_decl 0x7f88bc0801b0 yy_buffer_stack_max>) [4 yy_buffer_stack_max+0 S8 A64])
        (const_int 1 [0x1])) lex.yy.c:1826 89 {*movdi_internal}
     (nil))
(insn 33 32 36 6 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:1827 89 {*movdi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [93.3%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 89 98
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  gen 	 17 [flags] 89 98
;; live  kill	 17 [flags]
(code_label 36 33 37 7 24 "" [1 uses])
(note 37 36 38 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 7 (set (reg:DI 89 [ D.6621 ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_max") [flags 0x2]  <var_decl 0x7f88bc0801b0 yy_buffer_stack_max>) [4 yy_buffer_stack_max+0 S8 A64])) lex.yy.c:1831 89 {*movdi_internal}
     (nil))
(insn 39 38 40 7 (parallel [
            (set (reg:DI 98 [ D.6621 ])
                (plus:DI (reg:DI 89 [ D.6621 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1831 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 40 39 41 7 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 98 [ D.6621 ])
            (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64]))) lex.yy.c:1831 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 98 [ D.6621 ])
        (nil)))
(jump_insn 41 40 42 7 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 75)
            (pc))) lex.yy.c:1831 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 6102 (nil)))
 -> 75)
;;  succ:       8 [39.0%]  (FALLTHRU)
;;              11 [61.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89

;; basic block 8, loop depth 0, count 0, freq 3636, maybe hot
;;  prev block 7, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [39.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 92 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 88 92 93
;; live  kill	 17 [flags]
(note 42 41 43 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 8 (var_location:DI grow_size (const_int 8 [0x8])) lex.yy.c:1834 -1
     (nil))
(insn 44 43 45 8 (parallel [
            (set (reg/v:DI 92 [ num_to_alloc ])
                (plus:DI (reg:DI 89 [ D.6621 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1836 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 89 [ D.6621 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 45 44 46 8 (var_location:DI num_to_alloc (reg/v:DI 92 [ num_to_alloc ])) lex.yy.c:1836 -1
     (nil))
(insn 46 45 47 8 (parallel [
            (set (reg:DI 93 [ D.6621 ])
                (ashift:DI (reg/v:DI 92 [ num_to_alloc ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1838 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 47 46 48 8 (var_location:DI ptr (reg/f:DI 87 [ D.6619 ])) lex.yy.c:1838 -1
     (nil))
(debug_insn 48 47 49 8 (var_location:DI size (reg:DI 93 [ D.6621 ])) lex.yy.c:1838 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 4 si)
        (reg:DI 93 [ D.6621 ])) lex.yy.c:2136 89 {*movdi_internal}
     (nil))
(insn 50 49 51 8 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.6619 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.6619 ])
        (nil)))
(call_insn 51 50 52 8 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 52 51 53 8 (set (reg/f:DI 88 [ D.6620 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 53 52 54 8 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1838 -1
     (nil))
(debug_insn 54 53 55 8 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1838 -1
     (nil))
(insn 55 54 57 8 (set (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
        (reg/f:DI 88 [ D.6620 ])) lex.yy.c:1840 89 {*movdi_internal}
     (nil))
(insn 57 55 58 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 88 [ D.6620 ])
            (const_int 0 [0]))) lex.yy.c:1841 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 58 57 59 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 56)
            (pc))) lex.yy.c:1841 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 56)
;;  succ:       5 [0.0%] 
;;              10 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93

;; basic block 10, loop depth 0, count 0, freq 3635, maybe hot
;;  prev block 8, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; lr  def 	 17 [flags] 99 100 101 102 103
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; live  gen 	 99 100 101 102 103
;; live  kill	 17 [flags]
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 60 59 61 10 (var_location:DI __dest (plus:DI (plus:DI (reg/f:DI 88 [ D.6620 ])
            (reg:DI 93 [ D.6621 ]))
        (const_int -64 [0xffffffffffffffc0]))) lex.yy.c:1845 -1
     (nil))
(debug_insn 61 60 62 10 (var_location:SI __ch (const_int 0 [0])) lex.yy.c:1845 -1
     (nil))
(debug_insn 62 61 63 10 (var_location:DI __len (const_int 64 [0x40])) lex.yy.c:1845 -1
     (nil))
(insn 63 62 64 10 (parallel [
            (set (reg:DI 99 [ D.6621 ])
                (plus:DI (reg:DI 93 [ D.6621 ])
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/string3.h:90 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 93 [ D.6621 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 64 63 66 10 (parallel [
            (set (reg:DI 100 [ D.6619 ])
                (plus:DI (reg/f:DI 88 [ D.6620 ])
                    (reg:DI 99 [ D.6621 ])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/string3.h:90 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 99 [ D.6621 ])
        (expr_list:REG_DEAD (reg/f:DI 88 [ D.6620 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 66 64 67 10 (set (reg:DI 102)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/string3.h:90 89 {*movdi_internal}
     (nil))
(insn 67 66 68 10 (set (reg:DI 103)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/string3.h:90 89 {*movdi_internal}
     (nil))
(insn 68 67 69 10 (parallel [
            (set (reg:DI 103)
                (const_int 0 [0]))
            (set (reg/f:DI 101 [ D.6619 ])
                (plus:DI (ashift:DI (reg:DI 103)
                        (const_int 3 [0x3]))
                    (reg:DI 100 [ D.6619 ])))
            (set (mem:BLK (reg:DI 100 [ D.6619 ]) [0 MEM[(void *)_13]+0 S64 A64])
                (const_int 0 [0]))
            (use (reg:DI 102))
            (use (reg:DI 103))
        ]) /usr/include/x86_64-linux-gnu/bits/string3.h:90 935 {*rep_stosdi_rex64}
     (expr_list:REG_DEAD (reg:DI 102)
        (expr_list:REG_DEAD (reg:DI 100 [ D.6619 ])
            (expr_list:REG_UNUSED (reg:DI 103)
                (expr_list:REG_UNUSED (reg/f:DI 101 [ D.6619 ])
                    (nil))))))
(debug_insn 69 68 70 10 (var_location:DI __dest (clobber (const_int 0 [0]))) lex.yy.c:1845 -1
     (nil))
(debug_insn 70 69 71 10 (var_location:SI __ch (clobber (const_int 0 [0]))) lex.yy.c:1845 -1
     (nil))
(debug_insn 71 70 72 10 (var_location:DI __len (clobber (const_int 0 [0]))) lex.yy.c:1845 -1
     (nil))
(insn 72 71 75 10 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_max") [flags 0x2]  <var_decl 0x7f88bc0801b0 yy_buffer_stack_max>) [4 yy_buffer_stack_max+0 S8 A64])
        (reg/v:DI 92 [ num_to_alloc ])) lex.yy.c:1846 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 92 [ num_to_alloc ])
        (nil)))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 10, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [100.0%]  (FALLTHRU)
;;              6 [100.0%]  (FALLTHRU)
;;              7 [61.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u69(6){ }u70(7){ }u71(16){ }u72(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 75 72 76 11 23 "" [1 uses])
(note 76 75 0 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yy_switch_to_buffer(YY_BUFFER_STATE) (_Z19yy_switch_to_bufferP15yy_buffer_state, funcdef_no=92, decl_uid=4254, cgraph_uid=92, symbol_order=119)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Implicit set of reg 88 in basic block 7
changing bb of uid 57
  unscanned insn
verify found no changes in insn with uid = 19.
Edge 4->6 redirected to 10
Implicit set of reg 92 in basic block 10
changing bb of uid 59
  unscanned insn
verify found no changes in insn with uid = 49.
Edge 7->9 redirected to 11
Implicit set of reg 104 in basic block 11
Found 3 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 12 n_edges 15 count 12 (    1)


void yy_switch_to_buffer(YY_BUFFER_STATE)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 71
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={2d,1u} r6={1d,11u} r7={1d,12u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,10u} r17={8d,4u} r18={1d} r19={1d} r20={1d,11u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r88={1d,2u} r91={2d,5u} r92={1d,2u} r93={1d,2u} r95={1d,1u} r99={1d,3u} r104={1d,5u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 195{116d,79u,0e} in 36{35 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 104
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 88 104
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104

( 2 )->[3]->( 9 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; lr  def 	 17 [flags] 91 92 105 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; live  gen 	 17 [flags] 91 92 105 106
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104

( 3 )->[4]->( 5 10 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(6){ }u20(7){ }u21(16){ }u22(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104

( 4 )->[10]->( 6 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  out 	

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(6){ }u26(7){ }u27(16){ }u28(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 93 95 107 108 109
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  gen 	 93 95 107 108 109
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104

( 8 10 5 )->[6]->( 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(6){ }u38(7){ }u39(16){ }u40(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; lr  def 	 99 110 111 112 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  gen 	 99 110 111 112 113
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 2 )->[7]->( 11 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104

( 7 )->[11]->( 9 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	

( 7 )->[8]->( 6 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u59(6){ }u60(7){ }u61(16){ }u62(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; live  gen 	 91 114
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104

( 6 3 11 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u68(6){ }u69(7){ }u70(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 6 to worklist
  Adding insn 16 to worklist
  Adding insn 19 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 23 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 49 to worklist
Finished finding needed instructions:
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
  Adding insn 18 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
processing block 11 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
  Adding insn 52 to worklist
  Adding insn 51 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
  Adding insn 48 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 12 n_edges 15 count 12 (    1)
SET hash table (15 buckets, 3 entries)
Index 0 (hash value 2)
  (reg/f:DI 92 [ D.6627 ]) := (const_int 0 [0])
Index 1 (hash value 13)
  (reg/f:DI 88 [ D.6626 ]) := (const_int 0 [0])
Index 2 (hash value 14)
  (reg/v/f:DI 104 [ new_buffer ]) := (const_int 0 [0])

CPROP of void yy_switch_to_buffer(YY_BUFFER_STATE), 12 basic blocks, 336 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

verify found no changes in insn with uid = 19.
Edge 4->5 redirected to 7
deleting block 5
verify found no changes in insn with uid = 49.
Edge 8->9 redirected to 11
deleting block 9


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


void yy_switch_to_buffer(YY_BUFFER_STATE)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={2d,1u} r6={1d,9u} r7={1d,10u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,8u} r17={8d,4u} r18={1d} r19={1d} r20={1d,9u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r88={1d,2u} r91={2d,5u} r92={1d,2u} r93={1d,2u} r95={1d,1u} r99={1d,3u} r104={1d,5u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 187{116d,71u,0e} in 36{35 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 104
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 88 104
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 104 [ new_buffer ])
        (reg:DI 5 di [ new_buffer ])) lex.yy.c:1610 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ new_buffer ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 7 2 (call (mem:QI (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>) [0 yyensure_buffer_stack S1 A8])
        (const_int 0 [0])) lex.yy.c:1617 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>)
        (nil))
    (nil))
(insn 7 6 8 2 (set (reg/f:DI 88 [ D.6626 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1618 89 {*movdi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 88 [ D.6626 ])
            (const_int 0 [0]))) lex.yy.c:1618 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) lex.yy.c:1618 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 46)
;;  succ:       3 [85.0%]  (FALLTHRU)
;;              8 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104

;; basic block 3, loop depth 0, count 0, freq 8500, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [85.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; lr  def 	 17 [flags] 91 92 105 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; live  gen 	 17 [flags] 91 92 105 106
;; live  kill	 17 [flags]
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg:DI 106 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1618 89 {*movdi_internal}
     (nil))
(insn 12 11 13 3 (parallel [
            (set (reg:DI 105 [ D.6625 ])
                (ashift:DI (reg:DI 106 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1618 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 106 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 13 12 14 3 (parallel [
            (set (reg/f:DI 91 [ D.6626 ])
                (plus:DI (reg/f:DI 88 [ D.6626 ])
                    (reg:DI 105 [ D.6625 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1618 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 105 [ D.6625 ])
        (expr_list:REG_DEAD (reg/f:DI 88 [ D.6626 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 14 13 15 3 (set (reg/f:DI 92 [ D.6627 ])
        (mem/f:DI (reg/f:DI 91 [ D.6626 ]) [1 *_9+0 S8 A64])) lex.yy.c:1618 89 {*movdi_internal}
     (nil))
(insn 15 14 16 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 92 [ D.6627 ])
            (reg/v/f:DI 104 [ new_buffer ]))) lex.yy.c:1618 8 {*cmpdi_1}
     (nil))
(jump_insn 16 15 17 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 55)
            (pc))) lex.yy.c:1618 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 55)
;;  succ:       11 [10.1%] 
;;              4 [89.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104

;; basic block 4, loop depth 0, count 0, freq 7638, maybe hot
;;  prev block 3, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [89.9%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(6){ }u20(7){ }u21(16){ }u22(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104
;; live  gen 	 17 [flags]
;; live  kill	
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 92 [ D.6627 ])
            (const_int 0 [0]))) lex.yy.c:1621 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 92 [ D.6627 ])
        (nil)))
(jump_insn 19 18 20 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 29)
            (pc))) lex.yy.c:1621 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 29)
;;  succ:       6 [85.0%]  (FALLTHRU)
;;              7 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104

;; basic block 6, loop depth 0, count 0, freq 6492, maybe hot
;;  prev block 4, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [85.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u25(6){ }u26(7){ }u27(16){ }u28(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 93 95 107 108 109
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  gen 	 93 95 107 108 109
;; live  kill	
(note 20 19 21 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 6 (set (reg/f:DI 93 [ D.6628 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:1624 89 {*movdi_internal}
     (nil))
(insn 22 21 23 6 (set (reg:QI 107 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:1624 93 {*movqi_internal}
     (nil))
(insn 23 22 24 6 (set (mem:QI (reg/f:DI 93 [ D.6628 ]) [0 *_16+0 S1 A8])
        (reg:QI 107 [ yy_hold_char ])) lex.yy.c:1624 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 107 [ yy_hold_char ])
        (nil)))
(insn 24 23 25 6 (set (reg/f:DI 95 [ D.6630 ])
        (mem/f:DI (reg/f:DI 91 [ D.6626 ]) [1 *_9+0 S8 A64])) lex.yy.c:1625 89 {*movdi_internal}
     (nil))
(insn 25 24 26 6 (set (mem/f:DI (plus:DI (reg/f:DI 95 [ D.6630 ])
                (const_int 16 [0x10])) [1 _19->yy_buf_pos+0 S8 A64])
        (reg/f:DI 93 [ D.6628 ])) lex.yy.c:1625 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 95 [ D.6630 ])
        (expr_list:REG_DEAD (reg/f:DI 93 [ D.6628 ])
            (nil))))
(insn 26 25 27 6 (set (reg/f:DI 108 [ *_9 ])
        (mem/f:DI (reg/f:DI 91 [ D.6626 ]) [1 *_9+0 S8 A64])) lex.yy.c:1626 89 {*movdi_internal}
     (nil))
(insn 27 26 28 6 (set (reg:SI 109 [ yy_n_chars ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) lex.yy.c:1626 90 {*movsi_internal}
     (nil))
(insn 28 27 29 6 (set (mem:SI (plus:DI (reg/f:DI 108 [ *_9 ])
                (const_int 32 [0x20])) [2 _21->yy_n_chars+0 S4 A64])
        (reg:SI 109 [ yy_n_chars ])) lex.yy.c:1626 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 109 [ yy_n_chars ])
        (expr_list:REG_DEAD (reg/f:DI 108 [ *_9 ])
            (nil))))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104

;; basic block 7, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [100.0%]  (FALLTHRU)
;;              4 [15.0%] 
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(6){ }u38(7){ }u39(16){ }u40(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; lr  def 	 99 110 111 112 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  gen 	 99 110 111 112 113
;; live  kill	
(code_label 29 28 30 7 37 "" [1 uses])
(note 30 29 31 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 7 (set (mem/f:DI (reg/f:DI 91 [ D.6626 ]) [1 *_29+0 S8 A64])
        (reg/v/f:DI 104 [ new_buffer ])) lex.yy.c:1629 89 {*movdi_internal}
     (nil))
(insn 32 31 33 7 (set (reg:SI 110 [ new_buffer_11(D)->yy_n_chars ])
        (mem:SI (plus:DI (reg/v/f:DI 104 [ new_buffer ])
                (const_int 32 [0x20])) [2 new_buffer_11(D)->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (nil))
(insn 33 32 34 7 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 110 [ new_buffer_11(D)->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 110 [ new_buffer_11(D)->yy_n_chars ])
        (nil)))
(insn 34 33 35 7 (set (reg/f:DI 99 [ D.6628 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 104 [ new_buffer ])
                (const_int 16 [0x10])) [1 new_buffer_11(D)->yy_buf_pos+0 S8 A64])) lex.yy.c:1643 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 104 [ new_buffer ])
        (nil)))
(insn 35 34 36 7 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 99 [ D.6628 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 36 35 37 7 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 99 [ D.6628 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 37 36 38 7 (set (reg/f:DI 111 [ *_29 ])
        (mem/f:DI (reg/f:DI 91 [ D.6626 ]) [1 *_29+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.6626 ])
        (nil)))
(insn 38 37 39 7 (set (reg/f:DI 112 [ _32->yy_input_file ])
        (mem/f:DI (reg/f:DI 111 [ *_29 ]) [1 _32->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 111 [ *_29 ])
        (nil)))
(insn 39 38 40 7 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 112 [ _32->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 112 [ _32->yy_input_file ])
        (nil)))
(insn 40 39 41 7 (set (reg:QI 113 [ *_31 ])
        (mem:QI (reg/f:DI 99 [ D.6628 ]) [0 *_31+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 99 [ D.6628 ])
        (nil)))
(insn 41 40 46 7 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 113 [ *_31 ])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 113 [ *_31 ])
        (nil)))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 1500, maybe hot
;;  prev block 7, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [15.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 46 41 47 8 35 "" [1 uses])
(note 47 46 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 104 [ new_buffer ])
            (const_int 0 [0]))) lex.yy.c:1618 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 49 48 50 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 55)
            (pc))) lex.yy.c:1618 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 55)
;;  succ:       11 [10.1%] 
;;              10 [89.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104

;; basic block 10, loop depth 0, count 0, freq 1348, maybe hot
;;  prev block 8, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [89.9%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u59(6){ }u60(7){ }u61(16){ }u62(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; live  gen 	 91 114
;; live  kill	 17 [flags]
(note 50 49 51 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 10 (set (reg:DI 114 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 52 51 55 10 (parallel [
            (set (reg/f:DI 91 [ D.6626 ])
                (ashift:DI (reg:DI 114 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 114 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104

;; basic block 11, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 10, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU)
;;              3 [10.1%] 
;;              8 [10.1%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 55 52 56 11 34 "" [2 uses])
(note 56 55 0 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yy_delete_buffer(YY_BUFFER_STATE) (_Z16yy_delete_bufferP15yy_buffer_state, funcdef_no=95, decl_uid=4259, cgraph_uid=95, symbol_order=122)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Implicit set of reg 94 in basic block 9
changing bb of uid 39
  unscanned insn
verify found no changes in insn with uid = 11.
Edge 3->6 redirected to 10
Implicit set of reg 87 in basic block 10
Found 2 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 14 count 11 (    1)


void yy_delete_buffer(YY_BUFFER_STATE)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 58
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={3d} r1={3d} r2={3d} r4={3d} r5={5d,3u} r6={1d,10u} r7={1d,12u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,9u} r17={8d,4u} r18={2d} r19={2d} r20={1d,10u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r87={1d,2u} r90={1d,2u} r94={1d,7u} r95={1d,1u} r96={1d,1u} r97={1d,1u} 
;;    total ref usage 239{177d,62u,0e} in 21{19 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 94
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 94
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

( 2 )->[3]->( 4 10 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 17 [flags] 87
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94

( 3 )->[10]->( 6 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(6){ }u14(7){ }u15(16){ }u16(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; lr  def 	 17 [flags] 90 95 96
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; live  gen 	 17 [flags] 90 95 96
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

( 4 5 10 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 5 [di] 97
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

( 6 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(6){ }u44(7){ }u45(16){ }u46(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 2 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u51(6){ }u52(7){ }u53(16){ }u54(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 8 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u55(6){ }u56(7){ }u57(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 7 to worklist
  Adding insn 11 to worklist
  Adding insn 17 to worklist
  Adding insn 19 to worklist
  Adding insn 23 to worklist
  Adding insn 28 to worklist
  Adding insn 33 to worklist
Finished finding needed instructions:
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 32 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
  Adding insn 27 to worklist
  Adding insn 26 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
  Adding insn 22 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
  Adding insn 10 to worklist
  Adding insn 9 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
  Adding insn 6 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 14 count 11 (    1)
SET hash table (11 buckets, 2 entries)
Index 0 (hash value 10)
  (reg/f:DI 87 [ D.6635 ]) := (const_int 0 [0])
Index 1 (hash value 6)
  (reg/v/f:DI 94 [ b ]) := (const_int 0 [0])

CPROP of void yy_delete_buffer(YY_BUFFER_STATE), 11 basic blocks, 224 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

verify found no changes in insn with uid = 11.
Edge 3->4 redirected to 7
deleting block 4


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


void yy_delete_buffer(YY_BUFFER_STATE)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={3d} r1={3d} r2={3d} r4={3d} r5={5d,3u} r6={1d,9u} r7={1d,11u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,8u} r17={8d,4u} r18={2d} r19={2d} r20={1d,9u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r87={1d,2u} r90={1d,2u} r94={1d,7u} r95={1d,1u} r96={1d,1u} r97={1d,1u} 
;;    total ref usage 235{177d,58u,0e} in 21{19 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 94
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 94
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 94 [ b ])
        (reg:DI 5 di [ b ])) lex.yy.c:1683 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ b ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 94 [ b ])
            (const_int 0 [0]))) lex.yy.c:1685 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 8 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 37)
            (pc))) lex.yy.c:1685 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 37)
;;  succ:       10 [10.1%] 
;;              3 [89.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

;; basic block 3, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 2, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [89.9%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 17 [flags] 87
;; live  kill	
(note 8 7 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 3 (set (reg/f:DI 87 [ D.6635 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1688 89 {*movdi_internal}
     (nil))
(insn 10 9 11 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 87 [ D.6635 ])
            (const_int 0 [0]))) lex.yy.c:1688 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 11 10 12 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 20)
            (pc))) lex.yy.c:1688 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 20)
;;  succ:       5 [85.0%]  (FALLTHRU)
;;              7 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94

;; basic block 5, loop depth 0, count 0, freq 7638, maybe hot
;;  prev block 3, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [85.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u13(6){ }u14(7){ }u15(16){ }u16(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; lr  def 	 17 [flags] 90 95 96
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; live  gen 	 17 [flags] 90 95 96
;; live  kill	 17 [flags]
(note 12 11 13 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 5 (set (reg:DI 96 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1688 89 {*movdi_internal}
     (nil))
(insn 14 13 15 5 (parallel [
            (set (reg:DI 95 [ D.6636 ])
                (ashift:DI (reg:DI 96 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1688 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 96 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 15 14 16 5 (parallel [
            (set (reg/f:DI 90 [ D.6635 ])
                (plus:DI (reg/f:DI 87 [ D.6635 ])
                    (reg:DI 95 [ D.6636 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1688 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 95 [ D.6636 ])
        (expr_list:REG_DEAD (reg/f:DI 87 [ D.6635 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 16 15 17 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 94 [ b ])
            (mem/f:DI (reg/f:DI 90 [ D.6635 ]) [1 *_10+0 S8 A64]))) lex.yy.c:1688 8 {*cmpdi_1}
     (nil))
(jump_insn 17 16 18 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) lex.yy.c:1688 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8235 (nil)))
 -> 20)
;;  succ:       6 [17.6%]  (FALLTHRU)
;;              7 [82.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94

;; basic block 6, loop depth 0, count 0, freq 1348, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [17.6%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94
;; live  gen 	
;; live  kill	
(note 18 17 19 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 6 (set (mem/f:DI (reg/f:DI 90 [ D.6635 ]) [1 *_10+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:1689 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 90 [ D.6635 ])
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

;; basic block 7, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [82.3%] 
;;              6 [100.0%]  (FALLTHRU)
;;              3 [15.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 20 19 21 7 47 "" [2 uses])
(note 21 20 22 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/v/f:DI 94 [ b ])
                    (const_int 36 [0x24])) [2 b_5(D)->yy_is_our_buffer+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1691 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 23 22 24 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) lex.yy.c:1691 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 29)
;;  succ:       8 [29.0%]  (FALLTHRU)
;;              9 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

;; basic block 8, loop depth 0, count 0, freq 2606, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [29.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 5 [di] 97
;; live  kill	
(note 24 23 25 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 8 (var_location:DI ptr (mem/f/j:DI (plus:DI (reg/v/f:DI 94 [ b ])
            (const_int 8 [0x8])) [0 b_5(D)->yy_ch_buf+0 S8 A64])) lex.yy.c:1692 -1
     (nil))
(insn 26 25 27 8 (set (reg/f:DI 97 [ b_5(D)->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/v/f:DI 94 [ b ])
                (const_int 8 [0x8])) [1 b_5(D)->yy_ch_buf+0 S8 A64])) lex.yy.c:2141 89 {*movdi_internal}
     (nil))
(insn 27 26 28 8 (set (reg:DI 5 di)
        (reg/f:DI 97 [ b_5(D)->yy_ch_buf ])) lex.yy.c:2141 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 97 [ b_5(D)->yy_ch_buf ])
        (nil)))
(call_insn 28 27 29 8 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) lex.yy.c:2141 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

;; basic block 9, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [71.0%] 
;;              8 [100.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u43(6){ }u44(7){ }u45(16){ }u46(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 5 [di]
;; live  kill	
(code_label 29 28 30 9 48 "" [1 uses])
(note 30 29 31 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 9 (var_location:DI ptr (reg/v/f:DI 94 [ b ])) -1
     (nil))
(insn 32 31 33 9 (set (reg:DI 5 di)
        (reg/v/f:DI 94 [ b ])) lex.yy.c:2141 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 94 [ b ])
        (nil)))
(call_insn/j 33 32 37 9 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) lex.yy.c:2141 662 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 1014, maybe hot
;;  prev block 9, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [10.1%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u51(6){ }u52(7){ }u53(16){ }u54(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 37 33 38 10 45 "" [1 uses])
(note 38 37 0 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yy_flush_buffer(YY_BUFFER_STATE) (_Z15yy_flush_bufferP15yy_buffer_state, funcdef_no=97, decl_uid=4261, cgraph_uid=97, symbol_order=124)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
changing bb of uid 46
  unscanned insn
Redirecting fallthru edge 2->6 to 7
Implicit set of reg 99 in basic block 7
changing bb of uid 47
  unscanned insn
verify found no changes in insn with uid = 25.
Edge 3->6 redirected to 8
Implicit set of reg 90 in basic block 8
Found 2 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 9 (    1)


void yy_flush_buffer(YY_BUFFER_STATE)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 53
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,8u} r7={1d,8u} r16={1d,7u} r17={5d,3u} r20={1d,8u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} r88={1d,1u} r89={1d,4u} r90={1d,2u} r93={1d,2u} r99={1d,10u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} 
;;    total ref usage 97{36d,61u,0e} in 29{29 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 7 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 99
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 99
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99

( 2 )->[7]->( 6 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	

( 2 )->[3]->( 4 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 17 [flags] 87 88 89 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  gen 	 17 [flags] 87 88 89 90
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99

( 3 )->[8]->( 6 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 99
;; lr  def 	 17 [flags] 93 100 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99
;; live  gen 	 17 [flags] 93 100 101
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(6){ }u34(7){ }u35(16){ }u36(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; lr  def 	 102 103 104 105
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; live  gen 	 102 103 104 105
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 5 7 8 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u46(6){ }u47(7){ }u48(16){ }u49(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u50(6){ }u51(7){ }u52(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 7 to worklist
  Adding insn 25 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 13 to worklist
  Adding insn 31 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
Finished finding needed instructions:
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 33 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
  Adding insn 6 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 9 (    1)
SET hash table (13 buckets, 2 entries)
Index 0 (hash value 8)
  (reg/v/f:DI 99 [ b ]) := (const_int 0 [0])
Index 1 (hash value 12)
  (reg/f:DI 90 [ D.6643 ]) := (const_int 0 [0])

CPROP of void yy_flush_buffer(YY_BUFFER_STATE), 9 basic blocks, 224 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

Redirecting fallthru edge 2->3 to 8
deleting block 3
verify found no changes in insn with uid = 25.
Edge 4->5 redirected to 8
deleting block 5


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


void yy_flush_buffer(YY_BUFFER_STATE)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,6u} r7={1d,6u} r16={1d,5u} r17={5d,3u} r20={1d,6u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} r88={1d,1u} r89={1d,4u} r90={1d,2u} r93={1d,2u} r99={1d,10u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} 
;;    total ref usage 89{36d,53u,0e} in 29{29 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 99
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 99
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 99 [ b ])
        (reg:DI 5 di [ b ])) lex.yy.c:1730 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ b ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 99 [ b ])
            (const_int 0 [0]))) lex.yy.c:1731 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 11 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 11)
            (pc))) lex.yy.c:1731 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8986 (nil)))
 -> 11)
;;  succ:       8 [10.1%]  (FALLTHRU)
;;              4 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99

;; basic block 4, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 2, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [89.9%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 17 [flags] 87 88 89 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  gen 	 17 [flags] 87 88 89 90
;; live  kill	
(code_label 11 7 12 4 57 "" [1 uses])
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (mem:SI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 32 [0x20])) [2 b_3(D)->yy_n_chars+0 S4 A64])
        (const_int 0 [0])) lex.yy.c:1734 90 {*movsi_internal}
     (nil))
(insn 14 13 15 4 (set (reg/f:DI 87 [ D.6642 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 8 [0x8])) [1 b_3(D)->yy_ch_buf+0 S8 A64])) lex.yy.c:1740 89 {*movdi_internal}
     (nil))
(insn 15 14 16 4 (set (mem:QI (reg/f:DI 87 [ D.6642 ]) [0 *_6+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1740 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.6642 ])
        (nil)))
(insn 16 15 17 4 (set (reg/f:DI 88 [ D.6642 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 8 [0x8])) [1 b_3(D)->yy_ch_buf+0 S8 A64])) lex.yy.c:1741 89 {*movdi_internal}
     (nil))
(insn 17 16 18 4 (set (mem:QI (plus:DI (reg/f:DI 88 [ D.6642 ])
                (const_int 1 [0x1])) [0 MEM[(char *)_8 + 1B]+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1741 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 88 [ D.6642 ])
        (nil)))
(insn 18 17 19 4 (set (reg/f:DI 89 [ D.6642 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 8 [0x8])) [1 b_3(D)->yy_ch_buf+0 S8 A64])) lex.yy.c:1743 89 {*movdi_internal}
     (nil))
(insn 19 18 20 4 (set (mem/f:DI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 16 [0x10])) [1 b_3(D)->yy_buf_pos+0 S8 A64])
        (reg/f:DI 89 [ D.6642 ])) lex.yy.c:1743 89 {*movdi_internal}
     (nil))
(insn 20 19 21 4 (set (mem:SI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 44 [0x2c])) [2 b_3(D)->yy_at_bol+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1745 90 {*movsi_internal}
     (nil))
(insn 21 20 22 4 (set (mem:SI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 60 [0x3c])) [2 b_3(D)->yy_buffer_status+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1746 90 {*movsi_internal}
     (nil))
(insn 22 21 24 4 (set (reg/f:DI 90 [ D.6643 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1748 89 {*movdi_internal}
     (nil))
(insn 24 22 25 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 90 [ D.6643 ])
            (const_int 0 [0]))) lex.yy.c:1748 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 25 24 26 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 44)
            (pc))) lex.yy.c:1748 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 44)
;;  succ:       6 [85.0%]  (FALLTHRU)
;;              8 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99

;; basic block 6, loop depth 0, count 0, freq 7638, maybe hot
;;  prev block 4, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [85.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 99
;; lr  def 	 17 [flags] 93 100 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99
;; live  gen 	 17 [flags] 93 100 101
;; live  kill	 17 [flags]
(note 26 25 27 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 6 (set (reg:DI 101 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1748 89 {*movdi_internal}
     (nil))
(insn 28 27 29 6 (parallel [
            (set (reg:DI 100 [ D.6644 ])
                (ashift:DI (reg:DI 101 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1748 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 101 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 29 28 30 6 (parallel [
            (set (reg/f:DI 93 [ D.6643 ])
                (plus:DI (reg/f:DI 90 [ D.6643 ])
                    (reg:DI 100 [ D.6644 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1748 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 100 [ D.6644 ])
        (expr_list:REG_DEAD (reg/f:DI 90 [ D.6643 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 30 29 31 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 99 [ b ])
            (mem/f:DI (reg/f:DI 93 [ D.6643 ]) [1 *_17+0 S8 A64]))) lex.yy.c:1748 8 {*cmpdi_1}
     (nil))
(jump_insn 31 30 32 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 44)
            (pc))) lex.yy.c:1748 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7455 (nil)))
 -> 44)
;;  succ:       7 [25.4%]  (FALLTHRU)
;;              8 [74.5%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99

;; basic block 7, loop depth 0, count 0, freq 1944, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [25.4%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u33(6){ }u34(7){ }u35(16){ }u36(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; lr  def 	 102 103 104 105
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; live  gen 	 102 103 104 105
;; live  kill	
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 7 (set (reg:SI 102 [ b_3(D)->yy_n_chars ])
        (mem:SI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 32 [0x20])) [2 b_3(D)->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 99 [ b ])
        (nil)))
(insn 34 33 35 7 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 102 [ b_3(D)->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 102 [ b_3(D)->yy_n_chars ])
        (nil)))
(insn 35 34 36 7 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 89 [ D.6642 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 36 35 37 7 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 89 [ D.6642 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 37 36 38 7 (set (reg/f:DI 103 [ *_17 ])
        (mem/f:DI (reg/f:DI 93 [ D.6643 ]) [1 *_17+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 93 [ D.6643 ])
        (nil)))
(insn 38 37 39 7 (set (reg/f:DI 104 [ _26->yy_input_file ])
        (mem/f:DI (reg/f:DI 103 [ *_17 ]) [1 _26->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ *_17 ])
        (nil)))
(insn 39 38 40 7 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 104 [ _26->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 104 [ _26->yy_input_file ])
        (nil)))
(insn 40 39 41 7 (set (reg:QI 105 [ *_10 ])
        (mem:QI (reg/f:DI 89 [ D.6642 ]) [0 *_10+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 89 [ D.6642 ])
        (nil)))
(insn 41 40 44 7 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 105 [ *_10 ])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 105 [ *_10 ])
        (nil)))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 7, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU)
;;              2 [10.1%]  (FALLTHRU)
;;              4 [15.0%] 
;;              6 [74.5%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(6){ }u47(7){ }u48(16){ }u49(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 44 41 45 8 56 "" [2 uses])
(note 45 44 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yy_init_buffer(YY_BUFFER_STATE, FILE*) (_ZL14yy_init_bufferP15yy_buffer_stateP8_IO_FILE, funcdef_no=96, decl_uid=4269, cgraph_uid=96, symbol_order=123)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 9 (    1)


void yy_init_buffer(YY_BUFFER_STATE, FILE*)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 69
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={5d,3u} r1={5d} r2={5d} r4={4d,1u} r5={7d,4u} r6={1d,8u} r7={1d,12u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,7u} r17={8d,4u} r18={4d} r19={4d} r20={1d,8u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r88={2d,1u} r89={1d,2u} r90={1d,2u} r91={1d,2u} r96={1d,1u} r97={1d,1u} r98={1d,7u} r99={1d,3u} r100={1d,1u} r102={1d,1u} 
;;    total ref usage 363{295d,68u,0e} in 32{28 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 90 91 98 99
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 89 90 91 98 99
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 98
;; lr  def 	 17 [flags] 100
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; live  gen 	 17 [flags] 100
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99

( 3 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99

( 3 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 96 97 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 88 96 97 101 102
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u54(6){ }u55(7){ }u56(16){ }u57(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98
;; live  gen 	 88
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98

( 7 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u58(6){ }u59(7){ }u60(16){ }u61(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u66(6){ }u67(7){ }u68(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 8 to worklist
  Adding insn 22 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 30 to worklist
  Adding insn 36 to worklist
  Adding insn 33 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
Finished finding needed instructions:
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
  Adding insn 5 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
  Adding insn 29 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
  Adding insn 21 to worklist
  Adding insn 20 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 9 (    1)
changing bb of uid 52
  unscanned insn
verify found no changes in insn with uid = 18.
Edge 2->4 redirected to 9
Implicit set of reg 91 in basic block 9
Implicit set of reg 99 in basic block 7
Found 2 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 10 (    1)


void yy_init_buffer(YY_BUFFER_STATE, FILE*)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 69
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={5d,3u} r1={5d} r2={5d} r4={4d,1u} r5={7d,4u} r6={1d,9u} r7={1d,13u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,8u} r17={8d,4u} r18={4d} r19={4d} r20={1d,9u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r88={2d,1u} r89={1d,2u} r90={1d,2u} r91={1d,2u} r96={1d,1u} r97={1d,1u} r98={1d,7u} r99={1d,3u} r100={1d,1u} r102={1d,1u} 
;;    total ref usage 367{295d,72u,0e} in 32{28 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 3 9 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 90 91 98 99
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 89 90 91 98 99
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99

( 2 )->[9]->( 4 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  out 	

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 98
;; lr  def 	 17 [flags] 100
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; live  gen 	 17 [flags] 100
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99

( 3 9 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99

( 3 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 96 97 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 88 96 97 102
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u54(6){ }u55(7){ }u56(16){ }u57(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98
;; live  gen 	 88
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98

( 7 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u58(6){ }u59(7){ }u60(16){ }u61(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u66(6){ }u67(7){ }u68(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 8 to worklist
  Adding insn 22 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 30 to worklist
  Adding insn 36 to worklist
  Adding insn 33 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
Finished finding needed instructions:
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
  Adding insn 5 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
  Adding insn 29 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
  Adding insn 21 to worklist
  Adding insn 20 to worklist
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 10 (    1)
SET hash table (13 buckets, 3 entries)
Index 0 (hash value 0)
  (reg/f:DI 91 [ D.6655 ]) := (const_int 0 [0])
Index 1 (hash value 10)
  (reg:SI 88 [ D.6653 ]) := (const_int 0 [0])
Index 2 (hash value 8)
  (reg/v/f:DI 99 [ file ]) := (const_int 0 [0])

CPROP of void yy_init_buffer(YY_BUFFER_STATE, FILE*), 10 basic blocks, 336 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

verify found no changes in insn with uid = 18.
Edge 2->3 redirected to 5
deleting block 3


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


void yy_init_buffer(YY_BUFFER_STATE, FILE*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={5d,3u} r1={5d} r2={5d} r4={4d,1u} r5={7d,4u} r6={1d,8u} r7={1d,12u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,7u} r17={8d,4u} r18={4d} r19={4d} r20={1d,8u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r88={2d,1u} r89={1d,2u} r90={1d,2u} r91={1d,2u} r96={1d,1u} r97={1d,1u} r98={1d,7u} r99={1d,3u} r100={1d,1u} r102={1d,1u} 
;;    total ref usage 363{295d,68u,0e} in 32{28 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 90 91 98 99
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 89 90 91 98 99
;; live  kill	
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 98 [ b ])
        (reg:DI 5 di [ b ])) lex.yy.c:1703 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ b ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 99 [ file ])
        (reg:DI 4 si [ file ])) lex.yy.c:1703 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ file ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(call_insn/u 8 4 9 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>) [0 __errno_location S1 A8])
            (const_int 0 [0]))) lex.yy.c:1704 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 9 8 10 2 (set (reg/f:DI 89 [ D.6654 ])
        (reg:DI 0 ax)) lex.yy.c:1704 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 10 9 11 2 (set (reg/v:SI 90 [ oerrno ])
        (mem:SI (reg/f:DI 89 [ D.6654 ]) [2 *_5+0 S4 A32])) lex.yy.c:1704 90 {*movsi_internal}
     (nil))
(debug_insn 11 10 12 2 (var_location:SI oerrno (reg/v:SI 90 [ oerrno ])) lex.yy.c:1704 -1
     (nil))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (reg/v/f:DI 98 [ b ])) lex.yy.c:1706 89 {*movdi_internal}
     (nil))
(call_insn 13 12 14 2 (call (mem:QI (symbol_ref:DI ("_Z15yy_flush_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c510 yy_flush_buffer>) [0 yy_flush_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:1706 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z15yy_flush_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c510 yy_flush_buffer>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 14 13 15 2 (set (mem/f:DI (reg/v/f:DI 98 [ b ]) [1 b_8(D)->yy_input_file+0 S8 A64])
        (reg/v/f:DI 99 [ file ])) lex.yy.c:1708 89 {*movdi_internal}
     (nil))
(insn 15 14 16 2 (set (mem:SI (plus:DI (reg/v/f:DI 98 [ b ])
                (const_int 56 [0x38])) [2 b_8(D)->yy_fill_buffer+0 S4 A64])
        (const_int 1 [0x1])) lex.yy.c:1709 90 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (reg/f:DI 91 [ D.6655 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1715 89 {*movdi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 91 [ D.6655 ])
            (const_int 0 [0]))) lex.yy.c:1715 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 23)
            (pc))) lex.yy.c:1715 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 23)
;;  succ:       4 [85.0%]  (FALLTHRU)
;;              5 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99

;; basic block 4, loop depth 0, count 0, freq 8500, maybe hot
;;  prev block 2, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [85.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 98
;; lr  def 	 17 [flags] 100
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; live  gen 	 17 [flags] 100
;; live  kill	
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 4 (set (reg:DI 100 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1715 89 {*movdi_internal}
     (nil))
(insn 21 20 22 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 98 [ b ])
            (mem/f:DI (plus:DI (mult:DI (reg:DI 100 [ yy_buffer_stack_top ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 91 [ D.6655 ])) [1 *_16+0 S8 A64]))) lex.yy.c:1715 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 100 [ yy_buffer_stack_top ])
        (expr_list:REG_DEAD (reg/f:DI 91 [ D.6655 ])
            (nil))))
(jump_insn 22 21 23 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) lex.yy.c:1715 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1765 (nil)))
 -> 27)
;;  succ:       5 [82.3%]  (FALLTHRU)
;;              6 [17.6%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99

;; basic block 5, loop depth 0, count 0, freq 8500, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [82.3%]  (FALLTHRU)
;;              2 [15.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	
;; live  kill	
(code_label 23 22 24 5 65 "" [1 uses])
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 5 (set (mem:SI (plus:DI (reg/v/f:DI 98 [ b ])
                (const_int 48 [0x30])) [2 b_8(D)->yy_bs_lineno+0 S4 A64])
        (const_int 1 [0x1])) lex.yy.c:1716 90 {*movsi_internal}
     (nil))
(insn 26 25 27 5 (set (mem:SI (plus:DI (reg/v/f:DI 98 [ b ])
                (const_int 52 [0x34])) [2 b_8(D)->yy_bs_column+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1717 90 {*movsi_internal}
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [17.6%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 27 26 28 6 66 "" [1 uses])
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 99 [ file ])
            (const_int 0 [0]))) lex.yy.c:1720 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 30 29 31 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 51)
            (pc))) lex.yy.c:1720 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2165 (nil)))
 -> 51)
;;  succ:       7 [78.3%]  (FALLTHRU)
;;              8 [21.6%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99

;; basic block 7, loop depth 0, count 0, freq 7835, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [78.3%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 96 97 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 88 96 97 102
;; live  kill	
(note 31 30 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 7 (set (reg:DI 5 di)
        (reg/v/f:DI 99 [ file ])) lex.yy.c:1720 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 99 [ file ])
        (nil)))
(call_insn 33 32 34 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fileno") [flags 0x41]  <function_decl 0x7f88bbf95af8 fileno>) [0 fileno S1 A8])
            (const_int 0 [0]))) lex.yy.c:1720 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("fileno") [flags 0x41]  <function_decl 0x7f88bbf95af8 fileno>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 34 33 35 7 (set (reg:SI 96 [ D.6653 ])
        (reg:SI 0 ax)) lex.yy.c:1720 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 35 34 36 7 (set (reg:SI 5 di)
        (reg:SI 96 [ D.6653 ])) lex.yy.c:1720 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 96 [ D.6653 ])
        (nil)))
(call_insn 36 35 37 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isatty") [flags 0x41]  <function_decl 0x7f88bc0d7e58 isatty>) [0 isatty S1 A8])
            (const_int 0 [0]))) lex.yy.c:1720 669 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("isatty") [flags 0x41]  <function_decl 0x7f88bc0d7e58 isatty>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 37 36 38 7 (set (reg:SI 97 [ D.6653 ])
        (reg:SI 0 ax)) lex.yy.c:1720 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 38 37 39 7 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 97 [ D.6653 ])
            (const_int 0 [0]))) lex.yy.c:1720 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 97 [ D.6653 ])
        (nil)))
(insn 39 38 40 7 (set (reg:QI 102)
        (gt:QI (reg:CCNO 17 flags)
            (const_int 0 [0]))) lex.yy.c:1720 607 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (nil)))
(insn 40 39 51 7 (set (reg:SI 88 [ D.6653 ])
        (zero_extend:SI (reg:QI 102))) lex.yy.c:1720 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 102)
        (nil)))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98

;; basic block 8, loop depth 0, count 0, freq 2165, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [21.6%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(6){ }u55(7){ }u56(16){ }u57(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98
;; live  gen 	 88
;; live  kill	
(code_label 51 40 50 8 68 "" [1 uses])
(note 50 51 5 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 5 50 42 8 (set (reg:SI 88 [ D.6653 ])
        (const_int 0 [0])) lex.yy.c:1720 90 {*movsi_internal}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98

;; basic block 9, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 8, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              7 [100.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u58(6){ }u59(7){ }u60(16){ }u61(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; live  gen 	
;; live  kill	
(code_label 42 5 43 9 67 "" [0 uses])
(note 43 42 44 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 9 (set (mem:SI (plus:DI (reg/v/f:DI 98 [ b ])
                (const_int 40 [0x28])) [2 b_8(D)->yy_is_interactive+0 S4 A64])
        (reg:SI 88 [ D.6653 ])) lex.yy.c:1720 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 98 [ b ])
        (expr_list:REG_DEAD (reg:SI 88 [ D.6653 ])
            (nil))))
(insn 45 44 0 9 (set (mem:SI (reg/f:DI 89 [ D.6654 ]) [2 *_5+0 S4 A32])
        (reg/v:SI 90 [ oerrno ])) lex.yy.c:1722 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 90 [ oerrno ])
        (expr_list:REG_DEAD (reg/f:DI 89 [ D.6654 ])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function yy_buffer_state* yy_create_buffer(FILE*, int) (_Z16yy_create_bufferP8_IO_FILEi, funcdef_no=94, decl_uid=4257, cgraph_uid=94, symbol_order=121)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


yy_buffer_state* yy_create_buffer(FILE*, int)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 53
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,4u} r1={5d} r2={5d} r4={6d,2u} r5={9d,5u} r6={1d,5u} r7={1d,9u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,4u} r17={7d,2u} r18={4d} r19={4d} r20={1d,5u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r88={1d,3u} r92={1d,1u} r93={1d,1u} r94={1d,6u} r95={1d,1u} r96={1d,2u} 
;;    total ref usage 372{322d,50u,0e} in 29{25 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 93 94
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 90 92 93 94
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94

( 2 4 )->[3]->( )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(6){ }u13(7){ }u14(16){ }u15(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 2 )->[4]->( 3 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 95 96
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 87 88 95 96
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(6){ }u37(7){ }u38(16){ }u39(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; live  gen 	 0 [ax] 4 [si] 5 [di] 91
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u49(0){ }u50(6){ }u51(7){ }u52(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 9 to worklist
  Adding insn 18 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 27 to worklist
  Adding insn 23 to worklist
  Adding insn 45 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
Finished finding needed instructions:
processing block 3 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 17 to worklist
processing block 5 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 44 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
  Adding insn 33 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
  Adding insn 14 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
changing bb of uid 47
  unscanned insn
Redirecting fallthru edge 2->3 to 6
Implicit set of reg 94 in basic block 6
changing bb of uid 48
  unscanned insn
verify found no changes in insn with uid = 34.
Edge 4->3 redirected to 7
Implicit set of reg 96 in basic block 7
Found 2 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 8 count 8 (    1)


yy_buffer_state* yy_create_buffer(FILE*, int)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 53
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,4u} r1={5d} r2={5d} r4={6d,2u} r5={9d,5u} r6={1d,7u} r7={1d,11u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,6u} r17={7d,2u} r18={4d} r19={4d} r20={1d,7u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r88={1d,3u} r92={1d,1u} r93={1d,1u} r94={1d,6u} r95={1d,1u} r96={1d,2u} 
;;    total ref usage 380{322d,58u,0e} in 29{25 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 6 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 93 94
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 92 93 94
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94

( 2 )->[6]->( 3 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	

( 6 7 )->[3]->( )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(6){ }u13(7){ }u14(16){ }u15(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 2 )->[4]->( 7 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 95 96
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 88 95 96
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94

( 4 )->[7]->( 3 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(6){ }u37(7){ }u38(16){ }u39(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u49(0){ }u50(6){ }u51(7){ }u52(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 9 to worklist
  Adding insn 18 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 27 to worklist
  Adding insn 23 to worklist
  Adding insn 45 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
Finished finding needed instructions:
processing block 3 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 17 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 5 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 44 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
  Adding insn 33 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
  Adding insn 14 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 8 count 8 (    1)
SET hash table (11 buckets, 2 entries)
Index 0 (hash value 6)
  (reg/f:DI 94) := (const_int 0 [0])
Index 1 (hash value 8)
  (reg/f:DI 96) := (const_int 0 [0])

CPROP of yy_buffer_state* yy_create_buffer(FILE*, int), 8 basic blocks, 224 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

Redirecting fallthru edge 2->3 to 4
deleting block 3
verify found no changes in insn with uid = 34.
Edge 5->6 redirected to 4
deleting block 6


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


yy_buffer_state* yy_create_buffer(FILE*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,4u} r1={5d} r2={5d} r4={6d,2u} r5={9d,5u} r6={1d,5u} r7={1d,9u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,4u} r17={7d,2u} r18={4d} r19={4d} r20={1d,5u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r88={1d,3u} r92={1d,1u} r93={1d,1u} r94={1d,6u} r95={1d,1u} r96={1d,2u} 
;;    total ref usage 372{322d,50u,0e} in 29{25 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 93 94
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 92 93 94
;; live  kill	
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:DI 92 [ file ])
        (reg:DI 5 di [ file ])) lex.yy.c:1655 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ file ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 93 [ size ])
        (reg:SI 4 si [ size ])) lex.yy.c:1655 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ size ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (var_location:DI size (const_int 64 [0x40])) -1
     (nil))
(insn 8 7 9 2 (set (reg:DI 5 di)
        (const_int 64 [0x40])) lex.yy.c:2123 89 {*movdi_internal}
     (nil))
(call_insn 9 8 10 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 10 9 12 2 (set (reg/f:DI 94)
        (reg:DI 0 ax)) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 94)
            (nil))))
(debug_insn 12 10 13 2 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1658 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1658 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 94)
            (const_int 0 [0]))) lex.yy.c:1659 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 15 14 32 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) lex.yy.c:1659 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 20)
;;  succ:       4 [0.0%]  (FALLTHRU)
;;              5 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94

;; basic block 4, loop depth 0, count 0, freq 8
;;  prev block 2, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [0.0%]  (FALLTHRU)
;;              5 [0.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u12(6){ }u13(7){ }u14(16){ }u15(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 32 15 16 4 76 "" [1 uses])
(note 16 32 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7f88bbf1aa20 *.LC9>)) lex.yy.c:1660 89 {*movdi_internal}
     (nil))
(call_insn 18 17 20 4 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1660 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 9996, maybe hot
;;  prev block 4, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 95 96
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 88 95 96
;; live  kill	 17 [flags]
(code_label 20 18 21 5 75 "" [1 uses])
(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 5 (set (reg:DI 88 [ D.6665 ])
        (sign_extend:DI (reg/v:SI 93 [ size ]))) lex.yy.c:1662 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 93 [ size ])
        (nil)))
(insn 23 22 24 5 (set (mem:DI (plus:DI (reg/f:DI 94)
                (const_int 24 [0x18])) [4 MEM[(struct yy_buffer_state *)_14].yy_buf_size+0 S8 A64])
        (reg:DI 88 [ D.6665 ])) lex.yy.c:1662 89 {*movdi_internal}
     (nil))
(debug_insn 24 23 25 5 (var_location:DI size (plus:DI (reg:DI 88 [ D.6665 ])
        (const_int 2 [0x2]))) lex.yy.c:1667 -1
     (nil))
(insn 25 24 26 5 (parallel [
            (set (reg:DI 95 [ D.6665 ])
                (plus:DI (reg:DI 88 [ D.6665 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2123 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 88 [ D.6665 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 26 25 27 5 (set (reg:DI 5 di)
        (reg:DI 95 [ D.6665 ])) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 95 [ D.6665 ])
        (nil)))
(call_insn 27 26 28 5 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 28 27 30 5 (set (reg/f:DI 96)
        (reg:DI 0 ax)) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 96)
            (nil))))
(debug_insn 30 28 31 5 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1667 -1
     (nil))
(insn 31 30 33 5 (set (mem/f:DI (plus:DI (reg/f:DI 94)
                (const_int 8 [0x8])) [1 MEM[(struct yy_buffer_state *)_14].yy_ch_buf+0 S8 A64])
        (reg/f:DI 96)) lex.yy.c:1667 89 {*movdi_internal}
     (nil))
(insn 33 31 34 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 96)
            (const_int 0 [0]))) lex.yy.c:1668 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 96)
        (nil)))
(jump_insn 34 33 35 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 32)
            (pc))) lex.yy.c:1668 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 32)
;;  succ:       4 [0.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94

;; basic block 7, loop depth 0, count 0, freq 9992, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u36(6){ }u37(7){ }u38(16){ }u39(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	
(note 35 34 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 7 (set (mem:SI (plus:DI (reg/f:DI 94)
                (const_int 36 [0x24])) [2 MEM[(struct yy_buffer_state *)_14].yy_is_our_buffer+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1671 90 {*movsi_internal}
     (nil))
(insn 37 36 38 7 (set (reg:DI 4 si)
        (reg/v/f:DI 92 [ file ])) lex.yy.c:1673 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 92 [ file ])
        (nil)))
(insn 38 37 39 7 (set (reg:DI 5 di)
        (reg/f:DI 94)) lex.yy.c:1673 89 {*movdi_internal}
     (nil))
(call_insn 39 38 44 7 (call (mem:QI (symbol_ref:DI ("_ZL14yy_init_bufferP15yy_buffer_stateP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c948 yy_init_buffer>) [0 yy_init_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:1673 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_init_bufferP15yy_buffer_stateP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c948 yy_init_buffer>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 44 39 45 7 (set (reg/i:DI 0 ax)
        (reg/f:DI 94)) lex.yy.c:1676 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 94)
        (nil)))
(insn 45 44 0 7 (use (reg/i:DI 0 ax)) lex.yy.c:1676 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyrestart(FILE*) (_Z9yyrestartP8_IO_FILE, funcdef_no=91, decl_uid=4252, cgraph_uid=91, symbol_order=118)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
changing bb of uid 61
  unscanned insn
verify found no changes in insn with uid = 9.
Edge 2->4 redirected to 8
Implicit set of reg 87 in basic block 8
changing bb of uid 63
  unscanned insn
Redirecting fallthru edge 3->4 to 9
Implicit set of reg 91 in basic block 9
Implicit set of reg 98 in basic block 6
Found 3 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 10 (    1)


void yyrestart(FILE*)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 69
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d,1u} r1={4d} r2={4d} r4={6d,2u} r5={6d,3u} r6={1d,9u} r7={1d,12u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,8u} r17={10d,3u} r18={3d} r19={3d} r20={1d,9u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r87={1d,2u} r91={3d,2u} r95={1d,1u} r97={1d,1u} r98={1d,2u} r102={1d,2u} r103={1d,2u} r105={1d,3u} r112={1d,1u} r113={1d,1u} r114={1d,1u,1e} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u,1e} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} 
;;    total ref usage 346{269d,75u,2e} in 42{39 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 8 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87 112
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 87 112
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112

( 2 )->[8]->( 4 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; live  out 	

( 2 )->[3]->( 9 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 91 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112
;; live  gen 	 17 [flags] 91 113
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112

( 3 )->[9]->( 4 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; live  out 	

( 9 8 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 95 97 98 114 115 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 95 97 98 114 115 116
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 112

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98
;; lr  def 	 91 117
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 112
;; live  gen 	 91 117
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 91
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; live  gen 	 91
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112

( 6 5 3 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 102 103 105 118 119 120 121 122 123 124
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; live  gen 	 4 [si] 5 [di] 102 103 105 118 119 120 121 122 123 124
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u66(6){ }u67(7){ }u68(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 14 to worklist
  Adding insn 29 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 17 to worklist
  Adding insn 54 to worklist
  Adding insn 52 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 46 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 53 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
  Adding insn 4 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 112
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 10 (    1)
SET hash table (15 buckets, 3 entries)
Index 0 (hash value 12)
  (reg/f:DI 87 [ D.6669 ]) := (const_int 0 [0])
Index 1 (hash value 1)
  (reg/f:DI 91 [ D.6671 ]) := (const_int 0 [0])
Index 2 (hash value 8)
  (reg/f:DI 98 [ D.6669 ]) := (const_int 0 [0])

CPROP of void yyrestart(FILE*), 10 basic blocks, 368 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

verify found no changes in insn with uid = 9.
Edge 2->3 redirected to 6
deleting block 3
Redirecting fallthru edge 4->5 to 6
deleting block 5


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


void yyrestart(FILE*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d,1u} r1={4d} r2={4d} r4={6d,2u} r5={6d,3u} r6={1d,7u} r7={1d,10u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,6u} r17={10d,3u} r18={3d} r19={3d} r20={1d,7u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r87={1d,2u} r91={3d,2u} r95={1d,1u} r97={1d,1u} r98={1d,2u} r102={1d,2u} r103={1d,2u} r105={1d,3u} r112={1d,1u} r113={1d,1u} r114={1d,1u,1e} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u,1e} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} 
;;    total ref usage 338{269d,67u,2e} in 42{39 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87 112
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 87 112
;; live  kill	
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:DI 112 [ input_file ])
        (reg:DI 5 di [ input_file ])) lex.yy.c:1593 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ input_file ])
        (nil)))
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 3 8 2 (set (reg/f:DI 87 [ D.6669 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1595 89 {*movdi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 87 [ D.6669 ])
            (const_int 0 [0]))) lex.yy.c:1595 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 15)
            (pc))) lex.yy.c:1595 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 672 (nil)))
 -> 15)
;;  succ:       6 [6.7%] 
;;              4 [93.3%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112

;; basic block 4, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 2, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [93.3%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 91 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112
;; live  gen 	 17 [flags] 91 113
;; live  kill	
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 4 (set (reg:DI 113 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1595 89 {*movdi_internal}
     (nil))
(insn 12 11 13 4 (set (reg/f:DI 91 [ D.6671 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 113 [ yy_buffer_stack_top ])
                    (const_int 8 [0x8]))
                (reg/f:DI 87 [ D.6669 ])) [1 *_7+0 S8 A64])) lex.yy.c:1595 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 113 [ yy_buffer_stack_top ])
        (expr_list:REG_DEAD (reg/f:DI 87 [ D.6669 ])
            (nil))))
(insn 13 12 14 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 91 [ D.6671 ])
            (const_int 0 [0]))) lex.yy.c:1595 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 14 13 15 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 35)
            (pc))) lex.yy.c:1595 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 35)
;;  succ:       6 [15.0%]  (FALLTHRU)
;;              9 [85.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112

;; basic block 6, loop depth 0, count 0, freq 2071, maybe hot
;;  prev block 4, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [15.0%]  (FALLTHRU)
;;              2 [6.7%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 95 97 98 114 115 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 95 97 98 114 115 116
;; live  kill	 17 [flags]
(code_label 15 14 16 6 82 "" [1 uses])
(note 16 15 17 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(call_insn 17 16 18 6 (call (mem:QI (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>) [0 yyensure_buffer_stack S1 A8])
        (const_int 0 [0])) lex.yy.c:1596 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>)
        (nil))
    (nil))
(insn 18 17 19 6 (set (reg:DI 115 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1597 89 {*movdi_internal}
     (nil))
(insn 19 18 20 6 (parallel [
            (set (reg:DI 114 [ D.6670 ])
                (ashift:DI (reg:DI 115 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1597 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 115 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 20 19 21 6 (set (reg/f:DI 116 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1597 89 {*movdi_internal}
     (nil))
(insn 21 20 22 6 (parallel [
            (set (reg/f:DI 95 [ D.6669 ])
                (plus:DI (reg:DI 114 [ D.6670 ])
                    (reg/f:DI 116 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1597 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 116 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 114 [ D.6670 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 114 [ D.6670 ]))
                    (nil))))))
(insn 22 21 23 6 (set (reg:SI 4 si)
        (const_int 16384 [0x4000])) lex.yy.c:1598 90 {*movsi_internal}
     (nil))
(insn 23 22 24 6 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1598 89 {*movdi_internal}
     (nil))
(call_insn 24 23 25 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>) [0 yy_create_buffer S1 A8])
            (const_int 0 [0]))) lex.yy.c:1598 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 25 24 26 6 (set (reg/f:DI 97 [ D.6671 ])
        (reg:DI 0 ax)) lex.yy.c:1598 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 26 25 27 6 (set (mem/f:DI (reg/f:DI 95 [ D.6669 ]) [1 *_13+0 S8 A64])
        (reg/f:DI 97 [ D.6671 ])) lex.yy.c:1598 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 97 [ D.6671 ])
        (expr_list:REG_DEAD (reg/f:DI 95 [ D.6669 ])
            (nil))))
(insn 27 26 28 6 (set (reg/f:DI 98 [ D.6669 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1601 89 {*movdi_internal}
     (nil))
(insn 28 27 29 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 98 [ D.6669 ])
            (const_int 0 [0]))) lex.yy.c:1601 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 29 28 30 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 60)
            (pc))) lex.yy.c:1601 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4896 (nil)))
 -> 60)
;;  succ:       7 [51.0%]  (FALLTHRU)
;;              8 [49.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 112

;; basic block 7, loop depth 0, count 0, freq 1057, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [51.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98
;; lr  def 	 91 117
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 112
;; live  gen 	 91 117
;; live  kill	
(note 30 29 31 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 7 (set (reg:DI 117 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 32 31 60 7 (set (reg/f:DI 91 [ D.6671 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 117 [ yy_buffer_stack_top ])
                    (const_int 8 [0x8]))
                (reg/f:DI 98 [ D.6669 ])) [1 *_50+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 117 [ yy_buffer_stack_top ])
        (expr_list:REG_DEAD (reg/f:DI 98 [ D.6669 ])
            (nil))))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112

;; basic block 8, loop depth 0, count 0, freq 1014, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [49.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 91
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; live  gen 	 91
;; live  kill	
(code_label 60 32 59 8 85 "" [1 uses])
(note 59 60 4 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 4 59 35 8 (set (reg/f:DI 91 [ D.6671 ])
        (const_int 0 [0])) lex.yy.c:1601 89 {*movdi_internal}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112

;; basic block 9, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 8, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              7 [100.0%]  (FALLTHRU)
;;              4 [85.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 102 103 105 118 119 120 121 122 123 124
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; live  gen 	 4 [si] 5 [di] 102 103 105 118 119 120 121 122 123 124
;; live  kill	 17 [flags]
(code_label 35 4 36 9 84 "" [1 uses])
(note 36 35 37 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 9 (set (reg:DI 4 si)
        (reg/v/f:DI 112 [ input_file ])) lex.yy.c:1601 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 112 [ input_file ])
        (nil)))
(insn 38 37 39 9 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.6671 ])) lex.yy.c:1601 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.6671 ])
        (nil)))
(call_insn 39 38 40 9 (call (mem:QI (symbol_ref:DI ("_ZL14yy_init_bufferP15yy_buffer_stateP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c948 yy_init_buffer>) [0 yy_init_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:1601 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_init_bufferP15yy_buffer_stateP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c948 yy_init_buffer>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 40 39 41 9 (set (reg:DI 119 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1642 89 {*movdi_internal}
     (nil))
(insn 41 40 42 9 (parallel [
            (set (reg:DI 118 [ D.6670 ])
                (ashift:DI (reg:DI 119 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1642 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 119 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 42 41 43 9 (set (reg/f:DI 120 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1642 89 {*movdi_internal}
     (nil))
(insn 43 42 44 9 (parallel [
            (set (reg/f:DI 102 [ D.6669 ])
                (plus:DI (reg:DI 118 [ D.6670 ])
                    (reg/f:DI 120 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1642 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 120 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 118 [ D.6670 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 118 [ D.6670 ]))
                    (nil))))))
(insn 44 43 45 9 (set (reg/f:DI 103 [ D.6671 ])
        (mem/f:DI (reg/f:DI 102 [ D.6669 ]) [1 *_29+0 S8 A64])) lex.yy.c:1642 89 {*movdi_internal}
     (nil))
(insn 45 44 46 9 (set (reg:SI 121 [ _30->yy_n_chars ])
        (mem:SI (plus:DI (reg/f:DI 103 [ D.6671 ])
                (const_int 32 [0x20])) [2 _30->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (nil))
(insn 46 45 47 9 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 121 [ _30->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 121 [ _30->yy_n_chars ])
        (nil)))
(insn 47 46 48 9 (set (reg/f:DI 105 [ D.6674 ])
        (mem/f:DI (plus:DI (reg/f:DI 103 [ D.6671 ])
                (const_int 16 [0x10])) [1 _30->yy_buf_pos+0 S8 A64])) lex.yy.c:1643 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ D.6671 ])
        (nil)))
(insn 48 47 49 9 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 105 [ D.6674 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 49 48 50 9 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 105 [ D.6674 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 50 49 51 9 (set (reg/f:DI 122 [ *_29 ])
        (mem/f:DI (reg/f:DI 102 [ D.6669 ]) [1 *_29+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 102 [ D.6669 ])
        (nil)))
(insn 51 50 52 9 (set (reg/f:DI 123 [ _33->yy_input_file ])
        (mem/f:DI (reg/f:DI 122 [ *_29 ]) [1 _33->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 122 [ *_29 ])
        (nil)))
(insn 52 51 53 9 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 123 [ _33->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 123 [ _33->yy_input_file ])
        (nil)))
(insn 53 52 54 9 (set (reg:QI 124 [ *_32 ])
        (mem:QI (reg/f:DI 105 [ D.6674 ]) [0 *_32+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 105 [ D.6674 ])
        (nil)))
(insn 54 53 0 9 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 124 [ *_32 ])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 124 [ *_32 ])
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yypush_buffer_state(YY_BUFFER_STATE) (_Z19yypush_buffer_stateP15yy_buffer_state, funcdef_no=98, decl_uid=4263, cgraph_uid=98, symbol_order=125)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
changing bb of uid 55
  unscanned insn
verify found no changes in insn with uid = 7.
Edge 2->8 redirected to 9
Implicit set of reg 106 in basic block 9
Implicit set of reg 87 in basic block 4
Found 2 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 10 (    1)


void yypush_buffer_state(YY_BUFFER_STATE)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 68
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={2d,1u} r6={1d,9u} r7={1d,10u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,8u} r17={10d,3u} r18={1d} r19={1d} r20={1d,9u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r87={1d,3u} r88={1d,2u} r89={1d,2u} r91={1d,2u} r93={1d,1u} r99={1d,3u} r103={3d,5u} r106={1d,4u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} 
;;    total ref usage 192{120d,72u,0e} in 37{36 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 106
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 106
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106

( 2 )->[9]->( 8 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; live  gen 	 17 [flags] 87
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106

( 3 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(6){ }u15(7){ }u16(16){ }u17(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 103 107
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; live  gen 	 103 107
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106

( 3 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u19(6){ }u20(7){ }u21(16){ }u22(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 88 89 103
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106
;; live  gen 	 17 [flags] 88 89 103
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103
;; lr  def 	 17 [flags] 91 93 103 108 109 110 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106
;; live  gen 	 91 93 103 108 109 110 111 112
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106

( 4 5 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; lr  def 	 99 113 114 115 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; live  gen 	 99 113 114 115 116
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 7 9 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u65(6){ }u66(7){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 7 to worklist
  Adding insn 12 to worklist
  Adding insn 9 to worklist
  Adding insn 24 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
Finished finding needed instructions:
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
  Adding insn 15 to worklist
  Adding insn 14 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106
  Adding insn 11 to worklist
  Adding insn 10 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
  Adding insn 6 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 10 (    1)
SET hash table (15 buckets, 2 entries)
Index 0 (hash value 1)
  (reg/v/f:DI 106 [ new_buffer ]) := (const_int 0 [0])
Index 1 (hash value 12)
  (reg/f:DI 87 [ D.6678 ]) := (const_int 0 [0])

CPROP of void yypush_buffer_state(YY_BUFFER_STATE), 10 basic blocks, 224 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

verify found no changes in insn with uid = 7.
Edge 2->3 redirected to 9
deleting block 3


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


void yypush_buffer_state(YY_BUFFER_STATE)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={2d,1u} r6={1d,8u} r7={1d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,7u} r17={10d,3u} r18={1d} r19={1d} r20={1d,8u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r87={1d,3u} r88={1d,2u} r89={1d,2u} r91={1d,2u} r93={1d,1u} r99={1d,3u} r103={3d,5u} r106={1d,4u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} 
;;    total ref usage 188{120d,68u,0e} in 37{36 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 106
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 106
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 106 [ new_buffer ])
        (reg:DI 5 di [ new_buffer ])) lex.yy.c:1759 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ new_buffer ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 106 [ new_buffer ])
            (const_int 0 [0]))) lex.yy.c:1760 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 8 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 53)
            (pc))) lex.yy.c:1760 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2164 (nil)))
 -> 53)
;;  succ:       9 [21.6%] 
;;              4 [78.4%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106

;; basic block 4, loop depth 0, count 0, freq 7836, maybe hot
;;  prev block 2, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [78.4%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; live  gen 	 17 [flags] 87
;; live  kill	
(note 8 7 9 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 9 8 10 4 (call (mem:QI (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>) [0 yyensure_buffer_stack S1 A8])
        (const_int 0 [0])) lex.yy.c:1763 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>)
        (nil))
    (nil))
(insn 10 9 11 4 (set (reg/f:DI 87 [ D.6678 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1766 89 {*movdi_internal}
     (nil))
(insn 11 10 12 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 87 [ D.6678 ])
            (const_int 0 [0]))) lex.yy.c:1766 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 12 11 13 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) lex.yy.c:1766 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 18)
;;  succ:       6 [85.0%] 
;;              5 [15.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106

;; basic block 5, loop depth 0, count 0, freq 1175, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [15.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u14(6){ }u15(7){ }u16(16){ }u17(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 103 107
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; live  gen 	 103 107
;; live  kill	 17 [flags]
(note 13 12 14 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 5 (set (reg:DI 107 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 15 14 18 5 (parallel [
            (set (reg/f:DI 103 [ D.6678 ])
                (ashift:DI (reg:DI 107 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 107 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106

;; basic block 6, loop depth 0, count 0, freq 6661, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [85.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u19(6){ }u20(7){ }u21(16){ }u22(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 88 89 103
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106
;; live  gen 	 17 [flags] 88 89 103
;; live  kill	 17 [flags]
(code_label 18 15 19 6 93 "" [1 uses])
(note 19 18 20 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 6 (set (reg:DI 88 [ D.6679 ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1766 89 {*movdi_internal}
     (nil))
(insn 21 20 22 6 (parallel [
            (set (reg:DI 89 [ D.6679 ])
                (ashift:DI (reg:DI 88 [ D.6679 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1766 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 22 21 23 6 (parallel [
            (set (reg/f:DI 103 [ D.6678 ])
                (plus:DI (reg/f:DI 87 [ D.6678 ])
                    (reg:DI 89 [ D.6679 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1766 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 23 22 24 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:DI (reg/f:DI 103 [ D.6678 ]) [1 *_10+0 S8 A64])
            (const_int 0 [0]))) lex.yy.c:1766 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 24 23 25 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) lex.yy.c:1766 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 38)
;;  succ:       7 [85.0%]  (FALLTHRU)
;;              8 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106

;; basic block 7, loop depth 0, count 0, freq 5662, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [85.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103
;; lr  def 	 17 [flags] 91 93 103 108 109 110 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106
;; live  gen 	 91 93 103 108 109 110 111 112
;; live  kill	 17 [flags]
(note 25 24 26 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 7 (set (reg/f:DI 91 [ D.6681 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:1769 89 {*movdi_internal}
     (nil))
(insn 27 26 28 7 (set (reg:QI 108 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:1769 93 {*movqi_internal}
     (nil))
(insn 28 27 29 7 (set (mem:QI (reg/f:DI 91 [ D.6681 ]) [0 *_12+0 S1 A8])
        (reg:QI 108 [ yy_hold_char ])) lex.yy.c:1769 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 108 [ yy_hold_char ])
        (nil)))
(insn 29 28 30 7 (set (reg/f:DI 93 [ D.6680 ])
        (mem/f:DI (reg/f:DI 103 [ D.6678 ]) [1 *_10+0 S8 A64])) lex.yy.c:1770 89 {*movdi_internal}
     (nil))
(insn 30 29 31 7 (set (mem/f:DI (plus:DI (reg/f:DI 93 [ D.6680 ])
                (const_int 16 [0x10])) [1 _15->yy_buf_pos+0 S8 A64])
        (reg/f:DI 91 [ D.6681 ])) lex.yy.c:1770 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 93 [ D.6680 ])
        (expr_list:REG_DEAD (reg/f:DI 91 [ D.6681 ])
            (nil))))
(insn 31 30 32 7 (set (reg/f:DI 109 [ *_10 ])
        (mem/f:DI (reg/f:DI 103 [ D.6678 ]) [1 *_10+0 S8 A64])) lex.yy.c:1771 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ D.6678 ])
        (nil)))
(insn 32 31 33 7 (set (reg:SI 110 [ yy_n_chars ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) lex.yy.c:1771 90 {*movsi_internal}
     (nil))
(insn 33 32 34 7 (set (mem:SI (plus:DI (reg/f:DI 109 [ *_10 ])
                (const_int 32 [0x20])) [2 _17->yy_n_chars+0 S4 A64])
        (reg:SI 110 [ yy_n_chars ])) lex.yy.c:1771 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 110 [ yy_n_chars ])
        (expr_list:REG_DEAD (reg/f:DI 109 [ *_10 ])
            (nil))))
(insn 34 33 35 7 (parallel [
            (set (reg:DI 111)
                (plus:DI (reg:DI 88 [ D.6679 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1776 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 88 [ D.6679 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 35 34 36 7 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
        (reg:DI 111)) lex.yy.c:1776 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 111)
        (nil)))
(insn 36 35 37 7 (parallel [
            (set (reg:DI 112 [ D.6679 ])
                (plus:DI (reg:DI 89 [ D.6679 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 89 [ D.6679 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 37 36 38 7 (parallel [
            (set (reg/f:DI 103 [ D.6678 ])
                (plus:DI (reg/f:DI 87 [ D.6678 ])
                    (reg:DI 112 [ D.6679 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 112 [ D.6679 ])
        (expr_list:REG_DEAD (reg/f:DI 87 [ D.6678 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106

;; basic block 8, loop depth 0, count 0, freq 7836, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              6 [15.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; lr  def 	 99 113 114 115 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; live  gen 	 99 113 114 115 116
;; live  kill	
(code_label 38 37 39 8 94 "" [1 uses])
(note 39 38 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 8 (set (mem/f:DI (reg/f:DI 103 [ D.6678 ]) [1 *_41+0 S8 A64])
        (reg/v/f:DI 106 [ new_buffer ])) lex.yy.c:1777 89 {*movdi_internal}
     (nil))
(insn 41 40 42 8 (set (reg:SI 113 [ new_buffer_4(D)->yy_n_chars ])
        (mem:SI (plus:DI (reg/v/f:DI 106 [ new_buffer ])
                (const_int 32 [0x20])) [2 new_buffer_4(D)->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (nil))
(insn 42 41 43 8 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 113 [ new_buffer_4(D)->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 113 [ new_buffer_4(D)->yy_n_chars ])
        (nil)))
(insn 43 42 44 8 (set (reg/f:DI 99 [ D.6681 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 106 [ new_buffer ])
                (const_int 16 [0x10])) [1 new_buffer_4(D)->yy_buf_pos+0 S8 A64])) lex.yy.c:1643 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 106 [ new_buffer ])
        (nil)))
(insn 44 43 45 8 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 99 [ D.6681 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 45 44 46 8 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 99 [ D.6681 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 46 45 47 8 (set (reg/f:DI 114 [ *_41 ])
        (mem/f:DI (reg/f:DI 103 [ D.6678 ]) [1 *_41+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ D.6678 ])
        (nil)))
(insn 47 46 48 8 (set (reg/f:DI 115 [ _34->yy_input_file ])
        (mem/f:DI (reg/f:DI 114 [ *_41 ]) [1 _34->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 114 [ *_41 ])
        (nil)))
(insn 48 47 49 8 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 115 [ _34->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 115 [ _34->yy_input_file ])
        (nil)))
(insn 49 48 50 8 (set (reg:QI 116 [ *_33 ])
        (mem:QI (reg/f:DI 99 [ D.6681 ]) [0 *_33+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 99 [ D.6681 ])
        (nil)))
(insn 50 49 53 8 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 116 [ *_33 ])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 116 [ *_33 ])
        (nil)))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 8, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              2 [21.6%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 53 50 54 9 91 "" [1 uses])
(note 54 53 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yypop_buffer_state() (_Z18yypop_buffer_statev, funcdef_no=99, decl_uid=4264, cgraph_uid=99, symbol_order=126)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
changing bb of uid 59
  unscanned insn
Redirecting fallthru edge 2->7 to 8
Implicit set of reg 88 in basic block 8
changing bb of uid 60
  unscanned insn
verify found no changes in insn with uid = 19.
Edge 3->7 redirected to 9
Implicit set of reg 92 in basic block 9
changing bb of uid 62
  unscanned insn
verify found no changes in insn with uid = 30.
Edge 4->7 redirected to 10
Implicit set of reg 95 in basic block 10
changing bb of uid 64
  unscanned insn
Redirecting fallthru edge 6->7 to 11
Implicit set of reg 89 in basic block 11
Found 4 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 12 n_edges 15 count 12 (    1)


void yypop_buffer_state()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 59
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={3d,1u} r6={1d,11u} r7={1d,12u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,10u} r17={10d,4u} r18={1d} r19={1d} r20={1d,11u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r87={1d,2u} r88={1d,3u} r89={1d,3u} r91={1d,2u} r92={1d,2u} r94={1d,2u} r95={1d,3u} r97={1d,3u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} 
;;    total ref usage 190{115d,75u,0e} in 31{30 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 8 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 88
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88

( 2 )->[8]->( 7 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	

( 2 )->[3]->( 9 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 89 91 92 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  gen 	 17 [flags] 89 91 92 101
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92

( 3 )->[9]->( 7 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	

( 6 )->[4]->( 5 10 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; lr  def 	 17 [flags] 87 94 95 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; live  gen 	 17 [flags] 87 94 95 102
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95

( 4 )->[10]->( 7 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; lr  def 	 97 103 104 105 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; live  gen 	 97 103 104 105 106
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 3 )->[6]->( 4 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 91 92
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89

( 6 )->[11]->( 7 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 5 8 9 10 11 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u56(6){ }u57(7){ }u58(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 7 to worklist
  Adding insn 19 to worklist
  Adding insn 30 to worklist
  Adding insn 25 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 53 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
Finished finding needed instructions:
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
processing block 11 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
  Adding insn 52 to worklist
  Adding insn 48 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
  Adding insn 6 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 12 n_edges 15 count 12 (    1)
SET hash table (17 buckets, 4 entries)
Index 0 (hash value 3)
  (reg/f:DI 88 [ D.6687 ]) := (const_int 0 [0])
Index 1 (hash value 7)
  (reg/f:DI 92 [ D.6689 ]) := (const_int 0 [0])
Index 2 (hash value 10)
  (reg/f:DI 95 [ D.6689 ]) := (const_int 0 [0])
Index 3 (hash value 4)
  (reg:DI 89 [ D.6688 ]) := (const_int 0 [0])

CPROP of void yypop_buffer_state(), 12 basic blocks, 448 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

Redirecting fallthru edge 2->3 to 11
deleting block 3
verify found no changes in insn with uid = 19.
Edge 4->5 redirected to 11
deleting block 5
verify found no changes in insn with uid = 30.
Edge 6->7 redirected to 11
deleting block 7
Redirecting fallthru edge 9->10 to 11
deleting block 10


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


void yypop_buffer_state()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={3d,1u} r6={1d,7u} r7={1d,8u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,6u} r17={10d,4u} r18={1d} r19={1d} r20={1d,7u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r87={1d,2u} r88={1d,3u} r89={1d,3u} r91={1d,2u} r92={1d,2u} r94={1d,2u} r95={1d,3u} r97={1d,3u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} 
;;    total ref usage 174{115d,59u,0e} in 31{30 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 88
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:DI 88 [ D.6687 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1790 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 88 [ D.6687 ])
            (const_int 0 [0]))) lex.yy.c:1790 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 11 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 11)
            (pc))) lex.yy.c:1790 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8986 (nil)))
 -> 11)
;;  succ:       11 [10.1%]  (FALLTHRU)
;;              4 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88

;; basic block 4, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 2, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [89.9%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 89 91 92 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  gen 	 17 [flags] 89 91 92 101
;; live  kill	 17 [flags]
(code_label 11 7 12 4 102 "" [1 uses])
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89 [ D.6688 ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1790 89 {*movdi_internal}
     (nil))
(insn 14 13 15 4 (parallel [
            (set (reg:DI 101 [ D.6688 ])
                (ashift:DI (reg:DI 89 [ D.6688 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1790 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 15 14 16 4 (parallel [
            (set (reg/f:DI 91 [ D.6687 ])
                (plus:DI (reg/f:DI 88 [ D.6687 ])
                    (reg:DI 101 [ D.6688 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1790 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 101 [ D.6688 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 16 15 18 4 (set (reg/f:DI 92 [ D.6689 ])
        (mem/f:DI (reg/f:DI 91 [ D.6687 ]) [1 *_8+0 S8 A64])) lex.yy.c:1790 89 {*movdi_internal}
     (nil))
(insn 18 16 19 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 92 [ D.6689 ])
            (const_int 0 [0]))) lex.yy.c:1790 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 19 18 51 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 57)
            (pc))) lex.yy.c:1790 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 57)
;;  succ:       11 [10.1%] 
;;              9 [89.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92

;; basic block 6, loop depth 0, count 0, freq 4037, maybe hot
;;  prev block 4, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; lr  def 	 17 [flags] 87 94 95 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; live  gen 	 17 [flags] 87 94 95 102
;; live  kill	 17 [flags]
(code_label 51 19 23 6 106 "" [1 uses])
(note 23 51 24 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 6 (parallel [
            (set (reg:DI 94 [ D.6688 ])
                (plus:DI (reg:DI 89 [ D.6688 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1796 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 89 [ D.6688 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 25 24 26 6 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
        (reg:DI 94 [ D.6688 ])) lex.yy.c:1796 89 {*movdi_internal}
     (nil))
(insn 26 25 27 6 (parallel [
            (set (reg:DI 102 [ D.6688 ])
                (ashift:DI (reg:DI 94 [ D.6688 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 94 [ D.6688 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 27 26 28 6 (parallel [
            (set (reg/f:DI 87 [ D.6687 ])
                (plus:DI (reg/f:DI 88 [ D.6687 ])
                    (reg:DI 102 [ D.6688 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 102 [ D.6688 ])
        (expr_list:REG_DEAD (reg/f:DI 88 [ D.6687 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 28 27 29 6 (set (reg/f:DI 95 [ D.6689 ])
        (mem/f:DI (reg/f:DI 87 [ D.6687 ]) [1 *_1+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 29 28 30 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 95 [ D.6689 ])
            (const_int 0 [0]))) lex.yy.c:1798 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 30 29 31 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 57)
            (pc))) lex.yy.c:1798 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 57)
;;  succ:       8 [100.0%]  (FALLTHRU)
;;              11
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95

;; basic block 8, loop depth 0, count 0, freq 6520, maybe hot
;; Invalid sum of incoming frequencies 4037, should be 6520
;;  prev block 6, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; lr  def 	 97 103 104 105 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; live  gen 	 97 103 104 105 106
;; live  kill	
(note 31 30 32 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 8 (set (reg:SI 103 [ _23->yy_n_chars ])
        (mem:SI (plus:DI (reg/f:DI 95 [ D.6689 ])
                (const_int 32 [0x20])) [2 _23->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (nil))
(insn 33 32 34 8 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 103 [ _23->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 103 [ _23->yy_n_chars ])
        (nil)))
(insn 34 33 35 8 (set (reg/f:DI 97 [ D.6691 ])
        (mem/f:DI (plus:DI (reg/f:DI 95 [ D.6689 ])
                (const_int 16 [0x10])) [1 _23->yy_buf_pos+0 S8 A64])) lex.yy.c:1643 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 95 [ D.6689 ])
        (nil)))
(insn 35 34 36 8 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 97 [ D.6691 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 36 35 37 8 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 97 [ D.6691 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 37 36 38 8 (set (reg/f:DI 104 [ *_1 ])
        (mem/f:DI (reg/f:DI 87 [ D.6687 ]) [1 *_1+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.6687 ])
        (nil)))
(insn 38 37 39 8 (set (reg/f:DI 105 [ _26->yy_input_file ])
        (mem/f:DI (reg/f:DI 104 [ *_1 ]) [1 _26->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 104 [ *_1 ])
        (nil)))
(insn 39 38 40 8 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 105 [ _26->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 105 [ _26->yy_input_file ])
        (nil)))
(insn 40 39 41 8 (set (reg:QI 106 [ *_25 ])
        (mem:QI (reg/f:DI 97 [ D.6691 ]) [0 *_25+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 97 [ D.6691 ])
        (nil)))
(insn 41 40 47 8 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 106 [ *_25 ])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 106 [ *_25 ])
        (nil)))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 8075, maybe hot
;;  prev block 8, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [89.9%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 91 92
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	
(note 47 41 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.6689 ])) lex.yy.c:1793 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 92 [ D.6689 ])
        (nil)))
(call_insn 49 48 50 9 (call (mem:QI (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>) [0 yy_delete_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:1793 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 50 49 52 9 (set (mem/f:DI (reg/f:DI 91 [ D.6687 ]) [1 *_8+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:1794 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.6687 ])
        (nil)))
(insn 52 50 53 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 89 [ D.6688 ])
            (const_int 0 [0]))) lex.yy.c:1795 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 53 52 57 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) lex.yy.c:1795 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 51)
;;  succ:       6 [50.0%] 
;;              11 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89

;; basic block 11, loop depth 0, count 0, freq 10000, maybe hot
;; Invalid sum of incoming frequencies 12483, should be 10000
;;  prev block 9, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              2 [10.1%]  (FALLTHRU)
;;              4 [10.1%] 
;;              6
;;              9 [50.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 57 53 58 11 101 "" [2 uses])
(note 58 57 0 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int yylex() (_Z5yylexv, funcdef_no=85, decl_uid=5394, cgraph_uid=85, symbol_order=112)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 274 count 336 (  1.9)


int yylex()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 1420
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,24u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,175u} r7={1d,210u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,174u} r17={172d,63u,1e} r18={35d} r19={35d} r20={1d,179u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,18u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,4u} r92={36d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r126={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,3u} r192={1d,1u} r193={2d,12u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u,1e} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,1u} r314={2d,1u} r315={2d,1u} r316={2d,1u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,1u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,2u} r364={1d,1u} r366={1d,1u} r367={1d,2u} r368={1d,1u} r370={1d,1u} r371={1d,2u} r372={1d,1u} r374={1d,1u} r375={1d,1u} r376={1d,1u} r377={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,2u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r385={1d,1u} r386={1d,1u} r387={1d,1u} r388={1d,1u} r389={1d,1u} r393={1d,1u} r394={1d,1u} r395={1d,2u} r396={1d,1u} r398={1d,1u} r399={1d,1u} r400={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r405={1d,1u} r406={1d,1u} r407={1d,1u} r408={1d,1u} r409={1d,1u} r410={1d,1u} r411={1d,2u} r412={1d,1u} r414={1d,1u} r415={1d,1u} r416={1d,1u} r417={1d,1u} r418={1d,1u} r419={1d,2u} r420={1d,1u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r437={1d,1u} r438={1d,2u} r439={1d,1u} r441={1d,1u} r442={1d,2u} r443={1d,1u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r448={1d,1u} r449={1d,1u} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r453={1d,1u} r454={1d,1u} r455={1d,1u} r456={1d,1u} r457={1d,1u} r458={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r462={1d,1u} r463={1d,1u} r464={1d,1u} r465={1d,1u} r466={1d,1u} r467={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r471={1d,1u} r472={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d,1u} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r496={1d,1u} r497={1d,1u} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r515={1d,1u} r516={1d,1u} r518={1d,1u,1e} r519={1d,1u} r520={1d,1u} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r526={1d,1u} r527={1d,1u} r528={1d,1u,1e} r529={1d,1u} r530={1d,1u} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r536={1d,1u} r537={1d,1u} 
;;    total ref usage 4436{3042d,1379u,15e} in 837{802 regular + 35 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 2 )->[3]->( 14 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 318 320
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 318 320
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 4 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u19(6){ }u20(7){ }u21(16){ }u22(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 349
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 349
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 6 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u29(6){ }u30(7){ }u31(16){ }u32(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 350
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 350
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 8 9 )->[10]->( 12 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 99
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99

( 10 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 17 [flags] 102 103 351 352
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  gen 	 17 [flags] 102 103 351 352
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103

( 11 10 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u55(6){ }u56(7){ }u57(16){ }u58(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 102 103 107 109 353 354 355 356 357 358
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 102 103 107 109 353 354 355 356 357 358
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103

( 11 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; lr  def 	 318 320 359 360 361
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  gen 	 318 320 359 360 361
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320

( 13 3 )->[14]->( 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u89(6){ }u90(7){ }u91(16){ }u92(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343 362 363 364
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  gen 	 321 341 343 362 363 364 365
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343

( 58 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u99(6){ }u100(7){ }u101(16){ }u102(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343 366 367 368
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 321 341 343 366 367 368 369
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

( 52 54 53 55 99 56 15 98 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u109(6){ }u110(7){ }u111(16){ }u112(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 318 320
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  gen 	 318 320
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343

( 14 16 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u113(6){ }u114(7){ }u115(16){ }u116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 341
;; lr  def 	 87 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
;; live  gen 	 87 88
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343

( 17 50 )->[18]->( 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u119(6){ }u120(7){ }u121(16){ }u122(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 320
;; lr  def 	 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
;; live  gen 	 89
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343

( 158 111 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u126(6){ }u127(7){ }u128(16){ }u129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  def 	 320 321 343 370 371 372
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  gen 	 320 321 343 370 371 372 373
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343

( 19 18 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u137(6){ }u138(7){ }u139(16){ }u140(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 313 314 315 316
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
;; live  gen 	 313 314 315 316
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343

( 20 29 )->[21]->( 22 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u141(6){ }u142(7){ }u143(16){ }u144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 320 343
;; lr  def 	 17 [flags] 91 374 375 376
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343
;; live  gen 	 17 [flags] 91 374 375 376
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321

( 21 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u155(6){ }u156(7){ }u157(16){ }u158(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 321
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  def 	 313 314 315 316
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 321
;; live  gen 	 313 314 315 316
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321

( 22 21 )->[23]->( 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u161(6){ }u162(7){ }u163(16){ }u164(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321

( 26 27 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u165(6){ }u166(7){ }u167(16){ }u168(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 321 377 378
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316
;; live  gen 	 321 377 378
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321

( 23 24 )->[25]->( 28 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u172(6){ }u173(7){ }u174(16){ }u175(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 91 321
;; lr  def 	 17 [flags] 379 380 381 382 383 384
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  gen 	 17 [flags] 379 380 381 382 383 384
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381 382
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 380 381 382

( 25 )->[26]->( 27 24 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u188(6){ }u189(7){ }u190(16){ }u191(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 87 118 385 386
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381
;; live  gen 	 17 [flags] 87 118 385 386
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381

( 26 )->[27]->( 24 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u199(6){ }u200(7){ }u201(16){ }u202(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 381
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 381
;; lr  def 	 91 387 388
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 381
;; live  gen 	 91 119 387 388
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316

( 25 )->[28]->( 30 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u208(6){ }u209(7){ }u210(16){ }u211(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 382
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 382
;; lr  def 	 17 [flags] 87 88 321 389 393 394 395
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 380 381 382
;; live  gen 	 17 [flags] 87 88 321 389 390 391 392 393 394 395
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 395
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 395

( 28 )->[29]->( 21 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u226(6){ }u227(7){ }u228(16){ }u229(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 395
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 395
;; lr  def 	 320 343 396
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 395
;; live  gen 	 320 343 396 397
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343

( 28 )->[30]->( 32 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u234(6){ }u235(7){ }u236(16){ }u237(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 315
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 316
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 316

( 30 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u240(6){ }u241(7){ }u242(16){ }u243(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 316
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 316
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 316
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314

( 31 30 )->[32]->( 34 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u245(6){ }u246(7){ }u247(16){ }u248(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 313
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 314
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 314

( 32 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u251(6){ }u252(7){ }u253(16){ }u254(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 314
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 314
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 314
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89

( 33 32 )->[34]->( 36 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u256(6){ }u257(7){ }u258(16){ }u259(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 186 398 399
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  gen 	 186 398 399
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186

( 110 51 159 167 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u263(6){ }u264(7){ }u265(16){ }u266(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186

( 34 35 )->[36]->( 37 38 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u267(6){ }u268(7){ }u269(16){ }u270(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  gen 	 17 [flags] 90
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90

( 36 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u277(6){ }u278(7){ }u279(16){ }u280(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 88 90 400 401 402
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89
;; live  gen 	 88 90 400 401 402
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90

( 36 37 )->[38]->( 39 41 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u286(6){ }u287(7){ }u288(16){ }u289(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; lr  def 	 17 [flags] 126 403 404
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; live  gen 	 17 [flags] 126 403 404
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126

( 38 )->[39]->( 40 41 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u303(6){ }u304(7){ }u305(16){ }u306(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags] 405 406
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  gen 	 17 [flags] 405 406
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126

( 39 )->[40]->( 41 42 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u311(6){ }u312(7){ }u313(16){ }u314(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 307
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  gen 	 17 [flags] 307
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 307
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 307

( 39 45 38 40 )->[41]->( 47 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u317(6){ }u318(7){ }u319(16){ }u320(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126

( 40 )->[42]->( 43 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u321(6){ }u322(7){ }u323(16){ }u324(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 307
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 307
;; lr  def 	 17 [flags] 311 327
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 307
;; live  gen 	 311 327 337
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327

( 42 46 )->[43]->( 44 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u328(6){ }u329(7){ }u330(16){ }u331(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327

( 43 )->[44]->( 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u335(6){ }u336(7){ }u337(16){ }u338(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  gen 	
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327

( 43 44 )->[45]->( 41 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u339(6){ }u340(7){ }u341(16){ }u342(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; lr  def 	 17 [flags] 311
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  gen 	 17 [flags] 311
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327

( 45 )->[46]->( 43 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u348(6){ }u349(7){ }u350(16){ }u351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327

( 41 157 )->[47]->( 160 48 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u352(6){ }u353(7){ }u354(16){ }u355(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126

( 47 )->[48]->( 97 51 52 50 57 53 54 55 100 56 99 98 59 62 67 69 71 72 73 161 162 49 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u359(6){ }u360(7){ }u361(16){ }u362(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 407 408 409
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  gen 	 407 408 409
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126

( 48 )->[49]->( 166 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u367(6){ }u368(7){ }u369(16){ }u370(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[50]->( 18 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u371(6){ }u372(7){ }u373(16){ }u374(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87 88 320 321 342 343 410 411 412
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87 88 320 321 342 343 410 411 412 413
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343

( 48 )->[51]->( 35 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u382(6){ }u383(7){ }u384(16){ }u385(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 88 186 414 415 416 417
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; live  gen 	 88 186 414 415 416 417
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186

( 48 )->[52]->( 16 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u392(6){ }u393(7){ }u394(16){ }u395(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 321 341 343
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

( 48 )->[53]->( 16 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u396(6){ }u397(7){ }u398(16){ }u399(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 321 341 343 418 419 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 321 341 343 418 419 420 421
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

( 48 )->[54]->( 16 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u406(6){ }u407(7){ }u408(16){ }u409(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 321 341 343
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

( 48 )->[55]->( 16 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u410(6){ }u411(7){ }u412(16){ }u413(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 321 341 343
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

( 48 )->[56]->( 16 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u414(6){ }u415(7){ }u416(16){ }u417(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 136 137 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 136 137 321 341 343
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

( 48 )->[57]->( 163 58 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u431(6){ }u432(7){ }u433(16){ }u434(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 168
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 168
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168

( 57 )->[58]->( 164 15 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u438(6){ }u439(7){ }u440(16){ }u441(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  def 	 17 [flags] 422
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; live  gen 	 17 [flags] 422
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 48 )->[59]->( 60 61 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u445(6){ }u446(7){ }u447(16){ }u448(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 198
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 198
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198

( 59 )->[60]->( 61 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u455(6){ }u456(7){ }u457(16){ }u458(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 198 200 423
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 198 200 423
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198

( 59 60 )->[61]->( 166 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u468(6){ }u469(7){ }u470(16){ }u471(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[62]->( 63 64 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u473(6){ }u474(7){ }u475(16){ }u476(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 202
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 202 424
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202

( 62 67 69 )->[63]->( 166 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u485(6){ }u486(7){ }u487(16){ }u488(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 62 )->[64]->( 65 66 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u489(6){ }u490(7){ }u491(16){ }u492(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 64 68 70 )->[65]->( 166 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u495(6){ }u496(7){ }u497(16){ }u498(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 64 68 70 )->[66]->( 166 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u499(6){ }u500(7){ }u501(16){ }u502(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[67]->( 63 68 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u503(6){ }u504(7){ }u505(16){ }u506(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 203
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 203 425
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203

( 67 )->[68]->( 65 66 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u515(6){ }u516(7){ }u517(16){ }u518(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 48 )->[69]->( 63 70 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u521(6){ }u522(7){ }u523(16){ }u524(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 204
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 204 426
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204

( 69 )->[70]->( 65 66 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u533(6){ }u534(7){ }u535(16){ }u536(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 48 )->[71]->( 166 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u539(6){ }u540(7){ }u541(16){ }u542(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 427 428 429 431
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 92 427 428 429 430 431
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[72]->( 166 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u556(6){ }u557(7){ }u558(16){ }u559(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[73]->( 74 165 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u565(6){ }u566(7){ }u567(16){ }u568(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 176 432 433
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 176 206 432 433
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433

( 73 )->[74]->( 166 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u578(6){ }u579(7){ }u580(16){ }u581(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 434 435
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
;; live  gen 	 0 [ax] 4 [si] 5 [di] 92 434 435
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[75]->( 166 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u591(6){ }u592(7){ }u593(16){ }u594(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[76]->( 166 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u595(6){ }u596(7){ }u597(16){ }u598(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[77]->( 166 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u599(6){ }u600(7){ }u601(16){ }u602(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[78]->( 166 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u603(6){ }u604(7){ }u605(16){ }u606(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[79]->( 166 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u607(6){ }u608(7){ }u609(16){ }u610(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[80]->( 166 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u611(6){ }u612(7){ }u613(16){ }u614(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[81]->( 166 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u615(6){ }u616(7){ }u617(16){ }u618(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[82]->( 166 )
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u619(6){ }u620(7){ }u621(16){ }u622(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[83]->( 166 )
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u623(6){ }u624(7){ }u625(16){ }u626(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[84]->( 166 )
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u627(6){ }u628(7){ }u629(16){ }u630(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[85]->( 166 )
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u631(6){ }u632(7){ }u633(16){ }u634(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[86]->( 166 )
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u635(6){ }u636(7){ }u637(16){ }u638(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[87]->( 166 )
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u639(6){ }u640(7){ }u641(16){ }u642(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[88]->( 166 )
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u643(6){ }u644(7){ }u645(16){ }u646(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[89]->( 166 )
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u647(6){ }u648(7){ }u649(16){ }u650(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[90]->( 166 )
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u651(6){ }u652(7){ }u653(16){ }u654(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[91]->( 166 )
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u655(6){ }u656(7){ }u657(16){ }u658(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[92]->( 166 )
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u659(6){ }u660(7){ }u661(16){ }u662(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[93]->( 166 )
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u663(6){ }u664(7){ }u665(16){ }u666(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[94]->( 166 )
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u667(6){ }u668(7){ }u669(16){ }u670(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[95]->( 166 )
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u671(6){ }u672(7){ }u673(16){ }u674(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[96]->( 166 )
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u675(6){ }u676(7){ }u677(16){ }u678(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[97]->( 166 )
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u679(6){ }u680(7){ }u681(16){ }u682(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92 436
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92 436
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[98]->( 16 )
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u684(6){ }u685(7){ }u686(16){ }u687(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 321 341 343 437 438 439
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 321 341 343 437 438 439 440
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

( 48 )->[99]->( 16 )
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u696(6){ }u697(7){ }u698(16){ }u699(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 321 341 343 441 442 443
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 321 341 343 441 442 443 444
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

( 48 )->[100]->( 102 101 )
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u711(6){ }u712(7){ }u713(16){ }u714(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 126
;; lr  def 	 17 [flags] 147 152 245 445 446 447 448 449
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126
;; live  gen 	 17 [flags] 147 152 245 445 446 447 448 449
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245

( 100 )->[101]->( 103 )
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u727(6){ }u728(7){ }u729(16){ }u730(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 154
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245
;; live  gen 	 154
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245

( 100 )->[102]->( 103 )
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u731(6){ }u732(7){ }u733(16){ }u734(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 245
;; lr  def 	 154 245 450
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245
;; live  gen 	 154 245 450
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245

( 101 102 )->[103]->( 104 112 )
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u741(6){ }u742(7){ }u743(16){ }u744(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 245
;; lr  def 	 17 [flags] 156 157 158 244
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245
;; live  gen 	 17 [flags] 156 157 158 244
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 157 158 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 157 158 244 245

( 103 )->[104]->( 105 106 )
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u752(6){ }u753(7){ }u754(16){ }u755(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 186 193 451 452 453 454
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; live  gen 	 0 [ax] 17 [flags] 88 186 193 451 452 453 454
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193

( 104 )->[105]->( 106 )
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u771(6){ }u772(7){ }u773(16){ }u774(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 193
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193

( 104 105 )->[106]->( 109 107 )
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u777(6){ }u778(7){ }u779(16){ }u780(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193
;; lr  def 	 17 [flags] 187 455 456 457 458 459 460 461
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  gen 	 17 [flags] 187 455 456 457 458 459 460 461
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187 193
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187 193

( 106 )->[107]->( 108 )
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u793(6){ }u794(7){ }u795(16){ }u796(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193

( 107 108 )->[108]->( 109 108 )
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u797(6){ }u798(7){ }u799(16){ }u800(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193
;; lr  def 	 17 [flags] 187 192 193 462 463 464 465 466 467 468 469 470
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  gen 	 17 [flags] 187 192 193 462 463 464 465 466 467 468 469 470
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187 193
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187 193

( 108 106 )->[109]->( 110 167 )
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u818(6){ }u819(7){ }u820(16){ }u821(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 17 [flags] 87 471 472 473 474
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187
;; live  gen 	 17 [flags] 87 471 472 473 474
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186

( 109 )->[110]->( 111 35 )
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u831(6){ }u832(7){ }u833(16){ }u834(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186
;; live  gen 	 17 [flags] 89
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 186

( 110 )->[111]->( 19 )
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u838(6){ }u839(7){ }u840(16){ }u841(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  gen 	 88
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89

( 103 )->[112]->( 113 114 )
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u846(6){ }u847(7){ }u848(16){ }u849(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 157 158 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 157 244
;; lr  def 	 17 [flags] 213 475 476
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 157 158 244 245
;; live  gen 	 17 [flags] 213 475 476
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245

( 112 )->[113]->( )
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u858(6){ }u859(7){ }u860(16){ }u861(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 112 )->[114]->( 115 117 )
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u864(6){ }u865(7){ }u866(16){ }u867(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245

( 114 )->[115]->( 156 116 )
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u870(6){ }u871(7){ }u872(16){ }u873(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 158 213 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 477
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 158 213 244
;; live  gen 	 17 [flags] 477
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 158 213
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 158 213

( 115 )->[116]->( 159 )
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u878(6){ }u879(7){ }u880(16){ }u881(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  def 	 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; live  gen 	 88
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88

( 114 )->[117]->( 121 118 )
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u883(6){ }u884(7){ }u885(16){ }u886(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 224 478
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 244 245
;; live  gen 	 17 [flags] 224 478
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 244 245

( 117 )->[118]->( 119 )
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u895(6){ }u896(7){ }u897(16){ }u898(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 227
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 244
;; live  gen 	 227
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244

( 118 119 )->[119]->( 120 119 )
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u899(6){ }u900(7){ }u901(16){ }u902(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 213 224 227
;; lr  def 	 17 [flags] 226 227
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244
;; live  gen 	 17 [flags] 226 227
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244

( 119 )->[120]->( 121 )
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u918(6){ }u919(7){ }u920(16){ }u921(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152
;; lr  def 	 245
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244
;; live  gen 	 245
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245

( 120 117 )->[121]->( 122 123 )
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u923(6){ }u924(7){ }u925(16){ }u926(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245

( 121 )->[122]->( 145 )
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u929(6){ }u930(7){ }u931(16){ }u932(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224

( 121 )->[123]->( 133 124 )
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u934(6){ }u935(7){ }u936(16){ }u937(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245
;; lr  def 	 17 [flags] 230 479 480
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  gen 	 17 [flags] 230 479 480
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 230 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 230 244 245

( 123 )->[124]->( 125 )
;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u946(6){ }u947(7){ }u948(16){ }u949(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245

( 124 132 )->[125]->( 126 130 )
;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u950(6){ }u951(7){ }u952(16){ }u953(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244 245
;; lr  def 	 17 [flags] 232 481
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  gen 	 17 [flags] 232 235 481
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 245 481
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 235 245

( 125 )->[126]->( 127 128 )
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u961(6){ }u962(7){ }u963(16){ }u964(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags] 237 238
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 235 245
;; live  gen 	 17 [flags] 237 238
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 237 238 245 481
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 235 237 238 245

( 126 )->[127]->( 129 )
;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u970(6){ }u971(7){ }u972(16){ }u973(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 237 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 245
;; lr  def 	 17 [flags] 240 482
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 235 237 245
;; live  gen 	 240 482
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 235 240 245

( 126 )->[128]->( 129 )
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u979(6){ }u980(7){ }u981(16){ }u982(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 238 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 245
;; lr  def 	 240
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 235 238 245
;; live  gen 	 240
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 235 240 245

( 127 128 )->[129]->( 131 132 )
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u986(6){ }u987(7){ }u988(16){ }u989(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 232 240 245
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 242 483
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 235 240 245
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 242 483
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 242 481
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 235 242

( 125 )->[130]->( 131 )
;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u1003(6){ }u1004(7){ }u1005(16){ }u1006(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 129 130 )->[131]->( )
;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u1008(6){ }u1009(7){ }u1010(16){ }u1011(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 129 )->[132]->( 133 125 )
;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u1014(6){ }u1015(7){ }u1016(16){ }u1017(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 242 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 242 481
;; lr  def 	 17 [flags] 230 244 245 484 485 486
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 235 242
;; live  gen 	 17 [flags] 230 244 245 484 485 486
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 230 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 230 244 245

( 132 123 )->[133]->( 134 139 )
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u1031(6){ }u1032(7){ }u1033(16){ }u1034(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 230 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 245
;; lr  def 	 17 [flags] 309 487
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 230 245
;; live  gen 	 17 [flags] 309 487
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 309

( 133 )->[134]->( 135 )
;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u1042(6){ }u1043(7){ }u1044(16){ }u1045(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 309
;; live  gen 	 212
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309

( 134 168 )->[135]->( 136 172 )
;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u1046(6){ }u1047(7){ }u1048(16){ }u1049(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 251
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 251
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309

( 135 )->[136]->( 168 171 )
;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u1057(6){ }u1058(7){ }u1059(16){ }u1060(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 251
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309

( 172 170 )->[137]->( )
;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u1063(6){ }u1064(7){ }u1065(16){ }u1066(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 171 168 173 )->[138]->( 144 )
;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u1069(6){ }u1070(7){ }u1071(16){ }u1072(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212
;; lr  def 	 275
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347
;; live  gen 	 275
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347

( 133 )->[139]->( 140 )
;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u1075(6){ }u1076(7){ }u1077(16){ }u1078(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 270
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 309
;; live  gen 	 0 [ax] 270
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309

( 139 143 )->[140]->( 141 169 )
;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u1082(6){ }u1083(7){ }u1084(16){ }u1085(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245 309
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 274 275 488 489
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 274 275 488 489
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 275 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 275 309

( 140 )->[141]->( 170 142 )
;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u1104(6){ }u1105(7){ }u1106(16){ }u1107(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 277
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 277
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309

( 141 )->[142]->( 169 )
;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u1113(6){ }u1114(7){ }u1115(16){ }u1116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 275
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  gen 	 275
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275

( 170 )->[143]->( 140 )
;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u1117(6){ }u1118(7){ }u1119(16){ }u1120(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 245 490 491
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; live  gen 	 5 [di] 245 490 491
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309

( 138 169 )->[144]->( 145 148 )
;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u1126(6){ }u1127(7){ }u1128(16){ }u1129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 347
;; lr  def 	 17 [flags] 280
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347
;; live  gen 	 17 [flags] 280
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 347

( 144 122 )->[145]->( 146 147 )
;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u1135(6){ }u1136(7){ }u1137(16){ }u1138(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224

( 145 )->[146]->( 149 )
;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u1141(6){ }u1142(7){ }u1143(16){ }u1144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 275 280 308 347 492 493 494
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  gen 	 5 [di] 275 280 308 347 492 493 494
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347

( 145 )->[147]->( 149 )
;; bb 147 artificial_defs: { }
;; bb 147 artificial_uses: { u1152(6){ }u1153(7){ }u1154(16){ }u1155(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 275 280 308 347 495 496 497
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  gen 	 275 280 308 347 495 496 497
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347

( 144 )->[148]->( 149 )
;; bb 148 artificial_defs: { }
;; bb 148 artificial_uses: { u1162(6){ }u1163(7){ }u1164(16){ }u1165(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 308
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 347
;; live  gen 	 308
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347

( 148 146 147 )->[149]->( 150 152 )
;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u1166(6){ }u1167(7){ }u1168(16){ }u1169(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 275 280
;; lr  def 	 17 [flags] 287 289
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
;; live  gen 	 17 [flags] 287 288 289
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 275 280 287 289 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 275 280 287 288 289 308 347

( 149 )->[150]->( 151 153 )
;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u1178(6){ }u1179(7){ }u1180(16){ }u1181(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 275 280 287 289 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 280 287 347
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 297 299 498 499 500 501 502
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 275 280 287 288 289 308 347
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 297 299 498 499 500 501 502
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 288 289 299 308 347

( 150 )->[151]->( )
;; bb 151 artificial_defs: { }
;; bb 151 artificial_uses: { u1204(6){ }u1205(7){ }u1206(16){ }u1207(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 149 )->[152]->( 153 )
;; bb 152 artificial_defs: { }
;; bb 152 artificial_uses: { u1210(6){ }u1211(7){ }u1212(16){ }u1213(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 280 287 289 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 280
;; lr  def 	 299
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 280 288 289 308 347
;; live  gen 	 299
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 288 289 299 308 347

( 152 150 )->[153]->( 157 154 )
;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u1215(6){ }u1216(7){ }u1217(16){ }u1218(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 287 289 299 308 347
;; lr  def 	 17 [flags] 306 503 504 505
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 288 289 299 308 347
;; live  gen 	 17 [flags] 306 503 504 505
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 289 306 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 289 306 308 347

( 153 )->[154]->( 155 158 )
;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u1231(6){ }u1232(7){ }u1233(16){ }u1234(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 308
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 308 347
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 347

( 154 )->[155]->( 159 )
;; bb 155 artificial_defs: { }
;; bb 155 artificial_uses: { u1237(6){ }u1238(7){ }u1239(16){ }u1240(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; lr  def 	 17 [flags] 88 324 506 507
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; live  gen 	 88 324 506 507
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88

( 115 )->[156]->( 157 )
;; bb 156 artificial_defs: { }
;; bb 156 artificial_uses: { u1246(6){ }u1247(7){ }u1248(16){ }u1249(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 213
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 306
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 213
;; live  gen 	 306
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 306
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 306

( 156 153 )->[157]->( 47 )
;; bb 157 artificial_defs: { }
;; bb 157 artificial_uses: { u1251(6){ }u1252(7){ }u1253(16){ }u1254(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 306
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 306
;; lr  def 	 17 [flags] 90 508 509 511 512 513
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 306
;; live  gen 	 90 508 509 511 512 513
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126

( 154 )->[158]->( 19 )
;; bb 158 artificial_defs: { }
;; bb 158 artificial_uses: { u1263(6){ }u1264(7){ }u1265(16){ }u1266(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 88 89 514
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306
;; live  gen 	 0 [ax] 87 88 89 514
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89

( 155 116 )->[159]->( 35 )
;; bb 159 artificial_defs: { }
;; bb 159 artificial_uses: { u1276(6){ }u1277(7){ }u1278(16){ }u1279(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 160 186 515 516
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  gen 	 0 [ax] 89 160 186 515 516
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186

( 47 )->[160]->( )
;; bb 160 artificial_defs: { }
;; bb 160 artificial_uses: { u1288(6){ }u1289(7){ }u1290(16){ }u1291(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 48 )->[161]->( 166 )
;; bb 161 artificial_defs: { }
;; bb 161 artificial_uses: { u1294(6){ }u1295(7){ }u1296(16){ }u1297(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[162]->( 166 )
;; bb 162 artificial_defs: { }
;; bb 162 artificial_uses: { u1298(6){ }u1299(7){ }u1300(16){ }u1301(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 57 )->[163]->( 166 )
;; bb 163 artificial_defs: { }
;; bb 163 artificial_uses: { u1302(6){ }u1303(7){ }u1304(16){ }u1305(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 58 )->[164]->( 166 )
;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u1306(6){ }u1307(7){ }u1308(16){ }u1309(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 73 )->[165]->( 166 )
;; bb 165 artificial_defs: { }
;; bb 165 artificial_uses: { u1310(6){ }u1311(7){ }u1312(16){ }u1313(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 66 61 65 63 165 71 72 74 162 161 49 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 163 164 )->[166]->( 175 174 )
;; bb 166 artificial_defs: { }
;; bb 166 artificial_uses: { u1314(6){ }u1315(7){ }u1316(16){ }u1317(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  gen 	 0 [ax] 17 [flags] 348
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 109 )->[167]->( 35 )
;; bb 167 artificial_defs: { }
;; bb 167 artificial_uses: { u1322(6){ }u1323(7){ }u1324(16){ }u1325(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186
;; live  gen 	 89
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186

( 136 )->[168]->( 135 138 )
;; bb 168 artificial_defs: { }
;; bb 168 artificial_uses: { u1327(6){ }u1328(7){ }u1329(16){ }u1330(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 251 309
;; lr  def 	 17 [flags] 212 347 518 519 520 521 522 523 524
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; live  gen 	 17 [flags] 212 347 518 519 520 521 522 523 524
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309 347

( 142 140 )->[169]->( 144 )
;; bb 169 artificial_defs: { }
;; bb 169 artificial_uses: { u1348(6){ }u1349(7){ }u1350(16){ }u1351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 525 526 527
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275
;; live  gen 	 347 525 526 527
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347

( 141 )->[170]->( 137 143 )
;; bb 170 artificial_defs: { }
;; bb 170 artificial_uses: { u1356(6){ }u1357(7){ }u1358(16){ }u1359(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309

( 136 )->[171]->( 138 )
;; bb 171 artificial_defs: { }
;; bb 171 artificial_uses: { u1362(6){ }u1363(7){ }u1364(16){ }u1365(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224
;; lr  def 	 17 [flags] 212 264 347 528 529 530 531 532 533 534
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; live  gen 	 212 264 347 528 529 530 531 532 533 534
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347

( 135 )->[172]->( 137 173 )
;; bb 172 artificial_defs: { }
;; bb 172 artificial_uses: { u1381(6){ }u1382(7){ }u1383(16){ }u1384(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 268
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 268
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224

( 172 )->[173]->( 138 )
;; bb 173 artificial_defs: { }
;; bb 173 artificial_uses: { u1391(6){ }u1392(7){ }u1393(16){ }u1394(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 535 536 537
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; live  gen 	 347 535 536 537
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347

( 166 )->[174]->( )
;; bb 174 artificial_defs: { }
;; bb 174 artificial_uses: { u1399(6){ }u1400(7){ }u1401(16){ }u1402(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 166 )->[175]->( 1 )
;; bb 175 artificial_defs: { }
;; bb 175 artificial_uses: { u1404(6){ }u1405(7){ }u1406(16){ }u1407(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 175 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u1409(0){ }u1410(6){ }u1411(7){ }u1412(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 72 to worklist
  Adding insn 3 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 84 to worklist
  Adding insn 88 to worklist
  Adding insn 91 to worklist
  Adding insn 95 to worklist
  Adding insn 98 to worklist
  Adding insn 103 to worklist
  Adding insn 110 to worklist
  Adding insn 122 to worklist
  Adding insn 120 to worklist
  Adding insn 113 to worklist
  Adding insn 139 to worklist
  Adding insn 137 to worklist
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 131 to worklist
  Adding insn 167 to worklist
  Adding insn 195 to worklist
  Adding insn 216 to worklist
  Adding insn 225 to worklist
  Adding insn 249 to worklist
  Adding insn 261 to worklist
  Adding insn 263 to worklist
  Adding insn 267 to worklist
  Adding insn 269 to worklist
  Adding insn 286 to worklist
  Adding insn 309 to worklist
  Adding insn 307 to worklist
  Adding insn 306 to worklist
  Adding insn 305 to worklist
  Adding insn 303 to worklist
  Adding insn 300 to worklist
  Adding insn 314 to worklist
  Adding insn 319 to worklist
  Adding insn 332 to worklist
  Adding insn 334 to worklist
  Adding insn 342 to worklist
  Adding insn 351 to worklist
  Adding insn 355 to worklist
  Adding insn 382 to worklist
  Adding insn 395 to worklist
  Adding insn 401 to worklist
  Adding insn 413 to worklist
  Adding insn 418 to worklist
  Adding insn 434 to worklist
  Adding insn 433 to worklist
  Adding insn 430 to worklist
  Adding insn 427 to worklist
  Adding insn 425 to worklist
  Adding insn 442 to worklist
  Adding insn 439 to worklist
  Adding insn 446 to worklist
  Adding insn 458 to worklist
  Adding insn 456 to worklist
  Adding insn 454 to worklist
  Adding insn 468 to worklist
  Adding insn 467 to worklist
  Adding insn 464 to worklist
  Adding insn 462 to worklist
  Adding insn 484 to worklist
  Adding insn 480 to worklist
  Adding insn 491 to worklist
  Adding insn 510 to worklist
  Adding insn 505 to worklist
  Adding insn 514 to worklist
  Adding insn 528 to worklist
  Adding insn 524 to worklist
  Adding insn 531 to worklist
  Adding insn 547 to worklist
  Adding insn 544 to worklist
  Adding insn 557 to worklist
  Adding insn 570 to worklist
  Adding insn 568 to worklist
  Adding insn 565 to worklist
  Adding insn 581 to worklist
  Adding insn 578 to worklist
  Adding insn 681 to worklist
  Adding insn 697 to worklist
  Adding insn 721 to worklist
  Adding insn 714 to worklist
  Adding insn 733 to worklist
  Adding insn 731 to worklist
  Adding insn 729 to worklist
  Adding insn 741 to worklist
  Adding insn 757 to worklist
  Adding insn 747 to worklist
  Adding insn 746 to worklist
  Adding insn 760 to worklist
  Adding insn 759 to worklist
  Adding insn 774 to worklist
  Adding insn 796 to worklist
  Adding insn 808 to worklist
  Adding insn 816 to worklist
  Adding insn 819 to worklist
  Adding insn 833 to worklist
  Adding insn 836 to worklist
  Adding insn 841 to worklist
  Adding insn 845 to worklist
  Adding insn 859 to worklist
  Adding insn 877 to worklist
  Adding insn 869 to worklist
  Adding insn 883 to worklist
  Adding insn 886 to worklist
  Adding insn 885 to worklist
  Adding insn 897 to worklist
  Adding insn 912 to worklist
  Adding insn 918 to worklist
  Adding insn 922 to worklist
  Adding insn 927 to worklist
  Adding insn 941 to worklist
  Adding insn 939 to worklist
  Adding insn 935 to worklist
  Adding insn 947 to worklist
  Adding insn 951 to worklist
  Adding insn 966 to worklist
  Adding insn 957 to worklist
  Adding insn 974 to worklist
  Adding insn 984 to worklist
  Adding insn 980 to worklist
  Adding insn 987 to worklist
  Adding insn 993 to worklist
  Adding insn 997 to worklist
  Adding insn 1004 to worklist
  Adding insn 1002 to worklist
  Adding insn 1025 to worklist
  Adding insn 1023 to worklist
  Adding insn 1016 to worklist
  Adding insn 1031 to worklist
  Adding insn 1028 to worklist
  Adding insn 1039 to worklist
  Adding insn 1037 to worklist
  Adding insn 1051 to worklist
  Adding insn 1049 to worklist
  Adding insn 1055 to worklist
  Adding insn 1059 to worklist
  Adding insn 1076 to worklist
  Adding insn 1085 to worklist
  Adding insn 1104 to worklist
  Adding insn 1100 to worklist
  Adding insn 1096 to worklist
  Adding insn 1107 to worklist
  Adding insn 1135 to worklist
  Adding insn 1121 to worklist
  Adding insn 1118 to worklist
  Adding insn 1115 to worklist
  Adding insn 1114 to worklist
  Adding insn 1137 to worklist
  Adding insn 1161 to worklist
  Adding insn 1176 to worklist
  Adding insn 1175 to worklist
  Adding insn 1207 to worklist
  Adding insn 1206 to worklist
  Adding insn 1221 to worklist
  Adding insn 1321 to worklist
  Adding insn 1320 to worklist
  Adding insn 1258 to worklist
  Adding insn 1251 to worklist
  Adding insn 1275 to worklist
  Adding insn 1295 to worklist
  Adding insn 1309 to worklist
  Adding insn 1306 to worklist
  Adding insn 1322 to worklist
  Adding insn 1325 to worklist
Finished finding needed instructions:
processing block 160 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 1220 to worklist
processing block 175 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 174 lr out =  7 [sp] 16 [argp] 20 [frame]
processing block 166 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 1319 to worklist
processing block 97 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 675 to worklist
  Adding insn 674 to worklist
processing block 35 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
processing block 51 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
  Adding insn 389 to worklist
  Adding insn 388 to worklist
  Adding insn 387 to worklist
  Adding insn 386 to worklist
  Adding insn 383 to worklist
  Adding insn 381 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
  Adding insn 161 to worklist
  Adding insn 160 to worklist
processing block 52 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
processing block 50 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
  Adding insn 375 to worklist
  Adding insn 374 to worklist
  Adding insn 373 to worklist
  Adding insn 371 to worklist
  Adding insn 370 to worklist
  Adding insn 369 to worklist
  Adding insn 368 to worklist
  Adding insn 367 to worklist
  Adding insn 366 to worklist
processing block 163 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 68 to worklist
processing block 164 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 67 to worklist
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
  Adding insn 158 to worklist
  Adding insn 156 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
processing block 58 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 445 to worklist
  Adding insn 444 to worklist
processing block 57 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
  Adding insn 441 to worklist
  Adding insn 440 to worklist
processing block 53 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
  Adding insn 408 to worklist
  Adding insn 406 to worklist
  Adding insn 405 to worklist
  Adding insn 404 to worklist
  Adding insn 403 to worklist
  Adding insn 402 to worklist
processing block 54 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
processing block 55 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
  Adding insn 180 to worklist
  Adding insn 178 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
processing block 111 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
  Adding insn 818 to worklist
processing block 110 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 186
  Adding insn 815 to worklist
  Adding insn 813 to worklist
processing block 167 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
  Adding insn 1235 to worklist
processing block 109 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186
  Adding insn 807 to worklist
  Adding insn 803 to worklist
  Adding insn 802 to worklist
  Adding insn 801 to worklist
  Adding insn 800 to worklist
  Adding insn 799 to worklist
processing block 108 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187 193
  Adding insn 795 to worklist
  Adding insn 794 to worklist
  Adding insn 793 to worklist
  Adding insn 792 to worklist
  Adding insn 791 to worklist
  Adding insn 790 to worklist
  Adding insn 788 to worklist
  Adding insn 787 to worklist
  Adding insn 786 to worklist
  Adding insn 782 to worklist
  Adding insn 781 to worklist
  Adding insn 780 to worklist
  Adding insn 779 to worklist
processing block 107 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
processing block 106 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187 193
  Adding insn 773 to worklist
  Adding insn 772 to worklist
  Adding insn 771 to worklist
  Adding insn 770 to worklist
  Adding insn 769 to worklist
  Adding insn 768 to worklist
  Adding insn 767 to worklist
  Adding insn 766 to worklist
  Adding insn 765 to worklist
processing block 105 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
processing block 104 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
  Adding insn 756 to worklist
  Adding insn 755 to worklist
  Adding insn 754 to worklist
  Adding insn 753 to worklist
  Adding insn 748 to worklist
  Adding insn 745 to worklist
  Adding insn 744 to worklist
  Adding insn 743 to worklist
processing block 113 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 835 to worklist
processing block 157 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
  Adding insn 1167 to worklist
  Adding insn 1166 to worklist
  Adding insn 1165 to worklist
  Adding insn 1164 to worklist
  Adding insn 1163 to worklist
  Adding insn 1162 to worklist
processing block 156 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 306
  Adding insn 32 to worklist
processing block 159 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
  Adding insn 1215 to worklist
  Adding insn 1214 to worklist
  Adding insn 1213 to worklist
  Adding insn 1211 to worklist
  Adding insn 1208 to worklist
processing block 116 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
  Adding insn 34 to worklist
processing block 115 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 158 213
  Adding insn 844 to worklist
  Adding insn 843 to worklist
processing block 151 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 1106 to worklist
processing block 155 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
  Adding insn 33 to worklist
  Adding insn 1144 to worklist
  Adding insn 1143 to worklist
  Adding insn 1142 to worklist
processing block 158 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
  Adding insn 1180 to worklist
  Adding insn 1177 to worklist
  Adding insn 1174 to worklist
  Adding insn 1173 to worklist
processing block 154 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 347
  Adding insn 1136 to worklist
processing block 153 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 289 306 308 347
  Adding insn 1134 to worklist
  Adding insn 1120 to worklist
  Adding insn 1119 to worklist
  Adding insn 1117 to worklist
  Adding insn 1116 to worklist
processing block 150 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347
  Adding insn 1103 to worklist
  Adding insn 1102 to worklist
  Adding insn 1101 to worklist
  Adding insn 1097 to worklist
  Adding insn 1095 to worklist
  Adding insn 1094 to worklist
  Adding insn 1093 to worklist
  Adding insn 1092 to worklist
  Adding insn 1091 to worklist
  Adding insn 1090 to worklist
processing block 152 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347
  Adding insn 1111 to worklist
processing block 149 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 275 280 287 289 308 347
  Adding insn 1084 to worklist
  Adding insn 1083 to worklist
  Adding insn 1081 to worklist
processing block 146 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
  Adding insn 30 to worklist
  Adding insn 1065 to worklist
  Adding insn 1064 to worklist
  Adding insn 1063 to worklist
  Adding insn 1062 to worklist
  Adding insn 1061 to worklist
  Adding insn 1060 to worklist
  Adding insn 1058 to worklist
processing block 147 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
  Adding insn 31 to worklist
  Adding insn 1077 to worklist
  Adding insn 1075 to worklist
  Adding insn 1074 to worklist
  Adding insn 1073 to worklist
  Adding insn 1072 to worklist
  Adding insn 1071 to worklist
processing block 145 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
  Adding insn 1054 to worklist
processing block 122 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
processing block 148 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
  Adding insn 29 to worklist
processing block 144 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 347
  Adding insn 1050 to worklist
  Adding insn 1048 to worklist
processing block 138 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347
  Adding insn 996 to worklist
processing block 168 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309 347
  Adding insn 1257 to worklist
  Adding insn 1252 to worklist
  Adding insn 1250 to worklist
  Adding insn 1249 to worklist
  Adding insn 1248 to worklist
  Adding insn 1247 to worklist
  Adding insn 1246 to worklist
  Adding insn 1245 to worklist
  Adding insn 1244 to worklist
  Adding insn 1243 to worklist
processing block 171 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347
  Adding insn 28 to worklist
  Adding insn 1294 to worklist
  Adding insn 1293 to worklist
  Adding insn 1292 to worklist
  Adding insn 1291 to worklist
  Adding insn 1289 to worklist
  Adding insn 1288 to worklist
  Adding insn 1287 to worklist
  Adding insn 1286 to worklist
  Adding insn 1285 to worklist
processing block 136 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
  Adding insn 986 to worklist
processing block 137 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 992 to worklist
processing block 173 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347
  Adding insn 1314 to worklist
  Adding insn 1313 to worklist
  Adding insn 1312 to worklist
  Adding insn 1311 to worklist
processing block 172 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
  Adding insn 1308 to worklist
  Adding insn 1307 to worklist
  Adding insn 1305 to worklist
processing block 135 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
  Adding insn 983 to worklist
  Adding insn 981 to worklist
  Adding insn 979 to worklist
processing block 134 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309
  Adding insn 27 to worklist
processing block 143 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309
  Adding insn 1042 to worklist
  Adding insn 1041 to worklist
  Adding insn 1040 to worklist
  Adding insn 1038 to worklist
processing block 170 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
  Adding insn 1274 to worklist
processing block 169 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347
  Adding insn 1268 to worklist
  Adding insn 1267 to worklist
  Adding insn 1266 to worklist
  Adding insn 1265 to worklist
processing block 142 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275
  Adding insn 1033 to worklist
processing block 141 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
  Adding insn 1030 to worklist
  Adding insn 1029 to worklist
  Adding insn 1027 to worklist
processing block 140 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 275 309
  Adding insn 1024 to worklist
  Adding insn 1022 to worklist
  Adding insn 1017 to worklist
  Adding insn 1015 to worklist
  Adding insn 1014 to worklist
  Adding insn 1013 to worklist
  Adding insn 1012 to worklist
  Adding insn 1011 to worklist
  Adding insn 1010 to worklist
processing block 139 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309
  Adding insn 1003 to worklist
processing block 133 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 309
  Adding insn 973 to worklist
  Adding insn 971 to worklist
  Adding insn 969 to worklist
  Adding insn 970 to worklist
processing block 131 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 950 to worklist
processing block 132 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 230 244 245
  Adding insn 965 to worklist
  Adding insn 961 to worklist
  Adding insn 960 to worklist
  Adding insn 959 to worklist
  Adding insn 958 to worklist
  Adding insn 956 to worklist
  Adding insn 955 to worklist
processing block 129 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 242 481
  Adding insn 940 to worklist
  Adding insn 936 to worklist
  Adding insn 934 to worklist
  Adding insn 933 to worklist
  Adding insn 932 to worklist
processing block 127 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481
  Adding insn 921 to worklist
  Adding insn 920 to worklist
processing block 128 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481
  Adding insn 26 to worklist
processing block 126 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 237 238 245 481
  Adding insn 917 to worklist
  Adding insn 915 to worklist
  Adding insn 914 to worklist
processing block 130 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 125 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 245 481
  Adding insn 911 to worklist
  Adding insn 908 to worklist
  Adding insn 907 to worklist
processing block 124 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
processing block 123 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 230 244 245
  Adding insn 896 to worklist
  Adding insn 893 to worklist
  Adding insn 892 to worklist
  Adding insn 891 to worklist
processing block 121 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
  Adding insn 882 to worklist
processing block 120 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
  Adding insn 879 to worklist
processing block 119 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244
  Adding insn 876 to worklist
  Adding insn 870 to worklist
  Adding insn 868 to worklist
processing block 118 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244
  Adding insn 25 to worklist
processing block 117 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 244 245
  Adding insn 858 to worklist
  Adding insn 852 to worklist
  Adding insn 851 to worklist
processing block 114 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245
  Adding insn 840 to worklist
processing block 112 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245
  Adding insn 832 to worklist
  Adding insn 831 to worklist
  Adding insn 830 to worklist
  Adding insn 828 to worklist
processing block 103 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 157 158 244 245
  Adding insn 740 to worklist
  Adding insn 739 to worklist
  Adding insn 738 to worklist
  Adding insn 737 to worklist
  Adding insn 736 to worklist
processing block 102 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245
  Adding insn 732 to worklist
  Adding insn 730 to worklist
  Adding insn 728 to worklist
processing block 101 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245
  Adding insn 723 to worklist
processing block 100 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245
  Adding insn 720 to worklist
  Adding insn 719 to worklist
  Adding insn 718 to worklist
  Adding insn 717 to worklist
  Adding insn 716 to worklist
  Adding insn 715 to worklist
  Adding insn 713 to worklist
  Adding insn 711 to worklist
  Adding insn 710 to worklist
processing block 56 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 432 to worklist
  Adding insn 431 to worklist
  Adding insn 429 to worklist
  Adding insn 428 to worklist
  Adding insn 426 to worklist
  Adding insn 424 to worklist
  Adding insn 423 to worklist
processing block 99 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
  Adding insn 704 to worklist
  Adding insn 702 to worklist
  Adding insn 701 to worklist
  Adding insn 700 to worklist
  Adding insn 699 to worklist
  Adding insn 698 to worklist
  Adding insn 696 to worklist
  Adding insn 695 to worklist
  Adding insn 694 to worklist
  Adding insn 693 to worklist
processing block 98 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
  Adding insn 688 to worklist
  Adding insn 686 to worklist
  Adding insn 685 to worklist
  Adding insn 684 to worklist
  Adding insn 683 to worklist
  Adding insn 682 to worklist
  Adding insn 680 to worklist
processing block 61 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 471 to worklist
processing block 60 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
  Adding insn 466 to worklist
  Adding insn 465 to worklist
  Adding insn 463 to worklist
  Adding insn 461 to worklist
  Adding insn 460 to worklist
processing block 59 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
  Adding insn 457 to worklist
  Adding insn 455 to worklist
  Adding insn 453 to worklist
processing block 63 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 37 to worklist
processing block 65 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 36 to worklist
processing block 66 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 35 to worklist
processing block 64 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 490 to worklist
processing block 62 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
  Adding insn 483 to worklist
  Adding insn 482 to worklist
  Adding insn 479 to worklist
  Adding insn 478 to worklist
  Adding insn 477 to worklist
  Adding insn 476 to worklist
processing block 68 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 513 to worklist
processing block 67 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
  Adding insn 509 to worklist
  Adding insn 507 to worklist
  Adding insn 504 to worklist
  Adding insn 503 to worklist
  Adding insn 502 to worklist
  Adding insn 501 to worklist
processing block 70 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 530 to worklist
processing block 69 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
  Adding insn 527 to worklist
  Adding insn 526 to worklist
  Adding insn 523 to worklist
  Adding insn 522 to worklist
  Adding insn 521 to worklist
  Adding insn 520 to worklist
processing block 71 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 39 to worklist
  Adding insn 546 to worklist
  Adding insn 543 to worklist
  Adding insn 542 to worklist
  Adding insn 541 to worklist
  Adding insn 540 to worklist
  Adding insn 539 to worklist
  Adding insn 538 to worklist
  Adding insn 537 to worklist
processing block 72 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 40 to worklist
  Adding insn 556 to worklist
  Adding insn 555 to worklist
  Adding insn 554 to worklist
  Adding insn 553 to worklist
processing block 74 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 41 to worklist
  Adding insn 577 to worklist
  Adding insn 576 to worklist
  Adding insn 575 to worklist
  Adding insn 574 to worklist
processing block 165 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 38 to worklist
processing block 73 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
  Adding insn 569 to worklist
  Adding insn 566 to worklist
  Adding insn 564 to worklist
  Adding insn 563 to worklist
  Adding insn 562 to worklist
processing block 161 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 42 to worklist
processing block 162 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 43 to worklist
processing block 49 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 44 to worklist
processing block 75 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 45 to worklist
processing block 76 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 46 to worklist
processing block 77 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 47 to worklist
processing block 78 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 48 to worklist
processing block 79 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 49 to worklist
processing block 80 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 50 to worklist
processing block 81 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 51 to worklist
processing block 82 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 52 to worklist
processing block 83 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 53 to worklist
processing block 84 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 54 to worklist
processing block 85 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 55 to worklist
processing block 86 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 56 to worklist
processing block 87 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 57 to worklist
processing block 88 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 58 to worklist
processing block 89 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 59 to worklist
processing block 90 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 60 to worklist
processing block 91 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 61 to worklist
processing block 92 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 62 to worklist
processing block 93 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 63 to worklist
processing block 94 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 64 to worklist
processing block 95 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 65 to worklist
processing block 96 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 66 to worklist
processing block 48 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126
  Adding insn 354 to worklist
  Adding insn 353 to worklist
  Adding insn 352 to worklist
processing block 47 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
  Adding insn 350 to worklist
processing block 41 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
processing block 46 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
processing block 45 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
  Adding insn 341 to worklist
  Adding insn 340 to worklist
processing block 44 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
processing block 43 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
  Adding insn 331 to worklist
processing block 42 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
  Adding insn 328 to worklist
  Adding insn 326 to worklist
processing block 40 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 307
  Adding insn 318 to worklist
  Adding insn 317 to worklist
processing block 39 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
  Adding insn 313 to worklist
  Adding insn 312 to worklist
  Adding insn 311 to worklist
processing block 38 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
  Adding insn 308 to worklist
  Adding insn 304 to worklist
  Adding insn 302 to worklist
  Adding insn 301 to worklist
processing block 37 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
  Adding insn 294 to worklist
  Adding insn 293 to worklist
  Adding insn 292 to worklist
  Adding insn 291 to worklist
  Adding insn 288 to worklist
processing block 36 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
  Adding insn 285 to worklist
  Adding insn 283 to worklist
processing block 34 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
  Adding insn 274 to worklist
  Adding insn 273 to worklist
  Adding insn 272 to worklist
processing block 33 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
processing block 32 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 314
  Adding insn 266 to worklist
processing block 31 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314
processing block 30 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 316
  Adding insn 260 to worklist
processing block 29 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343
  Adding insn 254 to worklist
  Adding insn 252 to worklist
  Adding insn 251 to worklist
processing block 28 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 395
  Adding insn 248 to worklist
  Adding insn 247 to worklist
  Adding insn 246 to worklist
  Adding insn 245 to worklist
  Adding insn 243 to worklist
  Adding insn 241 to worklist
  Adding insn 240 to worklist
  Adding insn 236 to worklist
processing block 24 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
  Adding insn 204 to worklist
  Adding insn 203 to worklist
  Adding insn 202 to worklist
processing block 27 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316
  Adding insn 230 to worklist
  Adding insn 229 to worklist
  Adding insn 228 to worklist
processing block 26 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381
  Adding insn 224 to worklist
  Adding insn 221 to worklist
  Adding insn 220 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
processing block 25 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381 382
  Adding insn 215 to worklist
  Adding insn 214 to worklist
  Adding insn 213 to worklist
  Adding insn 212 to worklist
  Adding insn 211 to worklist
  Adding insn 210 to worklist
  Adding insn 209 to worklist
processing block 23 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
processing block 22 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
  Adding insn 194 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 190 to worklist
  Adding insn 189 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
processing block 18 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
  Adding insn 18 to worklist
processing block 17 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
  Adding insn 17 to worklist
  Adding insn 16 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
  Adding insn 148 to worklist
  Adding insn 146 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
  Adding insn 143 to worklist
  Adding insn 142 to worklist
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
  Adding insn 138 to worklist
  Adding insn 136 to worklist
  Adding insn 135 to worklist
  Adding insn 132 to worklist
  Adding insn 130 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
  Adding insn 127 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 121 to worklist
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 117 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
  Adding insn 114 to worklist
processing block 11 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
  Adding insn 102 to worklist
  Adding insn 101 to worklist
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 97 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 94 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 90 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 87 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 81 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
  Adding insn 75 to worklist
  Adding insn 74 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 71 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 274 count 302 (  1.7)
rescanning insn with uid = 145.
LOCAL CONST-PROP: Replacing reg 362 in insn 145 with constant (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)
rescanning insn with uid = 148.
LOCAL CONST-PROP: Replacing reg 364 in insn 148 with constant (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)
rescanning insn with uid = 155.
LOCAL CONST-PROP: Replacing reg 366 in insn 155 with constant (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)
rescanning insn with uid = 158.
LOCAL CONST-PROP: Replacing reg 368 in insn 158 with constant (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)
rescanning insn with uid = 177.
LOCAL CONST-PROP: Replacing reg 370 in insn 177 with constant (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)
rescanning insn with uid = 180.
LOCAL CONST-PROP: Replacing reg 372 in insn 180 with constant (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)
rescanning insn with uid = 192.
LOCAL CONST-PROP: Replacing reg 374 in insn 192 with constant (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)
rescanning insn with uid = 204.
LOCAL CONST-PROP: Replacing reg 377 in insn 204 with constant (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)
rescanning insn with uid = 214.
LOCAL CONST-PROP: Replacing reg 379 in insn 214 with constant (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)
rescanning insn with uid = 220.
LOCAL CONST-PROP: Replacing reg 385 in insn 220 with constant (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)
rescanning insn with uid = 230.
LOCAL CONST-PROP: Replacing reg 387 in insn 230 with constant (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)
rescanning insn with uid = 241.
LOCAL CONST-PROP: Replacing reg 389 in insn 241 with constant (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)
rescanning insn with uid = 247.
LOCAL CONST-PROP: Replacing reg 394 in insn 247 with constant (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)
rescanning insn with uid = 254.
LOCAL CONST-PROP: Replacing reg 396 in insn 254 with constant (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)
rescanning insn with uid = 274.
LOCAL CONST-PROP: Replacing reg 398 in insn 274 with constant (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)
rescanning insn with uid = 294.
LOCAL CONST-PROP: Replacing reg 400 in insn 294 with constant (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)
rescanning insn with uid = 313.
LOCAL CONST-PROP: Replacing reg 405 in insn 313 with constant (symbol_ref:DI ("_ZL21yy_rule_can_match_eol") [flags 0x2]  <var_decl 0x7f88bc080750 yy_rule_can_match_eol>)
rescanning insn with uid = 354.
LOCAL CONST-PROP: Replacing reg 408 in insn 354 with constant (label_ref:DI 357)
rescanning insn with uid = 370.
LOCAL CONST-PROP: Replacing reg 410 in insn 370 with constant (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)
rescanning insn with uid = 373.
LOCAL CONST-PROP: Replacing reg 412 in insn 373 with constant (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)
rescanning insn with uid = 389.
LOCAL CONST-PROP: Replacing reg 415 in insn 389 with constant (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)
rescanning insn with uid = 405.
LOCAL CONST-PROP: Replacing reg 418 in insn 405 with constant (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)
rescanning insn with uid = 408.
LOCAL CONST-PROP: Replacing reg 420 in insn 408 with constant (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)
rescanning insn with uid = 685.
LOCAL CONST-PROP: Replacing reg 437 in insn 685 with constant (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)
rescanning insn with uid = 688.
LOCAL CONST-PROP: Replacing reg 439 in insn 688 with constant (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)
rescanning insn with uid = 701.
LOCAL CONST-PROP: Replacing reg 441 in insn 701 with constant (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)
rescanning insn with uid = 704.
LOCAL CONST-PROP: Replacing reg 443 in insn 704 with constant (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)
rescanning insn with uid = 755.
LOCAL CONST-PROP: Replacing reg 453 in insn 755 with constant (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)
rescanning insn with uid = 767.
LOCAL CONST-PROP: Replacing reg 455 in insn 767 with constant (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)
rescanning insn with uid = 772.
LOCAL CONST-PROP: Replacing reg 457 in insn 772 with constant (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)
rescanning insn with uid = 781.
LOCAL CONST-PROP: Replacing reg 462 in insn 781 with constant (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)
rescanning insn with uid = 788.
LOCAL CONST-PROP: Replacing reg 464 in insn 788 with constant (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)
rescanning insn with uid = 794.
LOCAL CONST-PROP: Replacing reg 466 in insn 794 with constant (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)
rescanning insn with uid = 803.
LOCAL CONST-PROP: Replacing reg 471 in insn 803 with constant (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)
rescanning insn with uid = 1215.
LOCAL CONST-PROP: Replacing reg 515 in insn 1215 with constant (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)
changing bb of uid 1357
  unscanned insn
verify found no changes in insn with uid = 103.
Edge 10->12 redirected to 176
Implicit set of reg 99 in basic block 176
changing bb of uid 1359
  unscanned insn
Redirecting fallthru edge 11->12 to 177
Implicit set of reg 103 in basic block 177
changing bb of uid 1360
  unscanned insn
verify found no changes in insn with uid = 195.
Edge 21->23 redirected to 178
Implicit set of reg 343 in basic block 178
Implicit set of reg 321 in basic block 30
changing bb of uid 1362
  unscanned insn
verify found no changes in insn with uid = 261.
Edge 30->32 redirected to 179
Implicit set of reg 315 in basic block 179
changing bb of uid 1364
  unscanned insn
verify found no changes in insn with uid = 267.
Edge 32->34 redirected to 180
Implicit set of reg 313 in basic block 180
Implicit set of reg 90 in basic block 37
changing bb of uid 1366
  unscanned insn
verify found no changes in insn with uid = 309.
Edge 38->41 redirected to 181
Implicit set of reg 90 in basic block 181
changing bb of uid 1368
  unscanned insn
Redirecting fallthru edge 40->41 to 182
Implicit set of reg 307 in basic block 182
Implicit set of reg 168 in basic block 163
Implicit set of reg 198 in basic block 60
Implicit set of reg 433 in basic block 165
changing bb of uid 1369
  unscanned insn
verify found no changes in insn with uid = 757.
Edge 104->106 redirected to 183
Implicit set of reg 186 in basic block 183
Implicit set of reg 87 in basic block 167
changing bb of uid 1371
  unscanned insn
verify found no changes in insn with uid = 816.
Edge 110->35 redirected to 184
Implicit set of reg 87 in basic block 184
Implicit set of reg 477 in basic block 156
changing bb of uid 1373
  unscanned insn
verify found no changes in insn with uid = 859.
Edge 117->121 redirected to 185
Implicit set of reg 224 in basic block 185
Implicit set of reg 230 in basic block 124
Implicit set of reg 238 in basic block 127
changing bb of uid 1375
  unscanned insn
verify found no changes in insn with uid = 941.
Edge 129->131 redirected to 186
Implicit set of reg 242 in basic block 186
changing bb of uid 1377
  unscanned insn
verify found no changes in insn with uid = 966.
Edge 132->125 redirected to 187
Implicit set of reg 230 in basic block 187
Implicit set of reg 251 in basic block 172
Implicit set of reg 251 in basic block 171
Implicit set of reg 277 in basic block 142
changing bb of uid 1379
  unscanned insn
Redirecting fallthru edge 144->145 to 188
Implicit set of reg 275 in basic block 188
Implicit set of reg 224 in basic block 146
Implicit set of reg 299 in basic block 151
changing bb of uid 1380
  unscanned insn
verify found no changes in insn with uid = 1135.
Edge 153->157 redirected to 189
Implicit set of reg 308 in basic block 189
Implicit set of reg 308 in basic block 155
Implicit set of reg 268 in basic block 173
Found 30 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 190 n_edges 288 count 366 (  1.9)


int yylex()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 1420
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,24u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,189u} r7={1d,224u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,188u} r17={172d,63u,1e} r18={35d} r19={35d} r20={1d,193u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,18u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,4u} r92={36d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r126={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,3u} r192={1d,1u} r193={2d,12u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u,1e} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,1u} r314={2d,1u} r315={2d,1u} r316={2d,1u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,1u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d} r363={1d,2u} r364={1d} r366={1d} r367={1d,2u} r368={1d} r370={1d} r371={1d,2u} r372={1d} r374={1d} r375={1d,1u} r376={1d,1u} r377={1d} r378={1d,1u} r379={1d} r380={1d,1u} r381={1d,2u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r385={1d} r386={1d,1u} r387={1d} r388={1d,1u} r389={1d} r393={1d,1u} r394={1d} r395={1d,2u} r396={1d} r398={1d} r399={1d,1u} r400={1d} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r405={1d} r406={1d,1u} r407={1d,1u} r408={1d} r409={1d,1u} r410={1d} r411={1d,2u} r412={1d} r414={1d,1u} r415={1d} r416={1d,1u} r417={1d,1u} r418={1d} r419={1d,2u} r420={1d} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r437={1d} r438={1d,2u} r439={1d} r441={1d} r442={1d,2u} r443={1d} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r448={1d,1u} r449={1d,1u} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r453={1d} r454={1d,1u} r455={1d} r456={1d,1u} r457={1d} r458={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r462={1d} r463={1d,1u} r464={1d} r465={1d,1u} r466={1d} r467={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r471={1d} r472={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d,1u} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r496={1d,1u} r497={1d,1u} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r515={1d} r516={1d,1u} r518={1d,1u,1e} r519={1d,1u} r520={1d,1u} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r526={1d,1u} r527={1d,1u} r528={1d,1u,1e} r529={1d,1u} r530={1d,1u} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r536={1d,1u} r537={1d,1u} 
;;    total ref usage 4457{3042d,1400u,15e} in 837{802 regular + 35 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 2 )->[3]->( 14 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 318 320
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 318 320
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 4 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u19(6){ }u20(7){ }u21(16){ }u22(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 349
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 349
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 6 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u29(6){ }u30(7){ }u31(16){ }u32(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 350
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 350
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 8 9 )->[10]->( 176 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 99
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99

( 10 )->[176]->( 12 )
;; bb 176 artificial_defs: { }
;; bb 176 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	

( 10 )->[11]->( 177 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 17 [flags] 102 103 351 352
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  gen 	 17 [flags] 102 103 351 352
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103

( 11 )->[177]->( 12 )
;; bb 177 artificial_defs: { }
;; bb 177 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	

( 177 176 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u55(6){ }u56(7){ }u57(16){ }u58(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 102 103 107 109 353 354 355 356 357 358
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 102 103 107 109 353 354 355 356 357 358
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103

( 11 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; lr  def 	 318 320 359 360 361
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  gen 	 318 320 359 360 361
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320

( 13 3 )->[14]->( 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u89(6){ }u90(7){ }u91(16){ }u92(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343 362 363 364
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  gen 	 321 341 343 362 363 364
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343

( 58 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u99(6){ }u100(7){ }u101(16){ }u102(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343 366 367 368
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 321 341 343 366 367 368
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

( 52 54 53 55 99 56 15 98 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u109(6){ }u110(7){ }u111(16){ }u112(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 318 320
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  gen 	 318 320
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343

( 14 16 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u113(6){ }u114(7){ }u115(16){ }u116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 341
;; lr  def 	 87 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
;; live  gen 	 87 88
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343

( 17 50 )->[18]->( 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u119(6){ }u120(7){ }u121(16){ }u122(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 320
;; lr  def 	 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
;; live  gen 	 89
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343

( 158 111 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u126(6){ }u127(7){ }u128(16){ }u129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  def 	 320 321 343 370 371 372
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  gen 	 320 321 343 370 371 372
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343

( 19 18 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u137(6){ }u138(7){ }u139(16){ }u140(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 313 314 315 316
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
;; live  gen 	 313 314 315 316
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343

( 20 29 )->[21]->( 22 178 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u141(6){ }u142(7){ }u143(16){ }u144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 320 343
;; lr  def 	 17 [flags] 91 374 375 376
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343
;; live  gen 	 17 [flags] 91 374 375 376
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321

( 21 )->[178]->( 23 )
;; bb 178 artificial_defs: { }
;; bb 178 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  out 	

( 21 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u155(6){ }u156(7){ }u157(16){ }u158(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 321
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  def 	 313 314 315 316
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 321
;; live  gen 	 313 314 315 316
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321

( 22 178 )->[23]->( 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u161(6){ }u162(7){ }u163(16){ }u164(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321

( 26 27 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u165(6){ }u166(7){ }u167(16){ }u168(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 321 377 378
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316
;; live  gen 	 321 377 378
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321

( 23 24 )->[25]->( 28 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u172(6){ }u173(7){ }u174(16){ }u175(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 91 321
;; lr  def 	 17 [flags] 379 380 381 382 383 384
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  gen 	 17 [flags] 379 380 381 382 383 384
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381 382
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381 382

( 25 )->[26]->( 27 24 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u188(6){ }u189(7){ }u190(16){ }u191(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 87 118 385 386
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381
;; live  gen 	 17 [flags] 87 118 385 386
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381

( 26 )->[27]->( 24 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u199(6){ }u200(7){ }u201(16){ }u202(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 381
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 381
;; lr  def 	 91 387 388
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 381
;; live  gen 	 91 387 388
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316

( 25 )->[28]->( 30 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u208(6){ }u209(7){ }u210(16){ }u211(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 382
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 382
;; lr  def 	 17 [flags] 87 88 321 389 393 394 395
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 382
;; live  gen 	 17 [flags] 87 88 321 389 393 394 395
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 395
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 395

( 28 )->[29]->( 21 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u226(6){ }u227(7){ }u228(16){ }u229(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 395
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 395
;; lr  def 	 320 343 396
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 395
;; live  gen 	 320 343 396
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343

( 28 )->[30]->( 179 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u234(6){ }u235(7){ }u236(16){ }u237(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 315
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 316
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 316

( 30 )->[179]->( 32 )
;; bb 179 artificial_defs: { }
;; bb 179 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314
;; live  out 	

( 30 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u240(6){ }u241(7){ }u242(16){ }u243(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 316
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 316
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 316
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314

( 31 179 )->[32]->( 180 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u245(6){ }u246(7){ }u247(16){ }u248(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 313
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 314
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 314

( 32 )->[180]->( 34 )
;; bb 180 artificial_defs: { }
;; bb 180 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  out 	

( 32 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u251(6){ }u252(7){ }u253(16){ }u254(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 314
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 314
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 314
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89

( 33 180 )->[34]->( 36 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u256(6){ }u257(7){ }u258(16){ }u259(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 186 398 399
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  gen 	 186 398 399
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186

( 184 51 159 167 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u263(6){ }u264(7){ }u265(16){ }u266(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186

( 34 35 )->[36]->( 37 38 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u267(6){ }u268(7){ }u269(16){ }u270(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  gen 	 17 [flags] 90
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90

( 36 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u277(6){ }u278(7){ }u279(16){ }u280(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 88 90 400 401 402
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89
;; live  gen 	 88 90 400 401 402
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90

( 36 37 )->[38]->( 39 181 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u286(6){ }u287(7){ }u288(16){ }u289(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; lr  def 	 17 [flags] 126 403 404
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; live  gen 	 17 [flags] 126 403 404
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126

( 38 )->[181]->( 41 )
;; bb 181 artificial_defs: { }
;; bb 181 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  out 	

( 38 )->[39]->( 40 41 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u303(6){ }u304(7){ }u305(16){ }u306(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags] 405 406
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  gen 	 17 [flags] 405 406
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126

( 39 )->[40]->( 182 42 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u311(6){ }u312(7){ }u313(16){ }u314(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 307
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  gen 	 17 [flags] 307
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 307
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 307

( 40 )->[182]->( 41 )
;; bb 182 artificial_defs: { }
;; bb 182 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  out 	

( 39 45 181 182 )->[41]->( 47 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u317(6){ }u318(7){ }u319(16){ }u320(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126

( 40 )->[42]->( 43 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u321(6){ }u322(7){ }u323(16){ }u324(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 307
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 307
;; lr  def 	 17 [flags] 311 327
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 307
;; live  gen 	 311 327
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327

( 42 46 )->[43]->( 44 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u328(6){ }u329(7){ }u330(16){ }u331(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327

( 43 )->[44]->( 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u335(6){ }u336(7){ }u337(16){ }u338(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  gen 	
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327

( 43 44 )->[45]->( 41 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u339(6){ }u340(7){ }u341(16){ }u342(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; lr  def 	 17 [flags] 311
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  gen 	 17 [flags] 311
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327

( 45 )->[46]->( 43 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u348(6){ }u349(7){ }u350(16){ }u351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327

( 41 157 )->[47]->( 160 48 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u352(6){ }u353(7){ }u354(16){ }u355(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126

( 47 )->[48]->( 97 51 52 50 57 53 54 55 100 56 99 98 59 62 67 69 71 72 73 161 162 49 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u359(6){ }u360(7){ }u361(16){ }u362(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 407 408 409
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  gen 	 407 408 409
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126

( 48 )->[49]->( 166 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u367(6){ }u368(7){ }u369(16){ }u370(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[50]->( 18 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u371(6){ }u372(7){ }u373(16){ }u374(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87 88 320 321 342 343 410 411 412
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87 88 320 321 342 343 410 411 412
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343

( 48 )->[51]->( 35 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u382(6){ }u383(7){ }u384(16){ }u385(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 88 186 414 415 416 417
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; live  gen 	 88 186 414 415 416 417
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186

( 48 )->[52]->( 16 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u392(6){ }u393(7){ }u394(16){ }u395(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 321 341 343
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

( 48 )->[53]->( 16 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u396(6){ }u397(7){ }u398(16){ }u399(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 321 341 343 418 419 420
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 321 341 343 418 419 420
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

( 48 )->[54]->( 16 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u406(6){ }u407(7){ }u408(16){ }u409(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 321 341 343
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

( 48 )->[55]->( 16 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u410(6){ }u411(7){ }u412(16){ }u413(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 321 341 343
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

( 48 )->[56]->( 16 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u414(6){ }u415(7){ }u416(16){ }u417(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 136 137 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 136 137 321 341 343
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

( 48 )->[57]->( 163 58 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u431(6){ }u432(7){ }u433(16){ }u434(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 168
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 168
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168

( 57 )->[58]->( 164 15 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u438(6){ }u439(7){ }u440(16){ }u441(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  def 	 17 [flags] 422
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; live  gen 	 17 [flags] 422
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 48 )->[59]->( 60 61 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u445(6){ }u446(7){ }u447(16){ }u448(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 198
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 198
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198

( 59 )->[60]->( 61 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u455(6){ }u456(7){ }u457(16){ }u458(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 198 200 423
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 198 200 423
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198

( 59 60 )->[61]->( 166 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u468(6){ }u469(7){ }u470(16){ }u471(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[62]->( 63 64 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u473(6){ }u474(7){ }u475(16){ }u476(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 202
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 202
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202

( 62 67 69 )->[63]->( 166 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u485(6){ }u486(7){ }u487(16){ }u488(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 62 )->[64]->( 65 66 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u489(6){ }u490(7){ }u491(16){ }u492(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 64 68 70 )->[65]->( 166 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u495(6){ }u496(7){ }u497(16){ }u498(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 64 68 70 )->[66]->( 166 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u499(6){ }u500(7){ }u501(16){ }u502(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[67]->( 63 68 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u503(6){ }u504(7){ }u505(16){ }u506(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 203
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 203
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203

( 67 )->[68]->( 65 66 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u515(6){ }u516(7){ }u517(16){ }u518(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 48 )->[69]->( 63 70 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u521(6){ }u522(7){ }u523(16){ }u524(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 204
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 204
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204

( 69 )->[70]->( 65 66 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u533(6){ }u534(7){ }u535(16){ }u536(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 48 )->[71]->( 166 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u539(6){ }u540(7){ }u541(16){ }u542(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 427 428 429 431
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 92 427 428 429 431
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[72]->( 166 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u556(6){ }u557(7){ }u558(16){ }u559(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[73]->( 74 165 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u565(6){ }u566(7){ }u567(16){ }u568(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 176 432 433
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 176 432 433
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433

( 73 )->[74]->( 166 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u578(6){ }u579(7){ }u580(16){ }u581(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 434 435
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
;; live  gen 	 0 [ax] 4 [si] 5 [di] 92 434 435
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[75]->( 166 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u591(6){ }u592(7){ }u593(16){ }u594(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[76]->( 166 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u595(6){ }u596(7){ }u597(16){ }u598(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[77]->( 166 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u599(6){ }u600(7){ }u601(16){ }u602(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[78]->( 166 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u603(6){ }u604(7){ }u605(16){ }u606(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[79]->( 166 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u607(6){ }u608(7){ }u609(16){ }u610(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[80]->( 166 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u611(6){ }u612(7){ }u613(16){ }u614(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[81]->( 166 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u615(6){ }u616(7){ }u617(16){ }u618(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[82]->( 166 )
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u619(6){ }u620(7){ }u621(16){ }u622(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[83]->( 166 )
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u623(6){ }u624(7){ }u625(16){ }u626(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[84]->( 166 )
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u627(6){ }u628(7){ }u629(16){ }u630(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[85]->( 166 )
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u631(6){ }u632(7){ }u633(16){ }u634(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[86]->( 166 )
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u635(6){ }u636(7){ }u637(16){ }u638(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[87]->( 166 )
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u639(6){ }u640(7){ }u641(16){ }u642(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[88]->( 166 )
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u643(6){ }u644(7){ }u645(16){ }u646(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[89]->( 166 )
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u647(6){ }u648(7){ }u649(16){ }u650(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[90]->( 166 )
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u651(6){ }u652(7){ }u653(16){ }u654(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[91]->( 166 )
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u655(6){ }u656(7){ }u657(16){ }u658(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[92]->( 166 )
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u659(6){ }u660(7){ }u661(16){ }u662(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[93]->( 166 )
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u663(6){ }u664(7){ }u665(16){ }u666(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[94]->( 166 )
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u667(6){ }u668(7){ }u669(16){ }u670(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[95]->( 166 )
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u671(6){ }u672(7){ }u673(16){ }u674(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[96]->( 166 )
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u675(6){ }u676(7){ }u677(16){ }u678(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[97]->( 166 )
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u679(6){ }u680(7){ }u681(16){ }u682(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92 436
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92 436
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[98]->( 16 )
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u684(6){ }u685(7){ }u686(16){ }u687(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 321 341 343 437 438 439
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 321 341 343 437 438 439
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

( 48 )->[99]->( 16 )
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u696(6){ }u697(7){ }u698(16){ }u699(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 321 341 343 441 442 443
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 321 341 343 441 442 443
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

( 48 )->[100]->( 102 101 )
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u711(6){ }u712(7){ }u713(16){ }u714(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 126
;; lr  def 	 17 [flags] 147 152 245 445 446 447 448 449
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126
;; live  gen 	 17 [flags] 147 152 245 445 446 447 448 449
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245

( 100 )->[101]->( 103 )
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u727(6){ }u728(7){ }u729(16){ }u730(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 154
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245
;; live  gen 	 154
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245

( 100 )->[102]->( 103 )
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u731(6){ }u732(7){ }u733(16){ }u734(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 245
;; lr  def 	 154 245 450
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245
;; live  gen 	 154 245 450
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245

( 101 102 )->[103]->( 104 112 )
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u741(6){ }u742(7){ }u743(16){ }u744(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 245
;; lr  def 	 17 [flags] 156 157 158 244
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245
;; live  gen 	 17 [flags] 156 157 158 244
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 157 158 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 157 158 244 245

( 103 )->[104]->( 105 183 )
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u752(6){ }u753(7){ }u754(16){ }u755(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 186 193 451 452 453 454
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; live  gen 	 0 [ax] 17 [flags] 88 186 193 451 452 453 454
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193

( 104 )->[183]->( 106 )
;; bb 183 artificial_defs: { }
;; bb 183 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  out 	

( 104 )->[105]->( 106 )
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u771(6){ }u772(7){ }u773(16){ }u774(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 193
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193

( 183 105 )->[106]->( 109 107 )
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u777(6){ }u778(7){ }u779(16){ }u780(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193
;; lr  def 	 17 [flags] 187 455 456 457 458 459 460 461
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  gen 	 17 [flags] 187 455 456 457 458 459 460 461
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187 193
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187 193

( 106 )->[107]->( 108 )
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u793(6){ }u794(7){ }u795(16){ }u796(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193

( 107 108 )->[108]->( 109 108 )
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u797(6){ }u798(7){ }u799(16){ }u800(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193
;; lr  def 	 17 [flags] 187 192 193 462 463 464 465 466 467 468 469 470
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  gen 	 17 [flags] 187 192 193 462 463 464 465 466 467 468 469 470
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187 193
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187 193

( 108 106 )->[109]->( 110 167 )
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u818(6){ }u819(7){ }u820(16){ }u821(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 17 [flags] 87 471 472 473 474
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187
;; live  gen 	 17 [flags] 87 471 472 473 474
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186

( 109 )->[110]->( 111 184 )
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u831(6){ }u832(7){ }u833(16){ }u834(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186
;; live  gen 	 17 [flags] 89
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 186

( 110 )->[184]->( 35 )
;; bb 184 artificial_defs: { }
;; bb 184 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	

( 110 )->[111]->( 19 )
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u838(6){ }u839(7){ }u840(16){ }u841(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  gen 	 88
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89

( 103 )->[112]->( 113 114 )
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u846(6){ }u847(7){ }u848(16){ }u849(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 157 158 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 157 244
;; lr  def 	 17 [flags] 213 475 476
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 157 158 244 245
;; live  gen 	 17 [flags] 213 475 476
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245

( 112 )->[113]->( )
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u858(6){ }u859(7){ }u860(16){ }u861(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 112 )->[114]->( 115 117 )
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u864(6){ }u865(7){ }u866(16){ }u867(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245

( 114 )->[115]->( 156 116 )
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u870(6){ }u871(7){ }u872(16){ }u873(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 158 213 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 477
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 158 213 244
;; live  gen 	 17 [flags] 477
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 158 213
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 158 213

( 115 )->[116]->( 159 )
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u878(6){ }u879(7){ }u880(16){ }u881(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  def 	 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; live  gen 	 88
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88

( 114 )->[117]->( 185 118 )
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u883(6){ }u884(7){ }u885(16){ }u886(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 224 478
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 244 245
;; live  gen 	 17 [flags] 224 478
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 244 245

( 117 )->[185]->( 121 )
;; bb 185 artificial_defs: { }
;; bb 185 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  out 	

( 117 )->[118]->( 119 )
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u895(6){ }u896(7){ }u897(16){ }u898(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 227
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 244
;; live  gen 	 227
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244

( 118 119 )->[119]->( 120 119 )
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u899(6){ }u900(7){ }u901(16){ }u902(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 213 224 227
;; lr  def 	 17 [flags] 226 227
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244
;; live  gen 	 17 [flags] 226 227
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244

( 119 )->[120]->( 121 )
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u918(6){ }u919(7){ }u920(16){ }u921(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152
;; lr  def 	 245
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244
;; live  gen 	 245
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245

( 120 185 )->[121]->( 122 123 )
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u923(6){ }u924(7){ }u925(16){ }u926(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245

( 121 )->[122]->( 145 )
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u929(6){ }u930(7){ }u931(16){ }u932(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224

( 121 )->[123]->( 133 124 )
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u934(6){ }u935(7){ }u936(16){ }u937(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245
;; lr  def 	 17 [flags] 230 479 480
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  gen 	 17 [flags] 230 479 480
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 230 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 230 244 245

( 123 )->[124]->( 125 )
;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u946(6){ }u947(7){ }u948(16){ }u949(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245

( 124 187 )->[125]->( 126 130 )
;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u950(6){ }u951(7){ }u952(16){ }u953(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244 245
;; lr  def 	 17 [flags] 232 481
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  gen 	 17 [flags] 232 481
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 245 481
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 245 481

( 125 )->[126]->( 127 128 )
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u961(6){ }u962(7){ }u963(16){ }u964(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags] 237 238
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 245 481
;; live  gen 	 17 [flags] 237 238
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 237 238 245 481
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 237 238 245 481

( 126 )->[127]->( 129 )
;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u970(6){ }u971(7){ }u972(16){ }u973(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 237 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 245
;; lr  def 	 17 [flags] 240 482
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 237 245 481
;; live  gen 	 240 482
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481

( 126 )->[128]->( 129 )
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u979(6){ }u980(7){ }u981(16){ }u982(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 238 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 245
;; lr  def 	 240
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 238 245 481
;; live  gen 	 240
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481

( 127 128 )->[129]->( 186 132 )
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u986(6){ }u987(7){ }u988(16){ }u989(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 232 240 245
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 242 483
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 242 483
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 242 481
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 242 481

( 129 )->[186]->( 131 )
;; bb 186 artificial_defs: { }
;; bb 186 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	

( 125 )->[130]->( 131 )
;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u1003(6){ }u1004(7){ }u1005(16){ }u1006(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 186 130 )->[131]->( )
;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u1008(6){ }u1009(7){ }u1010(16){ }u1011(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 129 )->[132]->( 133 187 )
;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u1014(6){ }u1015(7){ }u1016(16){ }u1017(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 242 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 242 481
;; lr  def 	 17 [flags] 230 244 245 484 485 486
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 242 481
;; live  gen 	 17 [flags] 230 244 245 484 485 486
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 230 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 230 244 245

( 132 )->[187]->( 125 )
;; bb 187 artificial_defs: { }
;; bb 187 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  out 	

( 132 123 )->[133]->( 134 139 )
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u1031(6){ }u1032(7){ }u1033(16){ }u1034(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 230 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 245
;; lr  def 	 17 [flags] 309 487
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 230 245
;; live  gen 	 17 [flags] 309 487
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 309

( 133 )->[134]->( 135 )
;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u1042(6){ }u1043(7){ }u1044(16){ }u1045(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 309
;; live  gen 	 212
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309

( 134 168 )->[135]->( 136 172 )
;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u1046(6){ }u1047(7){ }u1048(16){ }u1049(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 251
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 251
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309

( 135 )->[136]->( 168 171 )
;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u1057(6){ }u1058(7){ }u1059(16){ }u1060(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 251
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309

( 172 170 )->[137]->( )
;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u1063(6){ }u1064(7){ }u1065(16){ }u1066(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 171 168 173 )->[138]->( 144 )
;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u1069(6){ }u1070(7){ }u1071(16){ }u1072(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212
;; lr  def 	 275
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347
;; live  gen 	 275
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347

( 133 )->[139]->( 140 )
;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u1075(6){ }u1076(7){ }u1077(16){ }u1078(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 270
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 309
;; live  gen 	 0 [ax] 270
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309

( 139 143 )->[140]->( 141 169 )
;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u1082(6){ }u1083(7){ }u1084(16){ }u1085(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245 309
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 274 275 488 489
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 274 275 488 489
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 275 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 275 309

( 140 )->[141]->( 170 142 )
;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u1104(6){ }u1105(7){ }u1106(16){ }u1107(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 277
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 277
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309

( 141 )->[142]->( 169 )
;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u1113(6){ }u1114(7){ }u1115(16){ }u1116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 275
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  gen 	 275
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275

( 170 )->[143]->( 140 )
;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u1117(6){ }u1118(7){ }u1119(16){ }u1120(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 245 490 491
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; live  gen 	 5 [di] 245 490 491
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309

( 138 169 )->[144]->( 188 148 )
;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u1126(6){ }u1127(7){ }u1128(16){ }u1129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 347
;; lr  def 	 17 [flags] 280
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347
;; live  gen 	 17 [flags] 280
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 347

( 144 )->[188]->( 145 )
;; bb 188 artificial_defs: { }
;; bb 188 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  out 	

( 188 122 )->[145]->( 146 147 )
;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u1135(6){ }u1136(7){ }u1137(16){ }u1138(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224

( 145 )->[146]->( 149 )
;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u1141(6){ }u1142(7){ }u1143(16){ }u1144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 275 280 308 347 492 493 494
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  gen 	 5 [di] 275 280 308 347 492 493 494
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347

( 145 )->[147]->( 149 )
;; bb 147 artificial_defs: { }
;; bb 147 artificial_uses: { u1152(6){ }u1153(7){ }u1154(16){ }u1155(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 275 280 308 347 495 496 497
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  gen 	 275 280 308 347 495 496 497
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347

( 144 )->[148]->( 149 )
;; bb 148 artificial_defs: { }
;; bb 148 artificial_uses: { u1162(6){ }u1163(7){ }u1164(16){ }u1165(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 308
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 347
;; live  gen 	 308
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347

( 148 146 147 )->[149]->( 150 152 )
;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u1166(6){ }u1167(7){ }u1168(16){ }u1169(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 275 280
;; lr  def 	 17 [flags] 287 289
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
;; live  gen 	 17 [flags] 287 289
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 275 280 287 289 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 275 280 287 289 308 347

( 149 )->[150]->( 151 153 )
;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u1178(6){ }u1179(7){ }u1180(16){ }u1181(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 275 280 287 289 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 280 287 347
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 297 299 498 499 500 501 502
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 275 280 287 289 308 347
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 297 299 498 499 500 501 502
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347

( 150 )->[151]->( )
;; bb 151 artificial_defs: { }
;; bb 151 artificial_uses: { u1204(6){ }u1205(7){ }u1206(16){ }u1207(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 149 )->[152]->( 153 )
;; bb 152 artificial_defs: { }
;; bb 152 artificial_uses: { u1210(6){ }u1211(7){ }u1212(16){ }u1213(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 280 287 289 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 280
;; lr  def 	 299
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 280 287 289 308 347
;; live  gen 	 299
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347

( 152 150 )->[153]->( 189 154 )
;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u1215(6){ }u1216(7){ }u1217(16){ }u1218(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 287 289 299 308 347
;; lr  def 	 17 [flags] 306 503 504 505
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347
;; live  gen 	 17 [flags] 306 503 504 505
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 289 306 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 289 306 308 347

( 153 )->[189]->( 157 )
;; bb 189 artificial_defs: { }
;; bb 189 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 306
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 306
;; live  out 	

( 153 )->[154]->( 155 158 )
;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u1231(6){ }u1232(7){ }u1233(16){ }u1234(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 308
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 308 347
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 347

( 154 )->[155]->( 159 )
;; bb 155 artificial_defs: { }
;; bb 155 artificial_uses: { u1237(6){ }u1238(7){ }u1239(16){ }u1240(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; lr  def 	 17 [flags] 88 324 506 507
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; live  gen 	 88 324 506 507
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88

( 115 )->[156]->( 157 )
;; bb 156 artificial_defs: { }
;; bb 156 artificial_uses: { u1246(6){ }u1247(7){ }u1248(16){ }u1249(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 213
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 306
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 213
;; live  gen 	 306
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 306
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 306

( 156 189 )->[157]->( 47 )
;; bb 157 artificial_defs: { }
;; bb 157 artificial_uses: { u1251(6){ }u1252(7){ }u1253(16){ }u1254(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 306
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 306
;; lr  def 	 17 [flags] 90 508 509 511 512 513
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 306
;; live  gen 	 90 508 509 511 512 513
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126

( 154 )->[158]->( 19 )
;; bb 158 artificial_defs: { }
;; bb 158 artificial_uses: { u1263(6){ }u1264(7){ }u1265(16){ }u1266(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 88 89 514
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306
;; live  gen 	 0 [ax] 87 88 89 514
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89

( 155 116 )->[159]->( 35 )
;; bb 159 artificial_defs: { }
;; bb 159 artificial_uses: { u1276(6){ }u1277(7){ }u1278(16){ }u1279(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 160 186 515 516
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  gen 	 0 [ax] 89 160 186 515 516
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186

( 47 )->[160]->( )
;; bb 160 artificial_defs: { }
;; bb 160 artificial_uses: { u1288(6){ }u1289(7){ }u1290(16){ }u1291(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 48 )->[161]->( 166 )
;; bb 161 artificial_defs: { }
;; bb 161 artificial_uses: { u1294(6){ }u1295(7){ }u1296(16){ }u1297(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 48 )->[162]->( 166 )
;; bb 162 artificial_defs: { }
;; bb 162 artificial_uses: { u1298(6){ }u1299(7){ }u1300(16){ }u1301(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 57 )->[163]->( 166 )
;; bb 163 artificial_defs: { }
;; bb 163 artificial_uses: { u1302(6){ }u1303(7){ }u1304(16){ }u1305(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 58 )->[164]->( 166 )
;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u1306(6){ }u1307(7){ }u1308(16){ }u1309(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 73 )->[165]->( 166 )
;; bb 165 artificial_defs: { }
;; bb 165 artificial_uses: { u1310(6){ }u1311(7){ }u1312(16){ }u1313(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

( 66 61 65 63 165 71 72 74 162 161 49 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 163 164 )->[166]->( 175 174 )
;; bb 166 artificial_defs: { }
;; bb 166 artificial_uses: { u1314(6){ }u1315(7){ }u1316(16){ }u1317(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 109 )->[167]->( 35 )
;; bb 167 artificial_defs: { }
;; bb 167 artificial_uses: { u1322(6){ }u1323(7){ }u1324(16){ }u1325(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186
;; live  gen 	 89
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186

( 136 )->[168]->( 135 138 )
;; bb 168 artificial_defs: { }
;; bb 168 artificial_uses: { u1327(6){ }u1328(7){ }u1329(16){ }u1330(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 251 309
;; lr  def 	 17 [flags] 212 347 518 519 520 521 522 523 524
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; live  gen 	 17 [flags] 212 347 518 519 520 521 522 523 524
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309 347

( 142 140 )->[169]->( 144 )
;; bb 169 artificial_defs: { }
;; bb 169 artificial_uses: { u1348(6){ }u1349(7){ }u1350(16){ }u1351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 525 526 527
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275
;; live  gen 	 347 525 526 527
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347

( 141 )->[170]->( 137 143 )
;; bb 170 artificial_defs: { }
;; bb 170 artificial_uses: { u1356(6){ }u1357(7){ }u1358(16){ }u1359(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309

( 136 )->[171]->( 138 )
;; bb 171 artificial_defs: { }
;; bb 171 artificial_uses: { u1362(6){ }u1363(7){ }u1364(16){ }u1365(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224
;; lr  def 	 17 [flags] 212 264 347 528 529 530 531 532 533 534
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; live  gen 	 212 264 347 528 529 530 531 532 533 534
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347

( 135 )->[172]->( 137 173 )
;; bb 172 artificial_defs: { }
;; bb 172 artificial_uses: { u1381(6){ }u1382(7){ }u1383(16){ }u1384(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 268
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 268
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224

( 172 )->[173]->( 138 )
;; bb 173 artificial_defs: { }
;; bb 173 artificial_uses: { u1391(6){ }u1392(7){ }u1393(16){ }u1394(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 535 536 537
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; live  gen 	 347 535 536 537
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347

( 166 )->[174]->( )
;; bb 174 artificial_defs: { }
;; bb 174 artificial_uses: { u1399(6){ }u1400(7){ }u1401(16){ }u1402(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 166 )->[175]->( 1 )
;; bb 175 artificial_defs: { }
;; bb 175 artificial_uses: { u1404(6){ }u1405(7){ }u1406(16){ }u1407(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 175 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u1409(0){ }u1410(6){ }u1411(7){ }u1412(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 72 to worklist
  Adding insn 3 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 84 to worklist
  Adding insn 88 to worklist
  Adding insn 91 to worklist
  Adding insn 95 to worklist
  Adding insn 98 to worklist
  Adding insn 103 to worklist
  Adding insn 110 to worklist
  Adding insn 122 to worklist
  Adding insn 120 to worklist
  Adding insn 113 to worklist
  Adding insn 139 to worklist
  Adding insn 137 to worklist
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 131 to worklist
  Adding insn 167 to worklist
  Adding insn 195 to worklist
  Adding insn 216 to worklist
  Adding insn 225 to worklist
  Adding insn 249 to worklist
  Adding insn 261 to worklist
  Adding insn 263 to worklist
  Adding insn 267 to worklist
  Adding insn 269 to worklist
  Adding insn 286 to worklist
  Adding insn 309 to worklist
  Adding insn 307 to worklist
  Adding insn 306 to worklist
  Adding insn 305 to worklist
  Adding insn 303 to worklist
  Adding insn 300 to worklist
  Adding insn 314 to worklist
  Adding insn 319 to worklist
  Adding insn 332 to worklist
  Adding insn 334 to worklist
  Adding insn 342 to worklist
  Adding insn 351 to worklist
  Adding insn 355 to worklist
  Adding insn 382 to worklist
  Adding insn 395 to worklist
  Adding insn 401 to worklist
  Adding insn 413 to worklist
  Adding insn 418 to worklist
  Adding insn 434 to worklist
  Adding insn 433 to worklist
  Adding insn 430 to worklist
  Adding insn 427 to worklist
  Adding insn 425 to worklist
  Adding insn 442 to worklist
  Adding insn 439 to worklist
  Adding insn 446 to worklist
  Adding insn 458 to worklist
  Adding insn 456 to worklist
  Adding insn 454 to worklist
  Adding insn 468 to worklist
  Adding insn 467 to worklist
  Adding insn 464 to worklist
  Adding insn 462 to worklist
  Adding insn 484 to worklist
  Adding insn 480 to worklist
  Adding insn 491 to worklist
  Adding insn 510 to worklist
  Adding insn 505 to worklist
  Adding insn 514 to worklist
  Adding insn 528 to worklist
  Adding insn 524 to worklist
  Adding insn 531 to worklist
  Adding insn 547 to worklist
  Adding insn 544 to worklist
  Adding insn 557 to worklist
  Adding insn 570 to worklist
  Adding insn 568 to worklist
  Adding insn 565 to worklist
  Adding insn 581 to worklist
  Adding insn 578 to worklist
  Adding insn 681 to worklist
  Adding insn 697 to worklist
  Adding insn 721 to worklist
  Adding insn 714 to worklist
  Adding insn 733 to worklist
  Adding insn 731 to worklist
  Adding insn 729 to worklist
  Adding insn 741 to worklist
  Adding insn 757 to worklist
  Adding insn 747 to worklist
  Adding insn 746 to worklist
  Adding insn 760 to worklist
  Adding insn 759 to worklist
  Adding insn 774 to worklist
  Adding insn 796 to worklist
  Adding insn 808 to worklist
  Adding insn 816 to worklist
  Adding insn 819 to worklist
  Adding insn 833 to worklist
  Adding insn 836 to worklist
  Adding insn 841 to worklist
  Adding insn 845 to worklist
  Adding insn 859 to worklist
  Adding insn 877 to worklist
  Adding insn 869 to worklist
  Adding insn 883 to worklist
  Adding insn 886 to worklist
  Adding insn 885 to worklist
  Adding insn 897 to worklist
  Adding insn 912 to worklist
  Adding insn 918 to worklist
  Adding insn 922 to worklist
  Adding insn 927 to worklist
  Adding insn 941 to worklist
  Adding insn 939 to worklist
  Adding insn 935 to worklist
  Adding insn 947 to worklist
  Adding insn 951 to worklist
  Adding insn 966 to worklist
  Adding insn 957 to worklist
  Adding insn 974 to worklist
  Adding insn 984 to worklist
  Adding insn 980 to worklist
  Adding insn 987 to worklist
  Adding insn 993 to worklist
  Adding insn 997 to worklist
  Adding insn 1004 to worklist
  Adding insn 1002 to worklist
  Adding insn 1025 to worklist
  Adding insn 1023 to worklist
  Adding insn 1016 to worklist
  Adding insn 1031 to worklist
  Adding insn 1028 to worklist
  Adding insn 1039 to worklist
  Adding insn 1037 to worklist
  Adding insn 1051 to worklist
  Adding insn 1049 to worklist
  Adding insn 1055 to worklist
  Adding insn 1059 to worklist
  Adding insn 1076 to worklist
  Adding insn 1085 to worklist
  Adding insn 1104 to worklist
  Adding insn 1100 to worklist
  Adding insn 1096 to worklist
  Adding insn 1107 to worklist
  Adding insn 1135 to worklist
  Adding insn 1121 to worklist
  Adding insn 1118 to worklist
  Adding insn 1115 to worklist
  Adding insn 1114 to worklist
  Adding insn 1137 to worklist
  Adding insn 1161 to worklist
  Adding insn 1176 to worklist
  Adding insn 1175 to worklist
  Adding insn 1207 to worklist
  Adding insn 1206 to worklist
  Adding insn 1221 to worklist
  Adding insn 1321 to worklist
  Adding insn 1320 to worklist
  Adding insn 1258 to worklist
  Adding insn 1251 to worklist
  Adding insn 1275 to worklist
  Adding insn 1295 to worklist
  Adding insn 1309 to worklist
  Adding insn 1306 to worklist
  Adding insn 1322 to worklist
  Adding insn 1325 to worklist
Finished finding needed instructions:
processing block 160 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 1220 to worklist
processing block 175 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 174 lr out =  7 [sp] 16 [argp] 20 [frame]
processing block 166 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 1319 to worklist
processing block 97 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 675 to worklist
  Adding insn 674 to worklist
processing block 35 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
processing block 51 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
  Adding insn 389 to worklist
  Adding insn 388 to worklist
  Adding insn 387 to worklist
  Adding insn 383 to worklist
  Adding insn 381 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
  Adding insn 161 to worklist
  Adding insn 160 to worklist
processing block 52 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
processing block 50 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
  Adding insn 375 to worklist
  Adding insn 374 to worklist
  Adding insn 373 to worklist
  Adding insn 370 to worklist
  Adding insn 369 to worklist
  Adding insn 367 to worklist
  Adding insn 366 to worklist
processing block 163 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 68 to worklist
processing block 164 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 67 to worklist
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
  Adding insn 158 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 152 to worklist
processing block 58 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 445 to worklist
  Adding insn 444 to worklist
processing block 57 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
  Adding insn 441 to worklist
  Adding insn 440 to worklist
processing block 53 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
  Adding insn 408 to worklist
  Adding insn 405 to worklist
  Adding insn 404 to worklist
  Adding insn 402 to worklist
processing block 54 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
processing block 55 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
  Adding insn 180 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 174 to worklist
processing block 111 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
  Adding insn 818 to worklist
processing block 184 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
processing block 110 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 186
  Adding insn 815 to worklist
  Adding insn 813 to worklist
processing block 167 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
  Adding insn 1235 to worklist
processing block 109 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186
  Adding insn 807 to worklist
  Adding insn 803 to worklist
  Adding insn 802 to worklist
  Adding insn 801 to worklist
  Adding insn 800 to worklist
processing block 108 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187 193
  Adding insn 795 to worklist
  Adding insn 794 to worklist
  Adding insn 793 to worklist
  Adding insn 792 to worklist
  Adding insn 791 to worklist
  Adding insn 788 to worklist
  Adding insn 787 to worklist
  Adding insn 782 to worklist
  Adding insn 781 to worklist
  Adding insn 780 to worklist
processing block 107 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
processing block 106 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187 193
  Adding insn 773 to worklist
  Adding insn 772 to worklist
  Adding insn 771 to worklist
  Adding insn 770 to worklist
  Adding insn 769 to worklist
  Adding insn 767 to worklist
  Adding insn 766 to worklist
processing block 105 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
processing block 183 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
processing block 104 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
  Adding insn 756 to worklist
  Adding insn 755 to worklist
  Adding insn 754 to worklist
  Adding insn 748 to worklist
  Adding insn 745 to worklist
  Adding insn 744 to worklist
  Adding insn 743 to worklist
processing block 113 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 835 to worklist
processing block 157 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
  Adding insn 1167 to worklist
  Adding insn 1166 to worklist
  Adding insn 1165 to worklist
  Adding insn 1164 to worklist
  Adding insn 1163 to worklist
  Adding insn 1162 to worklist
processing block 156 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 306
  Adding insn 32 to worklist
processing block 159 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
  Adding insn 1215 to worklist
  Adding insn 1214 to worklist
  Adding insn 1211 to worklist
  Adding insn 1208 to worklist
processing block 116 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
  Adding insn 34 to worklist
processing block 115 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 158 213
  Adding insn 844 to worklist
  Adding insn 843 to worklist
processing block 151 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 1106 to worklist
processing block 189 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 306
processing block 155 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
  Adding insn 33 to worklist
  Adding insn 1144 to worklist
  Adding insn 1143 to worklist
  Adding insn 1142 to worklist
processing block 158 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
  Adding insn 1180 to worklist
  Adding insn 1177 to worklist
  Adding insn 1174 to worklist
  Adding insn 1173 to worklist
processing block 154 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 347
  Adding insn 1136 to worklist
processing block 153 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 289 306 308 347
  Adding insn 1134 to worklist
  Adding insn 1120 to worklist
  Adding insn 1119 to worklist
  Adding insn 1117 to worklist
  Adding insn 1116 to worklist
processing block 150 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347
  Adding insn 1103 to worklist
  Adding insn 1102 to worklist
  Adding insn 1101 to worklist
  Adding insn 1097 to worklist
  Adding insn 1095 to worklist
  Adding insn 1094 to worklist
  Adding insn 1093 to worklist
  Adding insn 1092 to worklist
  Adding insn 1091 to worklist
  Adding insn 1090 to worklist
processing block 152 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347
  Adding insn 1111 to worklist
processing block 149 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 275 280 287 289 308 347
  Adding insn 1084 to worklist
  Adding insn 1083 to worklist
  Adding insn 1081 to worklist
processing block 146 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
  Adding insn 30 to worklist
  Adding insn 1065 to worklist
  Adding insn 1064 to worklist
  Adding insn 1063 to worklist
  Adding insn 1062 to worklist
  Adding insn 1061 to worklist
  Adding insn 1060 to worklist
  Adding insn 1058 to worklist
processing block 147 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
  Adding insn 31 to worklist
  Adding insn 1077 to worklist
  Adding insn 1075 to worklist
  Adding insn 1074 to worklist
  Adding insn 1073 to worklist
  Adding insn 1072 to worklist
  Adding insn 1071 to worklist
processing block 145 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
  Adding insn 1054 to worklist
processing block 122 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
processing block 188 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
processing block 148 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
  Adding insn 29 to worklist
processing block 144 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 347
  Adding insn 1050 to worklist
  Adding insn 1048 to worklist
processing block 138 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347
  Adding insn 996 to worklist
processing block 168 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309 347
  Adding insn 1257 to worklist
  Adding insn 1252 to worklist
  Adding insn 1250 to worklist
  Adding insn 1249 to worklist
  Adding insn 1248 to worklist
  Adding insn 1247 to worklist
  Adding insn 1246 to worklist
  Adding insn 1245 to worklist
  Adding insn 1244 to worklist
  Adding insn 1243 to worklist
processing block 171 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347
  Adding insn 28 to worklist
  Adding insn 1294 to worklist
  Adding insn 1293 to worklist
  Adding insn 1292 to worklist
  Adding insn 1291 to worklist
  Adding insn 1289 to worklist
  Adding insn 1288 to worklist
  Adding insn 1287 to worklist
  Adding insn 1286 to worklist
  Adding insn 1285 to worklist
processing block 136 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
  Adding insn 986 to worklist
processing block 137 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 992 to worklist
processing block 173 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347
  Adding insn 1314 to worklist
  Adding insn 1313 to worklist
  Adding insn 1312 to worklist
  Adding insn 1311 to worklist
processing block 172 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
  Adding insn 1308 to worklist
  Adding insn 1307 to worklist
  Adding insn 1305 to worklist
processing block 135 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
  Adding insn 983 to worklist
  Adding insn 981 to worklist
  Adding insn 979 to worklist
processing block 134 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309
  Adding insn 27 to worklist
processing block 143 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309
  Adding insn 1042 to worklist
  Adding insn 1041 to worklist
  Adding insn 1040 to worklist
  Adding insn 1038 to worklist
processing block 170 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
  Adding insn 1274 to worklist
processing block 169 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347
  Adding insn 1268 to worklist
  Adding insn 1267 to worklist
  Adding insn 1266 to worklist
  Adding insn 1265 to worklist
processing block 142 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275
  Adding insn 1033 to worklist
processing block 141 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
  Adding insn 1030 to worklist
  Adding insn 1029 to worklist
  Adding insn 1027 to worklist
processing block 140 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 275 309
  Adding insn 1024 to worklist
  Adding insn 1022 to worklist
  Adding insn 1017 to worklist
  Adding insn 1015 to worklist
  Adding insn 1014 to worklist
  Adding insn 1013 to worklist
  Adding insn 1012 to worklist
  Adding insn 1011 to worklist
  Adding insn 1010 to worklist
processing block 139 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309
  Adding insn 1003 to worklist
processing block 133 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 309
  Adding insn 973 to worklist
  Adding insn 971 to worklist
  Adding insn 969 to worklist
  Adding insn 970 to worklist
processing block 131 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 950 to worklist
processing block 186 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 187 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
processing block 132 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 230 244 245
  Adding insn 965 to worklist
  Adding insn 961 to worklist
  Adding insn 960 to worklist
  Adding insn 959 to worklist
  Adding insn 958 to worklist
  Adding insn 956 to worklist
  Adding insn 955 to worklist
processing block 129 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 242 481
  Adding insn 940 to worklist
  Adding insn 936 to worklist
  Adding insn 934 to worklist
  Adding insn 933 to worklist
  Adding insn 932 to worklist
processing block 127 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481
  Adding insn 921 to worklist
  Adding insn 920 to worklist
processing block 128 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481
  Adding insn 26 to worklist
processing block 126 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 237 238 245 481
  Adding insn 917 to worklist
  Adding insn 915 to worklist
  Adding insn 914 to worklist
processing block 130 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 125 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 245 481
  Adding insn 911 to worklist
  Adding insn 908 to worklist
  Adding insn 907 to worklist
processing block 124 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
processing block 123 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 230 244 245
  Adding insn 896 to worklist
  Adding insn 893 to worklist
  Adding insn 892 to worklist
  Adding insn 891 to worklist
processing block 121 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
  Adding insn 882 to worklist
processing block 185 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
processing block 120 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
  Adding insn 879 to worklist
processing block 119 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244
  Adding insn 876 to worklist
  Adding insn 870 to worklist
  Adding insn 868 to worklist
processing block 118 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244
  Adding insn 25 to worklist
processing block 117 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 244 245
  Adding insn 858 to worklist
  Adding insn 852 to worklist
  Adding insn 851 to worklist
processing block 114 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245
  Adding insn 840 to worklist
processing block 112 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245
  Adding insn 832 to worklist
  Adding insn 831 to worklist
  Adding insn 830 to worklist
  Adding insn 828 to worklist
processing block 103 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 157 158 244 245
  Adding insn 740 to worklist
  Adding insn 739 to worklist
  Adding insn 738 to worklist
  Adding insn 737 to worklist
  Adding insn 736 to worklist
processing block 102 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245
  Adding insn 732 to worklist
  Adding insn 730 to worklist
  Adding insn 728 to worklist
processing block 101 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245
  Adding insn 723 to worklist
processing block 100 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245
  Adding insn 720 to worklist
  Adding insn 719 to worklist
  Adding insn 718 to worklist
  Adding insn 717 to worklist
  Adding insn 716 to worklist
  Adding insn 715 to worklist
  Adding insn 713 to worklist
  Adding insn 711 to worklist
  Adding insn 710 to worklist
processing block 56 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 432 to worklist
  Adding insn 431 to worklist
  Adding insn 429 to worklist
  Adding insn 428 to worklist
  Adding insn 426 to worklist
  Adding insn 424 to worklist
  Adding insn 423 to worklist
processing block 99 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
  Adding insn 704 to worklist
  Adding insn 701 to worklist
  Adding insn 700 to worklist
  Adding insn 698 to worklist
  Adding insn 696 to worklist
  Adding insn 695 to worklist
  Adding insn 694 to worklist
  Adding insn 693 to worklist
processing block 98 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
  Adding insn 688 to worklist
  Adding insn 685 to worklist
  Adding insn 684 to worklist
  Adding insn 682 to worklist
  Adding insn 680 to worklist
processing block 61 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 471 to worklist
processing block 60 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
  Adding insn 466 to worklist
  Adding insn 465 to worklist
  Adding insn 463 to worklist
  Adding insn 461 to worklist
  Adding insn 460 to worklist
processing block 59 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
  Adding insn 457 to worklist
  Adding insn 455 to worklist
  Adding insn 453 to worklist
processing block 63 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 37 to worklist
processing block 65 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 36 to worklist
processing block 66 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 35 to worklist
processing block 64 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 490 to worklist
processing block 62 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
  Adding insn 483 to worklist
  Adding insn 482 to worklist
  Adding insn 479 to worklist
  Adding insn 478 to worklist
  Adding insn 477 to worklist
  Adding insn 476 to worklist
processing block 68 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 513 to worklist
processing block 67 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
  Adding insn 509 to worklist
  Adding insn 507 to worklist
  Adding insn 504 to worklist
  Adding insn 503 to worklist
  Adding insn 502 to worklist
  Adding insn 501 to worklist
processing block 70 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 530 to worklist
processing block 69 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
  Adding insn 527 to worklist
  Adding insn 526 to worklist
  Adding insn 523 to worklist
  Adding insn 522 to worklist
  Adding insn 521 to worklist
  Adding insn 520 to worklist
processing block 71 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 39 to worklist
  Adding insn 546 to worklist
  Adding insn 543 to worklist
  Adding insn 542 to worklist
  Adding insn 541 to worklist
  Adding insn 540 to worklist
  Adding insn 539 to worklist
  Adding insn 538 to worklist
  Adding insn 537 to worklist
processing block 72 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 40 to worklist
  Adding insn 556 to worklist
  Adding insn 555 to worklist
  Adding insn 554 to worklist
  Adding insn 553 to worklist
processing block 74 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 41 to worklist
  Adding insn 577 to worklist
  Adding insn 576 to worklist
  Adding insn 575 to worklist
  Adding insn 574 to worklist
processing block 165 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 38 to worklist
processing block 73 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
  Adding insn 569 to worklist
  Adding insn 566 to worklist
  Adding insn 564 to worklist
  Adding insn 563 to worklist
  Adding insn 562 to worklist
processing block 161 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 42 to worklist
processing block 162 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 43 to worklist
processing block 49 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 44 to worklist
processing block 75 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 45 to worklist
processing block 76 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 46 to worklist
processing block 77 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 47 to worklist
processing block 78 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 48 to worklist
processing block 79 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 49 to worklist
processing block 80 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 50 to worklist
processing block 81 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 51 to worklist
processing block 82 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 52 to worklist
processing block 83 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 53 to worklist
processing block 84 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 54 to worklist
processing block 85 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 55 to worklist
processing block 86 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 56 to worklist
processing block 87 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 57 to worklist
processing block 88 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 58 to worklist
processing block 89 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 59 to worklist
processing block 90 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 60 to worklist
processing block 91 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 61 to worklist
processing block 92 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 62 to worklist
processing block 93 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 63 to worklist
processing block 94 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 64 to worklist
processing block 95 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 65 to worklist
processing block 96 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
  Adding insn 66 to worklist
processing block 48 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126
  Adding insn 354 to worklist
  Adding insn 352 to worklist
processing block 47 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
  Adding insn 350 to worklist
processing block 41 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
processing block 182 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
processing block 46 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
processing block 45 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
  Adding insn 341 to worklist
  Adding insn 340 to worklist
processing block 44 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
processing block 43 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
  Adding insn 331 to worklist
processing block 42 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
  Adding insn 328 to worklist
  Adding insn 326 to worklist
processing block 40 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 307
  Adding insn 318 to worklist
  Adding insn 317 to worklist
processing block 39 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
  Adding insn 313 to worklist
  Adding insn 312 to worklist
processing block 181 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
processing block 38 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
  Adding insn 308 to worklist
  Adding insn 304 to worklist
  Adding insn 302 to worklist
  Adding insn 301 to worklist
processing block 37 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
  Adding insn 294 to worklist
  Adding insn 293 to worklist
  Adding insn 292 to worklist
  Adding insn 288 to worklist
processing block 36 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
  Adding insn 285 to worklist
  Adding insn 283 to worklist
processing block 34 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
  Adding insn 274 to worklist
  Adding insn 273 to worklist
processing block 180 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
processing block 33 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
processing block 32 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 314
  Adding insn 266 to worklist
processing block 179 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314
processing block 31 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314
processing block 30 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 316
  Adding insn 260 to worklist
processing block 29 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343
  Adding insn 254 to worklist
  Adding insn 251 to worklist
processing block 28 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 395
  Adding insn 248 to worklist
  Adding insn 247 to worklist
  Adding insn 246 to worklist
  Adding insn 243 to worklist
  Adding insn 241 to worklist
  Adding insn 240 to worklist
processing block 24 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
  Adding insn 204 to worklist
  Adding insn 203 to worklist
processing block 27 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316
  Adding insn 230 to worklist
  Adding insn 229 to worklist
processing block 26 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381
  Adding insn 224 to worklist
  Adding insn 221 to worklist
  Adding insn 220 to worklist
  Adding insn 219 to worklist
processing block 25 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381 382
  Adding insn 215 to worklist
  Adding insn 214 to worklist
  Adding insn 213 to worklist
  Adding insn 212 to worklist
  Adding insn 211 to worklist
  Adding insn 210 to worklist
processing block 23 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
processing block 22 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
processing block 178 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
  Adding insn 194 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 190 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
processing block 18 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
  Adding insn 18 to worklist
processing block 17 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
  Adding insn 17 to worklist
  Adding insn 16 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
  Adding insn 148 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
  Adding insn 142 to worklist
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
  Adding insn 138 to worklist
  Adding insn 136 to worklist
  Adding insn 135 to worklist
  Adding insn 132 to worklist
  Adding insn 130 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
  Adding insn 127 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 121 to worklist
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 117 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
  Adding insn 114 to worklist
processing block 176 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 177 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 11 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
  Adding insn 102 to worklist
  Adding insn 101 to worklist
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 97 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 94 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 90 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 87 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 81 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
  Adding insn 75 to worklist
  Adding insn 74 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 71 to worklist
DCE: Deleting insn 1213
deleting insn with uid = 1213.
DCE: Deleting insn 799
deleting insn with uid = 799.
DCE: Deleting insn 790
deleting insn with uid = 790.
DCE: Deleting insn 786
deleting insn with uid = 786.
DCE: Deleting insn 779
deleting insn with uid = 779.
DCE: Deleting insn 768
deleting insn with uid = 768.
DCE: Deleting insn 765
deleting insn with uid = 765.
DCE: Deleting insn 753
deleting insn with uid = 753.
DCE: Deleting insn 702
deleting insn with uid = 702.
DCE: Deleting insn 699
deleting insn with uid = 699.
DCE: Deleting insn 686
deleting insn with uid = 686.
DCE: Deleting insn 683
deleting insn with uid = 683.
DCE: Deleting insn 406
deleting insn with uid = 406.
DCE: Deleting insn 403
deleting insn with uid = 403.
DCE: Deleting insn 386
deleting insn with uid = 386.
DCE: Deleting insn 371
deleting insn with uid = 371.
DCE: Deleting insn 368
deleting insn with uid = 368.
DCE: Deleting insn 353
deleting insn with uid = 353.
DCE: Deleting insn 311
deleting insn with uid = 311.
DCE: Deleting insn 291
deleting insn with uid = 291.
DCE: Deleting insn 272
deleting insn with uid = 272.
DCE: Deleting insn 252
deleting insn with uid = 252.
DCE: Deleting insn 245
deleting insn with uid = 245.
DCE: Deleting insn 236
deleting insn with uid = 236.
DCE: Deleting insn 228
deleting insn with uid = 228.
DCE: Deleting insn 218
deleting insn with uid = 218.
DCE: Deleting insn 209
deleting insn with uid = 209.
DCE: Deleting insn 202
deleting insn with uid = 202.
DCE: Deleting insn 189
deleting insn with uid = 189.
DCE: Deleting insn 178
deleting insn with uid = 178.
DCE: Deleting insn 175
deleting insn with uid = 175.
DCE: Deleting insn 156
deleting insn with uid = 156.
DCE: Deleting insn 153
deleting insn with uid = 153.
DCE: Deleting insn 146
deleting insn with uid = 146.
DCE: Deleting insn 143
deleting insn with uid = 143.
df_worklist_dataflow_doublequeue:n_basic_blocks 190 n_edges 288 count 366 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 190 n_edges 288 count 324 (  1.7)
SET hash table (299 buckets, 83 entries)
Index 0 (hash value 99)
  (reg/f:DI 99 [ D.6780 ]) := (const_int 0 [0])
Index 1 (hash value 103)
  (reg/f:DI 103 [ D.6782 ]) := (const_int 0 [0])
Index 2 (hash value 88)
  (reg/v/f:DI 88 [ yy_cp ]) := (reg/f:DI 318 [ D.6783 ])
Index 3 (hash value 87)
  (reg/v:SI 87 [ yy_current_state ]) := (reg:SI 341 [ D.6777 ])
Index 4 (hash value 89)
  (reg/v/f:DI 89 [ yy_cp ]) := (reg/v/f:DI 88 [ yy_cp ])
Index 5 (hash value 16)
  (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ]) := (const_int 0 [0])
Index 6 (hash value 14)
  (reg:QI 313 [ yy_last_accepting_state_lsm.194 ]) := (const_int 0 [0])
Index 7 (hash value 44)
  (reg:HI 343 [ D.6786 ]) := (const_int 0 [0])
Index 8 (hash value 16)
  (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ]) := (const_int 1 [0x1])
Index 9 (hash value 14)
  (reg:QI 313 [ yy_last_accepting_state_lsm.194 ]) := (const_int 1 [0x1])
Index 10 (hash value 17)
  (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ]) := (reg/v/f:DI 88 [ yy_cp ])
Index 11 (hash value 15)
  (reg:SI 314 [ yy_last_accepting_state_lsm.193 ]) := (reg/v:SI 87 [ yy_current_state ])
Index 12 (hash value 22)
  (reg:HI 321 [ D.6787 ]) := (const_int 190 [0xbe])
Index 13 (hash value 126)
  (reg/f:DI 126 [ D.6788 ]) := (reg/v/f:DI 88 [ yy_cp ])
Index 14 (hash value 90)
  (reg/v:SI 90 [ yy_act ]) := (const_int 46 [0x2e])
Index 15 (hash value 8)
  (reg:DI 307 [ D.6781 ]) := (const_int 0 [0])
Index 16 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 278 [0x116])
Index 17 (hash value 87)
  (reg/v:SI 87 [ yy_current_state ]) := (reg:SI 342 [ D.6777 ])
Index 18 (hash value 42)
  (reg:SI 341 [ D.6777 ]) := (const_int 5 [0x5])
Index 19 (hash value 44)
  (reg:HI 343 [ D.6786 ]) := (const_int 2 [0x2])
Index 20 (hash value 22)
  (reg:HI 321 [ D.6787 ]) := (const_int 40 [0x28])
Index 21 (hash value 42)
  (reg:SI 341 [ D.6777 ]) := (const_int 1 [0x1])
Index 22 (hash value 22)
  (reg:HI 321 [ D.6787 ]) := (const_int 0 [0])
Index 23 (hash value 42)
  (reg:SI 341 [ D.6777 ]) := (const_int 3 [0x3])
Index 24 (hash value 44)
  (reg:HI 343 [ D.6786 ]) := (const_int 7 [0x7])
Index 25 (hash value 22)
  (reg:HI 321 [ D.6787 ]) := (const_int 37 [0x25])
Index 26 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 259 [0x103])
Index 27 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 260 [0x104])
Index 28 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 261 [0x105])
Index 29 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 262 [0x106])
Index 30 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 263 [0x107])
Index 31 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 279 [0x117])
Index 32 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 280 [0x118])
Index 33 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 281 [0x119])
Index 34 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 282 [0x11a])
Index 35 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 283 [0x11b])
Index 36 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 284 [0x11c])
Index 37 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 285 [0x11d])
Index 38 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 286 [0x11e])
Index 39 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 287 [0x11f])
Index 40 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 288 [0x120])
Index 41 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 289 [0x121])
Index 42 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 290 [0x122])
Index 43 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 291 [0x123])
Index 44 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 292 [0x124])
Index 45 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 293 [0x125])
Index 46 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 294 [0x126])
Index 47 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 295 [0x127])
Index 48 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 296 [0x128])
Index 49 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 123 [0x7b])
Index 50 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 125 [0x7d])
Index 51 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 91 [0x5b])
Index 52 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 93 [0x5d])
Index 53 (hash value 186)
  (reg:HI 186 [ D.6786 ]) := (const_int 0 [0])
Index 54 (hash value 87)
  (reg/v:SI 87 [ yy_current_state ]) := (const_int 0 [0])
Index 55 (hash value 88)
  (reg/v/f:DI 88 [ yy_cp ]) := (reg/f:DI 158 [ D.6783 ])
Index 56 (hash value 224)
  (reg/v:DI 224 [ number_to_move ]) := (const_int 0 [0])
Index 57 (hash value 227)
  (reg/v:DI 227 [ i ]) := (const_int 0 [0])
Index 58 (hash value 230)
  (reg/v:DI 230 [ num_to_read ]) := (const_int 0 [0])
Index 59 (hash value 238)
  (reg/v:DI 238 [ new_size ]) := (const_int 0 [0])
Index 60 (hash value 240)
  (reg:DI 240 [ D.6781 ]) := (reg/v:DI 238 [ new_size ])
Index 61 (hash value 242)
  (reg/f:DI 242 [ D.6793 ]) := (const_int 0 [0])
Index 62 (hash value 188)
  (reg:DI 487) := (const_int 8192 [0x2000])
Index 63 (hash value 212)
  (reg/v:DI 212 [ n ]) := (const_int 0 [0])
Index 64 (hash value 277)
  (reg:SI 277 [ D.6777 ]) := (const_int 0 [0])
Index 65 (hash value 275)
  (reg:SI 275 [ D.6777 ]) := (const_int 0 [0])
Index 66 (hash value 9)
  (reg/v:SI 308 [ ret_val ]) := (const_int 1 [0x1])
Index 67 (hash value 9)
  (reg/v:SI 308 [ ret_val ]) := (const_int 2 [0x2])
Index 68 (hash value 9)
  (reg/v:SI 308 [ ret_val ]) := (const_int 0 [0])
Index 69 (hash value 0)
  (reg/f:DI 299 [ D.6783 ]) := (const_int 0 [0])
Index 70 (hash value 88)
  (reg/v/f:DI 88 [ yy_cp ]) := (reg/f:DI 324 [ D.6783 ])
Index 71 (hash value 7)
  (reg/f:DI 306 [ D.6783 ]) := (reg/v/f:DI 213 [ source ])
Index 72 (hash value 178)
  (reg:DI 477 [ D.6788 ]) := (const_int 1 [0x1])
Index 73 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 276 [0x114])
Index 74 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 277 [0x115])
Index 75 (hash value 92)
  (reg:SI 92 [ D.6777 ]) := (const_int 0 [0])
Index 76 (hash value 168)
  (reg/f:DI 168 [ D.6780 ]) := (const_int 0 [0])
Index 77 (hash value 134)
  (reg/f:DI 433) := (const_int 0 [0])
Index 78 (hash value 87)
  (reg/v:SI 87 [ yy_current_state ]) := (const_int 101 [0x65])
Index 79 (hash value 212)
  (reg/v:DI 212 [ n ]) := (reg/v:DI 264 [ n ])
Index 80 (hash value 251)
  (reg/v:SI 251 [ c ]) := (const_int 10 [0xa])
Index 81 (hash value 251)
  (reg/v:SI 251 [ c ]) := (const_int -1 [0xffffffffffffffff])
Index 82 (hash value 268)
  (reg:SI 268 [ D.6777 ]) := (const_int 0 [0])

rescanning insn with uid = 710.
GLOBAL COPY-PROP: Replacing reg 126 in insn 710 with reg 88
CPROP of int yylex(), 190 basic blocks, 9712 bytes needed, 35 local const props, 0 local copy props, 0 global const props, 1 global copy props



try_optimize_cfg iteration 1

verify found no changes in insn with uid = 103.
Edge 10->11 redirected to 14
deleting block 11
Redirecting fallthru edge 12->13 to 14
deleting block 13
verify found no changes in insn with uid = 195.
Edge 23->24 redirected to 26
deleting block 24
verify found no changes in insn with uid = 261.
Edge 33->34 redirected to 36
deleting block 34
verify found no changes in insn with uid = 267.
Edge 36->37 redirected to 39
deleting block 37
verify found no changes in insn with uid = 309.
Edge 43->44 redirected to 48
deleting block 44
Redirecting fallthru edge 46->47 to 48
deleting block 47
verify found no changes in insn with uid = 757.
Edge 111->112 redirected to 114
deleting block 112
verify found no changes in insn with uid = 816.
Edge 118->119 redirected to 40
deleting block 119
verify found no changes in insn with uid = 859.
Edge 126->127 redirected to 131
deleting block 127
verify found no changes in insn with uid = 941.
Edge 139->140 redirected to 142
deleting block 140
Redirecting fallthru edge 156->157 to 158
deleting block 157
verify found no changes in insn with uid = 1135.
Edge 166->167 redirected to 171
deleting block 167


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


int yylex()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,24u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,176u} r7={1d,211u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,175u} r17={172d,63u,1e} r18={35d} r19={35d} r20={1d,180u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,18u} r88={10d,29u} r89={5d,8u} r90={3d,10u} r91={2d,4u} r92={36d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r126={1d} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,3u} r192={1d,1u} r193={2d,12u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u,1e} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,1u} r314={2d,1u} r315={2d,1u} r316={2d,1u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,1u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,2u} r367={1d,2u} r371={1d,2u} r375={1d,1u} r376={1d,1u} r378={1d,1u} r380={1d,1u} r381={1d,2u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,1u} r393={1d,1u} r395={1d,2u} r399={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,2u} r414={1d,1u} r416={1d,1u} r417={1d,1u} r419={1d,2u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r438={1d,2u} r442={1d,2u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r448={1d,1u} r449={1d,1u} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r454={1d,1u} r456={1d,1u} r458={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r463={1d,1u} r465={1d,1u} r467={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r472={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d,1u} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r496={1d,1u} r497={1d,1u} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r516={1d,1u} r518={1d,1u,1e} r519={1d,1u} r520={1d,1u} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r526={1d,1u} r527={1d,1u} r528={1d,1u,1e} r529={1d,1u} r530={1d,1u} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r536={1d,1u} r537={1d,1u} 
;;    total ref usage 4370{3007d,1348u,15e} in 802{767 regular + 35 call} insns.
;; basic block 2, loop depth 0, count 0, freq 63, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	 17 [flags]
(note 69 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 69 3 2 NOTE_INSN_FUNCTION_BEG)
(insn 3 2 71 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [1 D.6797+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:787 986 {stack_tls_protect_set_di}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 71 3 72 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (symbol_ref:DI ("_ZL7yy_init") [flags 0x2]  <var_decl 0x7f88bc080510 yy_init>) [2 yy_init+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:792 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 72 71 73 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) lex.yy.c:792 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 78)
;;  succ:       4 [50.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 318 320
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 318 320
;; live  kill	
(note 73 72 74 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 75 3 (set (reg/f:DI 318 [ D.6783 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 75 74 78 3 (set (reg:QI 320 [ D.6789 ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) 93 {*movqi_internal}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320

;; basic block 4, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 78 75 79 4 116 "" [1 uses])
(note 79 78 80 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 4 (set (mem/c:SI (symbol_ref:DI ("_ZL7yy_init") [flags 0x2]  <var_decl 0x7f88bc080510 yy_init>) [2 yy_init+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:794 90 {*movsi_internal}
     (nil))
(insn 81 80 82 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:800 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 82 81 83 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) lex.yy.c:800 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 85)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              6 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(note 83 82 84 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 5 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:801 90 {*movsi_internal}
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u19(6){ }u20(7){ }u21(16){ }u22(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 85 84 86 6 118 "" [1 uses])
(note 86 85 87 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
            (const_int 0 [0]))) lex.yy.c:803 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 88 87 89 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) lex.yy.c:803 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 92)
;;  succ:       7 [15.0%]  (FALLTHRU)
;;              8 [85.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 5, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [15.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 349
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 349
;; live  kill	
(note 89 88 90 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 91 7 (set (reg/f:DI 349 [ stdin ])
        (mem/f/c:DI (symbol_ref:DI ("stdin") [flags 0x40]  <var_decl 0x7f88bc3c9d80 stdin>) [1 stdin+0 S8 A64])) lex.yy.c:804 89 {*movdi_internal}
     (nil))
(insn 91 90 92 7 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 349 [ stdin ])) lex.yy.c:804 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 349 [ stdin ])
        (nil)))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [85.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u29(6){ }u30(7){ }u31(16){ }u32(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 92 91 93 8 119 "" [1 uses])
(note 93 92 94 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])
            (const_int 0 [0]))) lex.yy.c:806 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 95 94 96 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 99)
            (pc))) lex.yy.c:806 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 99)
;;  succ:       9 [15.0%]  (FALLTHRU)
;;              10 [85.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 5, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [15.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 350
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 350
;; live  kill	
(note 96 95 97 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 9 (set (reg/f:DI 350 [ stdout ])
        (mem/f/c:DI (symbol_ref:DI ("stdout") [flags 0x40]  <var_decl 0x7f88bc3c9e10 stdout>) [1 stdout+0 S8 A64])) lex.yy.c:807 89 {*movdi_internal}
     (nil))
(insn 98 97 99 9 (set (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])
        (reg/f:DI 350 [ stdout ])) lex.yy.c:807 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 350 [ stdout ])
        (nil)))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 9, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [85.0%] 
;;              9 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 99
;; live  kill	
(code_label 99 98 100 10 120 "" [1 uses])
(note 100 99 101 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 10 (set (reg/f:DI 99 [ D.6780 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:809 89 {*movdi_internal}
     (nil))
(insn 102 101 103 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 99 [ D.6780 ])
            (const_int 0 [0]))) lex.yy.c:809 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 103 102 104 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 111)
            (pc))) lex.yy.c:809 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 672 (nil)))
 -> 111)
;;  succ:       14 [6.7%] 
;;              12 [93.3%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99

;; basic block 12, loop depth 0, count 0, freq 30, maybe hot
;;  prev block 10, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [93.3%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 17 [flags] 102 103 351 352
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  gen 	 17 [flags] 102 103 351 352
;; live  kill	 17 [flags]
(note 104 103 105 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 12 (set (reg:DI 352 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:809 89 {*movdi_internal}
     (nil))
(insn 106 105 107 12 (parallel [
            (set (reg:DI 351 [ D.6781 ])
                (ashift:DI (reg:DI 352 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:809 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 352 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 107 106 108 12 (parallel [
            (set (reg/f:DI 102 [ D.6780 ])
                (plus:DI (reg/f:DI 99 [ D.6780 ])
                    (reg:DI 351 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:809 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 351 [ D.6781 ])
        (expr_list:REG_DEAD (reg/f:DI 99 [ D.6780 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 108 107 109 12 (set (reg/f:DI 103 [ D.6782 ])
        (mem/f:DI (reg/f:DI 102 [ D.6780 ]) [1 *_42+0 S8 A64])) lex.yy.c:809 89 {*movdi_internal}
     (nil))
(insn 109 108 110 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 103 [ D.6782 ])
            (const_int 0 [0]))) lex.yy.c:809 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 110 109 111 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) lex.yy.c:809 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 128)
;;  succ:       14 [15.0%]  (FALLTHRU)
;;              15 [85.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103

;; basic block 14, loop depth 0, count 0, freq 7, maybe hot
;;  prev block 12, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [15.0%]  (FALLTHRU)
;;              10 [6.7%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u55(6){ }u56(7){ }u57(16){ }u58(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 102 103 107 109 353 354 355 356 357 358
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 102 103 107 109 353 354 355 356 357 358
;; live  kill	 17 [flags]
(code_label 111 110 112 14 121 "" [1 uses])
(note 112 111 113 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(call_insn 113 112 114 14 (call (mem:QI (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>) [0 yyensure_buffer_stack S1 A8])
        (const_int 0 [0])) lex.yy.c:810 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>)
        (nil))
    (nil))
(insn 114 113 115 14 (set (reg:DI 354 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:811 89 {*movdi_internal}
     (nil))
(insn 115 114 116 14 (parallel [
            (set (reg:DI 353 [ D.6781 ])
                (ashift:DI (reg:DI 354 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:811 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 354 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 116 115 117 14 (set (reg/f:DI 355 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:811 89 {*movdi_internal}
     (nil))
(insn 117 116 118 14 (parallel [
            (set (reg/f:DI 107 [ D.6780 ])
                (plus:DI (reg:DI 353 [ D.6781 ])
                    (reg/f:DI 355 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:811 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 355 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 353 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 353 [ D.6781 ]))
                    (nil))))))
(insn 118 117 119 14 (set (reg:SI 4 si)
        (const_int 16384 [0x4000])) lex.yy.c:812 90 {*movsi_internal}
     (nil))
(insn 119 118 120 14 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:812 89 {*movdi_internal}
     (nil))
(call_insn 120 119 121 14 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>) [0 yy_create_buffer S1 A8])
            (const_int 0 [0]))) lex.yy.c:812 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 121 120 122 14 (set (reg/f:DI 109 [ D.6782 ])
        (reg:DI 0 ax)) lex.yy.c:812 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 122 121 123 14 (set (mem/f:DI (reg/f:DI 107 [ D.6780 ]) [1 *_48+0 S8 A64])
        (reg/f:DI 109 [ D.6782 ])) lex.yy.c:812 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 109 [ D.6782 ])
        (expr_list:REG_DEAD (reg/f:DI 107 [ D.6780 ])
            (nil))))
(insn 123 122 124 14 (set (reg:DI 357 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 124 123 125 14 (parallel [
            (set (reg:DI 356 [ D.6781 ])
                (ashift:DI (reg:DI 357 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 357 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 125 124 126 14 (set (reg/f:DI 358 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 126 125 127 14 (parallel [
            (set (reg/f:DI 102 [ D.6780 ])
                (plus:DI (reg:DI 356 [ D.6781 ])
                    (reg/f:DI 358 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 358 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 356 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 356 [ D.6781 ]))
                    (nil))))))
(insn 127 126 128 14 (set (reg/f:DI 103 [ D.6782 ])
        (mem/f:DI (reg/f:DI 102 [ D.6780 ]) [1 *_1030+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103

;; basic block 15, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [85.0%] 
;;              14 [100.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; lr  def 	 318 320 359 360 361
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  gen 	 318 320 359 360 361
;; live  kill	
(code_label 128 127 129 15 122 "" [1 uses])
(note 129 128 130 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 130 129 131 15 (set (reg:SI 359 [ _1033->yy_n_chars ])
        (mem:SI (plus:DI (reg/f:DI 103 [ D.6782 ])
                (const_int 32 [0x20])) [2 _1033->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (nil))
(insn 131 130 132 15 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 359 [ _1033->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 359 [ _1033->yy_n_chars ])
        (nil)))
(insn 132 131 133 15 (set (reg/f:DI 318 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 103 [ D.6782 ])
                (const_int 16 [0x10])) [1 _1033->yy_buf_pos+0 S8 A64])) lex.yy.c:1643 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ D.6782 ])
        (nil)))
(insn 133 132 134 15 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 318 [ D.6783 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 134 133 135 15 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 318 [ D.6783 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 135 134 136 15 (set (reg/f:DI 360 [ *_1031 ])
        (mem/f:DI (reg/f:DI 102 [ D.6780 ]) [1 *_1031+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 102 [ D.6780 ])
        (nil)))
(insn 136 135 137 15 (set (reg/f:DI 361 [ _249->yy_input_file ])
        (mem/f:DI (reg/f:DI 360 [ *_1031 ]) [1 _249->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 360 [ *_1031 ])
        (nil)))
(insn 137 136 138 15 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 361 [ _249->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 361 [ _249->yy_input_file ])
        (nil)))
(insn 138 137 139 15 (set (reg:QI 320 [ D.6789 ])
        (mem:QI (reg/f:DI 318 [ D.6783 ]) [0 *_248+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (nil))
(insn 139 138 140 15 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 320 [ D.6789 ])) lex.yy.c:1645 93 {*movqi_internal}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320

;; basic block 16, loop depth 0, count 0, freq 64, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [100.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u89(6){ }u90(7){ }u91(16){ }u92(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343 363
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  gen 	 321 341 343 363
;; live  kill	
(code_label 140 139 141 16 117 "" [0 uses])
(note 141 140 142 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 142 141 144 16 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 144 142 145 16 (set (reg:DI 363 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 145 144 148 16 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 363 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 362)
        (nil)))
(insn 148 145 151 16 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 363 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 364)
        (expr_list:REG_DEAD (reg:DI 363 [ D.6777 ])
            (nil))))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343

;; basic block 17, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       65 [98.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u99(6){ }u100(7){ }u101(16){ }u102(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343 367
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 321 341 343 367
;; live  kill	
(note 151 148 152 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 154 17 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 154 152 155 17 (set (reg:DI 367 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 155 154 158 17 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 367 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 366)
        (nil)))
(insn 158 155 396 17 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 367 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 368)
        (expr_list:REG_DEAD (reg:DI 367 [ D.6777 ])
            (nil))))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

;; basic block 18, loop depth 1, count 0, freq 17, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       59 [100.0%]  (FALLTHRU)
;;              61 [100.0%]  (FALLTHRU)
;;              60 [100.0%]  (FALLTHRU)
;;              62 [100.0%]  (FALLTHRU)
;;              106 [100.0%]  (FALLTHRU)
;;              63 [100.0%]  (FALLTHRU)
;;              17 [100.0%]  (FALLTHRU)
;;              105 [100.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u109(6){ }u110(7){ }u111(16){ }u112(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 318 320
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  gen 	 318 320
;; live  kill	
(code_label 396 158 159 18 188 "" [0 uses])
(note 159 396 160 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 161 18 (set (reg/f:DI 318 [ D.6783 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 161 160 162 18 (set (reg:QI 320 [ D.6789 ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) 93 {*movqi_internal}
     (nil))
;;  succ:       19 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343

;; basic block 19, loop depth 1, count 0, freq 79, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [100.0%]  (FALLTHRU)
;;              18 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u113(6){ }u114(7){ }u115(16){ }u116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 341
;; lr  def 	 87 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
;; live  gen 	 87 88
;; live  kill	
(code_label 162 161 163 19 123 "" [0 uses])
(note 163 162 16 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 16 163 17 19 (set (reg/v:SI 87 [ yy_current_state ])
        (reg:SI 341 [ D.6777 ])) mycc.l:56 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 341 [ D.6777 ])
        (nil)))
(insn 17 16 376 19 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 318 [ D.6783 ])) mycc.l:56 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 318 [ D.6783 ])
        (nil)))
;;  succ:       20 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343

;; basic block 20, loop depth 2, count 0, freq 81, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [100.0%]  (FALLTHRU)
;;              57 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u119(6){ }u120(7){ }u121(16){ }u122(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 320
;; lr  def 	 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
;; live  gen 	 89
;; live  kill	
(code_label 376 17 164 20 186 "" [0 uses])
(note 164 376 165 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 165 164 166 20 (var_location:DI D#16 (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:827 -1
     (nil))
(debug_insn 166 165 167 20 (var_location:DI yy_cp (debug_expr:DI D#16)) lex.yy.c:827 -1
     (nil))
(insn 167 166 168 20 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_916+0 S1 A8])
        (reg:QI 320 [ D.6789 ])) lex.yy.c:830 93 {*movqi_internal}
     (nil))
(debug_insn 168 167 169 20 (var_location:DI yy_bp (debug_expr:DI D#16)) lex.yy.c:835 -1
     (nil))
(debug_insn 169 168 170 20 (var_location:SI D#15 (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) lex.yy.c:837 -1
     (nil))
(debug_insn 170 169 18 20 (var_location:SI yy_current_state (debug_expr:SI D#15)) lex.yy.c:837 -1
     (nil))
(insn 18 170 822 20 (set (reg/v/f:DI 89 [ yy_cp ])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:830 89 {*movdi_internal}
     (nil))
;;  succ:       22 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343

;; basic block 21, loop depth 3, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       172 [100.0%]  (FALLTHRU)
;;              120 [100.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u126(6){ }u127(7){ }u128(16){ }u129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  def 	 320 321 343 371
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  gen 	 320 321 343 371
;; live  kill	
(code_label 822 18 173 21 202 "" [0 uses])
(note 173 822 174 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 176 21 (set (reg:QI 320 [ D.6789 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_147+0 S1 A8])) 93 {*movqi_internal}
     (nil))
(insn 176 174 177 21 (set (reg:DI 371 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 177 176 180 21 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 371 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 370)
        (nil)))
(insn 180 177 181 21 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 371 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 372)
        (expr_list:REG_DEAD (reg:DI 371 [ yy_current_state ])
            (nil))))
;;  succ:       22 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343

;; basic block 22, loop depth 3, count 0, freq 81, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       21 [100.0%]  (FALLTHRU,DFS_BACK)
;;              20 [100.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u137(6){ }u138(7){ }u139(16){ }u140(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 313 314 315 316
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
;; live  gen 	 313 314 315 316
;; live  kill	
(code_label 181 180 182 22 124 "" [0 uses])
(note 182 181 183 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 183 182 184 22 (set (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 184 183 19 22 (set (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 19 184 20 22 (set (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (const_int 0 [0])) lex.yy.c:830 93 {*movqi_internal}
     (nil))
(insn 20 19 255 22 (set (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (const_int 0 [0])) lex.yy.c:830 93 {*movqi_internal}
     (nil))
;;  succ:       23 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343

;; basic block 23, loop depth 4, count 0, freq 900, maybe hot
;;  prev block 22, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [100.0%]  (FALLTHRU)
;;              32 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u141(6){ }u142(7){ }u143(16){ }u144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 320 343
;; lr  def 	 17 [flags] 91 375 376
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343
;; live  gen 	 17 [flags] 91 375 376
;; live  kill	
(code_label 255 20 185 23 130 "" [0 uses])
(note 185 255 186 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 186 185 187 23 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) -1
     (nil))
(debug_insn 187 186 188 23 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
(debug_insn 188 187 190 23 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) -1
     (nil))
(insn 190 188 191 23 (set (reg:SI 375 [ D.6785 ])
        (zero_extend:SI (reg:QI 320 [ D.6789 ]))) lex.yy.c:841 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 320 [ D.6789 ])
        (nil)))
(insn 191 190 192 23 (set (reg:DI 376 [ D.6785 ])
        (zero_extend:DI (reg:SI 375 [ D.6785 ]))) lex.yy.c:841 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 375 [ D.6785 ])
        (nil)))
(insn 192 191 193 23 (set (reg/v:QI 91 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 376 [ D.6785 ])
                (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)) [0 yy_ec S1 A8])) lex.yy.c:841 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 376 [ D.6785 ])
        (expr_list:REG_DEAD (reg/f:DI 374)
            (nil))))
(debug_insn 193 192 194 23 (var_location:QI yy_c (reg/v:QI 91 [ yy_c ])) lex.yy.c:841 -1
     (nil))
(insn 194 193 195 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:842 2 {*cmphi_ccno_1}
     (expr_list:REG_DEAD (reg:HI 343 [ D.6786 ])
        (nil)))
(jump_insn 195 194 196 23 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 197)
            (pc))) lex.yy.c:842 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 197)
;;  succ:       25 [50.0%]  (FALLTHRU)
;;              26 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321

;; basic block 25, loop depth 4, count 0, freq 450, maybe hot
;;  prev block 23, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [50.0%]  (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u155(6){ }u156(7){ }u157(16){ }u158(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 321
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  def 	 313 314 315 316
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 321
;; live  gen 	 313 314 315 316
;; live  kill	
(note 196 195 21 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 21 196 22 25 (set (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:844 90 {*movsi_internal}
     (nil))
(insn 22 21 23 25 (set (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:845 89 {*movdi_internal}
     (nil))
(insn 23 22 24 25 (set (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (const_int 1 [0x1])) lex.yy.c:842 93 {*movqi_internal}
     (nil))
(insn 24 23 197 25 (set (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (const_int 1 [0x1])) lex.yy.c:842 93 {*movqi_internal}
     (nil))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321

;; basic block 26, loop depth 4, count 0, freq 900, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       25 [100.0%]  (FALLTHRU)
;;              23 [50.0%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u161(6){ }u162(7){ }u163(16){ }u164(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  gen 	
;; live  kill	
(code_label 197 24 198 26 125 "" [1 uses])
(note 198 197 223 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;  succ:       28 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321

;; basic block 27, loop depth 5, count 0, freq 9100, maybe hot
;;  prev block 26, next block 28, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       29 [50.0%] 
;;              30 [100.0%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u165(6){ }u166(7){ }u167(16){ }u168(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 321 378
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316
;; live  gen 	 321 378
;; live  kill	
(code_label 223 198 201 27 128 "" [1 uses])
(note 201 223 203 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 203 201 204 27 (set (reg:DI 378 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 204 203 205 27 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 378 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 378 [ yy_current_state ])
        (expr_list:REG_DEAD (reg/f:DI 377)
            (nil))))
;;  succ:       28 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321

;; basic block 28, loop depth 5, count 0, freq 10000, maybe hot
;;  prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [100.0%]  (FALLTHRU)
;;              27 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u172(6){ }u173(7){ }u174(16){ }u175(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 91 321
;; lr  def 	 17 [flags] 380 381 382 383 384
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 321
;; live  gen 	 17 [flags] 380 381 382 383 384
;; live  kill	 17 [flags]
(code_label 205 204 206 28 126 "" [0 uses])
(note 206 205 207 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 207 206 208 28 (var_location:QI yy_c (reg/v:QI 91 [ yy_c ])) -1
     (nil))
(debug_insn 208 207 210 28 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) -1
     (nil))
(insn 210 208 211 28 (set (reg:SI 380 [ D.6777 ])
        (zero_extend:SI (reg:HI 321 [ D.6787 ]))) lex.yy.c:847 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 321 [ D.6787 ])
        (nil)))
(insn 211 210 212 28 (set (reg:SI 381 [ D.6777 ])
        (zero_extend:SI (reg/v:QI 91 [ yy_c ]))) lex.yy.c:847 138 {*zero_extendqisi2}
     (nil))
(insn 212 211 213 28 (parallel [
            (set (reg:SI 382 [ D.6777 ])
                (plus:SI (reg:SI 380 [ D.6777 ])
                    (reg:SI 381 [ D.6777 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:847 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 213 212 214 28 (set (reg:DI 383 [ D.6777 ])
        (sign_extend:DI (reg:SI 382 [ D.6777 ]))) lex.yy.c:847 142 {*extendsidi2_rex64}
     (nil))
(insn 214 213 215 28 (set (reg:SI 384 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 383 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:847 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 383 [ D.6777 ])
        (expr_list:REG_DEAD (reg/f:DI 379)
            (nil))))
(insn 215 214 216 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (reg:SI 384 [ D.6777 ]))) lex.yy.c:847 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 384 [ D.6777 ])
        (nil)))
(jump_insn 216 215 217 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) lex.yy.c:847 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 234)
;;  succ:       31 [9.0%] 
;;              29 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381 382
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381 382

;; basic block 29, loop depth 5, count 0, freq 9100, maybe hot
;;  prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [91.0%]  (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u188(6){ }u189(7){ }u190(16){ }u191(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 87 118 386
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381
;; live  gen 	 17 [flags] 87 118 386
;; live  kill	
(note 217 216 219 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 219 217 220 29 (set (reg:DI 386 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:849 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 87 [ yy_current_state ])
        (nil)))
(insn 220 219 221 29 (set (reg:HI 118 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 386 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:849 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 386 [ yy_current_state ])
        (expr_list:REG_DEAD (reg/f:DI 385)
            (nil))))
(insn 221 220 222 29 (set (reg/v:SI 87 [ yy_current_state ])
        (sign_extend:SI (reg:HI 118 [ D.6786 ]))) lex.yy.c:849 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 118 [ D.6786 ])
        (nil)))
(debug_insn 222 221 224 29 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:849 -1
     (nil))
(insn 224 222 225 29 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 87 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:850 7 {*cmpsi_1}
     (nil))
(jump_insn 225 224 226 29 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) lex.yy.c:850 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 223)
;;  succ:       30 [50.0%]  (FALLTHRU)
;;              27 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316 381

;; basic block 30, loop depth 5, count 0, freq 4550, maybe hot
;;  prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       29 [50.0%]  (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u199(6){ }u200(7){ }u201(16){ }u202(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 381
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 381
;; lr  def 	 91 388
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 381
;; live  gen 	 91 388
;; live  kill	
(note 226 225 229 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 229 226 230 30 (set (reg:DI 388 [ D.6785 ])
        (zero_extend:DI (reg:SI 381 [ D.6777 ]))) lex.yy.c:851 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 381 [ D.6777 ])
        (nil)))
(insn 230 229 231 30 (set (reg/v:QI 91 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 388 [ D.6785 ])
                (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) lex.yy.c:851 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 388 [ D.6785 ])
        (expr_list:REG_DEAD (reg/f:DI 387)
            (nil))))
(debug_insn 231 230 234 30 (var_location:QI yy_c (reg/v:QI 91 [ yy_c ])) lex.yy.c:851 -1
     (nil))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 91 313 314 315 316

;; basic block 31, loop depth 4, count 0, freq 900, maybe hot
;;  prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [9.0%] 
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u208(6){ }u209(7){ }u210(16){ }u211(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 382
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 382
;; lr  def 	 17 [flags] 87 88 321 393 395
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 382
;; live  gen 	 17 [flags] 87 88 321 393 395
;; live  kill	 17 [flags]
(code_label 234 231 235 31 127 "" [1 uses])
(note 235 234 240 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 240 235 241 31 (set (reg:DI 393 [ D.6785 ])
        (zero_extend:DI (reg:SI 382 [ D.6777 ]))) lex.yy.c:853 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 382 [ D.6777 ])
        (nil)))
(insn 241 240 242 31 (set (reg/v:SI 87 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 393 [ D.6785 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:853 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 393 [ D.6785 ])
        (expr_list:REG_DEAD (reg/f:DI 389)
            (nil))))
(debug_insn 242 241 243 31 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:853 -1
     (nil))
(insn 243 242 244 31 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:854 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 244 243 246 31 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:854 -1
     (nil))
(insn 246 244 247 31 (set (reg:DI 395 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:856 142 {*extendsidi2_rex64}
     (nil))
(insn 247 246 248 31 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 395 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:856 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 394)
        (nil)))
(insn 248 247 249 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 321 [ D.6787 ])
            (const_int 190 [0xbe]))) lex.yy.c:856 6 {*cmphi_1}
     (nil))
(jump_insn 249 248 250 31 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 258)
            (pc))) lex.yy.c:856 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 258)
;;  succ:       33 [9.0%] 
;;              32 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 395
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 395

;; basic block 32, loop depth 4, count 0, freq 819, maybe hot
;;  prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31 [91.0%]  (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u226(6){ }u227(7){ }u228(16){ }u229(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 395
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 395
;; lr  def 	 320 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 395
;; live  gen 	 320 343
;; live  kill	
(note 250 249 251 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 251 250 254 32 (set (reg:QI 320 [ D.6789 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 MEM[base: yy_cp_82, offset: 0B]+0 S1 A8])) 93 {*movqi_internal}
     (nil))
(insn 254 251 258 32 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 395 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 396)
        (expr_list:REG_DEAD (reg:DI 395 [ yy_current_state ])
            (nil))))
;;  succ:       23 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343

;; basic block 33, loop depth 3, count 0, freq 81, maybe hot
;;  prev block 32, next block 35, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31 [9.0%] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u234(6){ }u235(7){ }u236(16){ }u237(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 315
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 258 254 259 33 129 "" [1 uses])
(note 259 258 260 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 260 259 261 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (nil)))
(jump_insn 261 260 262 33 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 264)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 264)
;;  succ:       36 [100.0%] 
;;              35 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 316
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 316

;; basic block 35, loop depth 3, count 0, freq 0, maybe hot
;;  prev block 33, next block 36, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       33 (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u240(6){ }u241(7){ }u242(16){ }u243(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 316
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 316
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 316
;; live  gen 	
;; live  kill	
(note 262 261 263 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 263 262 264 35 (set (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])
        (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (nil)))
;;  succ:       36 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314

;; basic block 36, loop depth 3, count 0, freq 0, maybe hot
;;  prev block 35, next block 38, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       35 [100.0%]  (FALLTHRU)
;;              33 [100.0%] 
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u245(6){ }u246(7){ }u247(16){ }u248(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 313
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 264 263 265 36 131 "" [1 uses])
(note 265 264 266 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 266 265 267 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (nil)))
(jump_insn 267 266 268 36 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 270)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 270)
;;  succ:       39 [100.0%] 
;;              38 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 314
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 314

;; basic block 38, loop depth 3, count 0, freq 0, maybe hot
;;  prev block 36, next block 39, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 (FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u251(6){ }u252(7){ }u253(16){ }u254(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 314
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 314
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 314
;; live  gen 	
;; live  kill	
(note 268 267 269 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 269 268 270 38 (set (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])
        (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (nil)))
;;  succ:       39 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89

;; basic block 39, loop depth 3, count 0, freq 81, maybe hot
;;  prev block 38, next block 40, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [100.0%]  (FALLTHRU)
;;              36 [100.0%] 
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u256(6){ }u257(7){ }u258(16){ }u259(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 186 399
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  gen 	 186 399
;; live  kill	
(code_label 270 269 271 39 132 "" [1 uses])
(note 271 270 273 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 273 271 274 39 (set (reg:DI 399 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 87 [ yy_current_state ])
        (nil)))
(insn 274 273 390 39 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 399 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 399 [ yy_current_state ])
        (expr_list:REG_DEAD (reg/f:DI 398)
            (nil))))
;;  succ:       41 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186

;; basic block 40, loop depth 4, count 0, freq 2, maybe hot
;;  prev block 39, next block 41, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       118 [98.0%] 
;;              58 [100.0%]  (FALLTHRU)
;;              173 [100.0%]  (FALLTHRU)
;;              181 [100.0%]  (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u263(6){ }u264(7){ }u265(16){ }u266(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  gen 	
;; live  kill	
(code_label 390 274 277 40 187 "" [1 uses])
(note 277 390 278 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
;;  succ:       41 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186

;; basic block 41, loop depth 4, count 0, freq 83, maybe hot
;;  prev block 40, next block 42, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       39 [100.0%]  (FALLTHRU)
;;              40 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u267(6){ }u268(7){ }u269(16){ }u270(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  gen 	 17 [flags] 90
;; live  kill	
(code_label 278 277 279 41 133 "" [0 uses])
(note 279 278 280 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 280 279 281 41 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) -1
     (nil))
(debug_insn 281 280 282 41 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
(debug_insn 282 281 283 41 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) -1
     (nil))
(insn 283 282 284 41 (set (reg/v:SI 90 [ yy_act ])
        (sign_extend:SI (reg:HI 186 [ D.6786 ]))) lex.yy.c:859 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 186 [ D.6786 ])
        (nil)))
(debug_insn 284 283 285 41 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:859 -1
     (nil))
(insn 285 284 286 41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 90 [ yy_act ])
            (const_int 0 [0]))) lex.yy.c:860 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 286 285 287 41 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) lex.yy.c:860 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 296)
;;  succ:       42 [50.0%]  (FALLTHRU)
;;              43 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90

;; basic block 42, loop depth 4, count 0, freq 42, maybe hot
;;  prev block 41, next block 43, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       41 [50.0%]  (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u277(6){ }u278(7){ }u279(16){ }u280(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 88 90 401 402
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89
;; live  gen 	 88 90 401 402
;; live  kill	
(note 287 286 288 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 288 287 289 42 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) lex.yy.c:862 89 {*movdi_internal}
     (nil))
(debug_insn 289 288 290 42 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:862 -1
     (nil))
(debug_insn 290 289 292 42 (var_location:SI yy_current_state (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:863 -1
     (nil))
(insn 292 290 293 42 (set (reg:SI 402 [ yy_last_accepting_state ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:864 90 {*movsi_internal}
     (nil))
(insn 293 292 294 42 (set (reg:DI 401 [ yy_last_accepting_state ])
        (sign_extend:DI (reg:SI 402 [ yy_last_accepting_state ]))) lex.yy.c:864 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 402 [ yy_last_accepting_state ])
        (nil)))
(insn 294 293 295 42 (set (reg/v:SI 90 [ yy_act ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 401 [ yy_last_accepting_state ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16]))) lex.yy.c:864 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 401 [ yy_last_accepting_state ])
        (expr_list:REG_DEAD (reg/f:DI 400)
            (nil))))
(debug_insn 295 294 296 42 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:864 -1
     (nil))
;;  succ:       43 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90

;; basic block 43, loop depth 4, count 0, freq 83, maybe hot
;;  prev block 42, next block 45, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       41 [50.0%] 
;;              42 [100.0%]  (FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u286(6){ }u287(7){ }u288(16){ }u289(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; lr  def 	 17 [flags] 126 403 404
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; live  gen 	 17 [flags] 126 403 404
;; live  kill	 17 [flags]
(code_label 296 295 297 43 134 "" [1 uses])
(note 297 296 298 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 298 297 299 43 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) -1
     (nil))
(debug_insn 299 298 300 43 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
(insn 300 299 301 43 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:867 89 {*movdi_internal}
     (nil))
(insn 301 300 302 43 (set (reg/f:DI 126 [ D.6788 ])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:867 89 {*movdi_internal}
     (nil))
(insn 302 301 303 43 (parallel [
            (set (reg:DI 403)
                (minus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (reg/v/f:DI 89 [ yy_cp ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:867 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 303 302 304 43 (set (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])
        (reg:DI 403)) lex.yy.c:867 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 403)
        (nil)))
(insn 304 303 305 43 (set (reg:QI 404 [ *yy_cp_6 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])) lex.yy.c:867 93 {*movqi_internal}
     (nil))
(insn 305 304 306 43 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 404 [ *yy_cp_6 ])) lex.yy.c:867 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 404 [ *yy_cp_6 ])
        (nil)))
(insn 306 305 307 43 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:867 93 {*movqi_internal}
     (nil))
(insn 307 306 308 43 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:867 89 {*movdi_internal}
     (nil))
(insn 308 307 309 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 90 [ yy_act ])
            (const_int 46 [0x2e]))) lex.yy.c:869 7 {*cmpsi_1}
     (nil))
(jump_insn 309 308 310 43 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 320)
            (pc))) lex.yy.c:869 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2800 (nil)))
 -> 320)
;;  succ:       45 [72.0%]  (FALLTHRU)
;;              48 [28.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126

;; basic block 45, loop depth 4, count 0, freq 60, maybe hot
;;  prev block 43, next block 46, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       43 [72.0%]  (FALLTHRU)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u303(6){ }u304(7){ }u305(16){ }u306(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags] 406
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  gen 	 17 [flags] 406
;; live  kill	
(note 310 309 312 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 312 310 313 45 (set (reg:DI 406 [ yy_act ])
        (sign_extend:DI (reg/v:SI 90 [ yy_act ]))) lex.yy.c:869 142 {*extendsidi2_rex64}
     (nil))
(insn 313 312 314 45 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/u:SI (plus:DI (mult:DI (reg:DI 406 [ yy_act ])
                        (const_int 4 [0x4]))
                    (symbol_ref:DI ("_ZL21yy_rule_can_match_eol") [flags 0x2]  <var_decl 0x7f88bc080750 yy_rule_can_match_eol>)) [2 yy_rule_can_match_eol S4 A32])
            (const_int 0 [0]))) lex.yy.c:869 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 406 [ yy_act ])
        (expr_list:REG_DEAD (reg/f:DI 405)
            (nil))))
(jump_insn 314 313 315 45 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) lex.yy.c:869 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 320)
;;  succ:       46 [50.0%]  (FALLTHRU)
;;              48 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126

;; basic block 46, loop depth 4, count 0, freq 30, maybe hot
;;  prev block 45, next block 48, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [50.0%]  (FALLTHRU)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u311(6){ }u312(7){ }u313(16){ }u314(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 307
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  gen 	 17 [flags] 307
;; live  kill	
(note 315 314 316 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 316 315 317 46 (var_location:DI yyl (const_int 0 [0])) -1
     (nil))
(insn 317 316 318 46 (set (reg:DI 307 [ D.6781 ])
        (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])) lex.yy.c:872 89 {*movdi_internal}
     (nil))
(insn 318 317 319 46 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 307 [ D.6781 ])
            (const_int 0 [0]))) lex.yy.c:872 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 319 318 320 46 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 324)
            (pc))) lex.yy.c:872 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 324)
;;  succ:       48 [9.0%]  (FALLTHRU)
;;              49 [91.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 307
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 307

;; basic block 48, loop depth 4, count 0, freq 83, maybe hot
;;  prev block 46, next block 49, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [50.0%] 
;;              52 [9.0%] 
;;              43 [28.0%] 
;;              46 [9.0%]  (FALLTHRU)
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u317(6){ }u318(7){ }u319(16){ }u320(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  gen 	
;; live  kill	
(code_label 320 319 321 48 135 "" [3 uses])
(note 321 320 324 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
;;  succ:       54 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126

;; basic block 49, loop depth 4, count 0, freq 27, maybe hot
;;  prev block 48, next block 50, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       46 [91.0%] 
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u321(6){ }u322(7){ }u323(16){ }u324(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 307
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 307
;; lr  def 	 17 [flags] 311 327
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 307
;; live  gen 	 311 327
;; live  kill	 17 [flags]
(code_label 324 321 325 49 136 "" [1 uses])
(note 325 324 1356 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1356 325 326 49 (var_location:DI D#21 (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) -1
     (nil))
(insn 326 1356 328 49 (set (reg:DI 311 [ ivtmp.210 ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 328 326 343 49 (parallel [
            (set (reg:DI 327 [ D.6796 ])
                (plus:DI (reg:DI 311 [ ivtmp.210 ])
                    (reg:DI 307 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 307 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       50 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327

;; basic block 50, loop depth 5, count 0, freq 303, maybe hot
;;  prev block 49, next block 51, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       49 [100.0%]  (FALLTHRU)
;;              53 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u328(6){ }u329(7){ }u330(16){ }u331(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 343 328 329 50 139 "" [0 uses])
(note 329 343 330 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(debug_insn 330 329 331 50 (var_location:DI yyl (minus:DI (reg:DI 311 [ ivtmp.210 ])
        (debug_expr:DI D#21))) -1
     (nil))
(insn 331 330 332 50 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg:DI 311 [ ivtmp.210 ]) [0 MEM[base: _324, offset: 0B]+0 S1 A8])
            (const_int 10 [0xa]))) lex.yy.c:873 5 {*cmpqi_1}
     (nil))
(jump_insn 332 331 333 50 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 335)
            (pc))) lex.yy.c:873 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 335)
;;  succ:       51 [28.0%]  (FALLTHRU)
;;              52 [72.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327

;; basic block 51, loop depth 5, count 0, freq 85, maybe hot
;;  prev block 50, next block 52, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       50 [28.0%]  (FALLTHRU)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u335(6){ }u336(7){ }u337(16){ }u338(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  gen 	
;; live  kill	 17 [flags]
(note 333 332 334 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 334 333 335 51 (parallel [
            (set (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
                (plus:SI (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:875 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       52 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327

;; basic block 52, loop depth 5, count 0, freq 303, maybe hot
;;  prev block 51, next block 53, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       50 [72.0%] 
;;              51 [100.0%]  (FALLTHRU)
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u339(6){ }u340(7){ }u341(16){ }u342(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; lr  def 	 17 [flags] 311
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  gen 	 17 [flags] 311
;; live  kill	 17 [flags]
(code_label 335 334 336 52 138 "" [1 uses])
(note 336 335 337 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 337 336 339 52 (var_location:DI D#19 (plus:DI (minus:DI (reg:DI 311 [ ivtmp.210 ])
            (debug_expr:DI D#21))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 339 337 340 52 (var_location:DI yyl (debug_expr:DI D#19)) -1
     (nil))
(insn 340 339 341 52 (parallel [
            (set (reg:DI 311 [ ivtmp.210 ])
                (plus:DI (reg:DI 311 [ ivtmp.210 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 341 340 342 52 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 311 [ ivtmp.210 ])
            (reg:DI 327 [ D.6796 ]))) lex.yy.c:872 8 {*cmpdi_1}
     (nil))
(jump_insn 342 341 346 52 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) lex.yy.c:872 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 320)
;;  succ:       48 [9.0%] 
;;              53 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327

;; basic block 53, loop depth 5, count 0, freq 276, maybe hot
;;  prev block 52, next block 54, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       52 [91.0%]  (FALLTHRU)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u348(6){ }u349(7){ }u350(16){ }u351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  gen 	
;; live  kill	
(note 346 342 347 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
;;  succ:       50 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126 311 327

;; basic block 54, loop depth 5, count 0, freq 84, maybe hot
;;  prev block 53, next block 55, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       48 [100.0%]  (FALLTHRU)
;;              171 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u352(6){ }u353(7){ }u354(16){ }u355(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 347 346 348 54 137 "" [0 uses])
(note 348 347 349 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(debug_insn 349 348 350 54 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) -1
     (nil))
(insn 350 349 351 54 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 90 [ yy_act ])
            (const_int 49 [0x31]))) lex.yy.c:881 7 {*cmpsi_1}
     (nil))
(jump_insn 351 350 1350 54 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 1218)
            (pc))) lex.yy.c:881 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 222 (nil)))
 -> 1218)
;;  succ:       174 [2.2%] 
;;              55 [97.8%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126

;; basic block 55, loop depth 5, count 0, freq 82, maybe hot
;;  prev block 54, next block 56, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       54 [97.8%]  (FALLTHRU)
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u359(6){ }u360(7){ }u361(16){ }u362(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 407 409
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  gen 	 407 409
;; live  kill	
(note 1350 351 352 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 352 1350 354 55 (set (reg:DI 407 [ yy_act ])
        (zero_extend:DI (reg/v:SI 90 [ yy_act ]))) lex.yy.c:881 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg/v:SI 90 [ yy_act ])
        (nil)))
(insn 354 352 355 55 (set (reg:DI 409)
        (mem/u/c:DI (plus:DI (ashift:DI (reg:DI 407 [ yy_act ])
                    (const_int 3 [0x3]))
                (label_ref:DI 357)) [0  S8 A8])) lex.yy.c:881 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 408)
        (expr_list:REG_DEAD (reg:DI 407 [ yy_act ])
            (nil))))
(jump_insn 355 354 360 55 (parallel [
            (set (pc)
                (reg:DI 409))
            (use (label_ref 357))
        ]) lex.yy.c:881 658 {*tablejump_1}
     (expr_list:REG_DEAD (reg:DI 409)
        (nil))
 -> 357)
;;  succ:       104 [2.3%] 
;;              58 [2.3%] 
;;              59 [2.3%] 
;;              57 [2.3%] 
;;              64 [2.3%] 
;;              60 [2.3%] 
;;              61 [2.3%] 
;;              62 [2.3%] 
;;              107 [2.3%] 
;;              63 [2.3%] 
;;              106 [2.3%] 
;;              105 [2.3%] 
;;              66 [2.3%] 
;;              69 [2.3%] 
;;              74 [2.3%] 
;;              76 [2.3%] 
;;              78 [2.3%] 
;;              79 [2.3%] 
;;              80 [2.3%] 
;;              175 [2.3%] 
;;              176 [2.3%] 
;;              56 [2.3%] 
;;              82 [2.3%] 
;;              83 [2.3%] 
;;              84 [2.3%] 
;;              85 [2.3%] 
;;              86 [2.3%] 
;;              87 [2.3%] 
;;              88 [2.3%] 
;;              89 [2.3%] 
;;              90 [2.3%] 
;;              91 [2.3%] 
;;              92 [2.3%] 
;;              93 [2.3%] 
;;              94 [2.3%] 
;;              95 [2.3%] 
;;              96 [2.3%] 
;;              97 [2.3%] 
;;              98 [2.3%] 
;;              99 [2.3%] 
;;              100 [2.3%] 
;;              101 [2.3%] 
;;              102 [2.3%] 
;;              103 [2.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126

;; basic block 56, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 55, next block 57, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u367(6){ }u368(7){ }u369(16){ }u370(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 360 355 361 56 158 "" [1 uses])
(note 361 360 44 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 44 361 364 56 (set (reg:SI 92 [ D.6777 ])
        (const_int 278 [0x116])) mycc.l:77 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 57, loop depth 2, count 0, freq 2, maybe hot
;;  prev block 56, next block 58, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u371(6){ }u372(7){ }u373(16){ }u374(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87 88 320 321 342 343 411
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87 88 320 321 342 343 411
;; live  kill	
(code_label 364 44 365 57 144 "" [5 uses])
(note 365 364 366 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 366 365 367 57 (set (reg:QI 320 [ D.6789 ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) 93 {*movqi_internal}
     (nil))
(insn 367 366 369 57 (set (reg:SI 342 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 369 367 370 57 (set (reg:DI 411 [ D.6777 ])
        (sign_extend:DI (reg:SI 342 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 370 369 373 57 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 411 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 410)
        (nil)))
(insn 373 370 374 57 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 411 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 412)
        (expr_list:REG_DEAD (reg:DI 411 [ D.6777 ])
            (nil))))
(insn 374 373 375 57 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 375 374 379 57 (set (reg/v:SI 87 [ yy_current_state ])
        (reg:SI 342 [ D.6777 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 342 [ D.6777 ])
        (nil)))
;;  succ:       20 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343

;; basic block 58, loop depth 4, count 0, freq 2, maybe hot
;;  prev block 57, next block 59, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u382(6){ }u383(7){ }u384(16){ }u385(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 88 186 414 416 417
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; live  gen 	 88 186 414 416 417
;; live  kill	
(code_label 379 375 380 58 141 "" [1 uses])
(note 380 379 381 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 381 380 382 58 (set (reg:QI 414 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:885 93 {*movqi_internal}
     (nil))
(insn 382 381 383 58 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (reg:QI 414 [ yy_hold_char ])) lex.yy.c:885 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 414 [ yy_hold_char ])
        (expr_list:REG_DEAD (reg/v/f:DI 88 [ yy_cp ])
            (nil))))
(insn 383 382 384 58 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) lex.yy.c:886 89 {*movdi_internal}
     (nil))
(debug_insn 384 383 385 58 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:886 -1
     (nil))
(debug_insn 385 384 387 58 (var_location:SI yy_current_state (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:887 -1
     (nil))
(insn 387 385 388 58 (set (reg:SI 417 [ yy_last_accepting_state ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 388 387 389 58 (set (reg:DI 416 [ yy_last_accepting_state ])
        (sign_extend:DI (reg:SI 417 [ yy_last_accepting_state ]))) 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 417 [ yy_last_accepting_state ])
        (nil)))
(insn 389 388 393 58 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 416 [ yy_last_accepting_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 416 [ yy_last_accepting_state ])
        (expr_list:REG_DEAD (reg/f:DI 415)
            (nil))))
;;  succ:       40 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186

;; basic block 59, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 58, next block 60, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u392(6){ }u393(7){ }u394(16){ }u395(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 321 341 343
;; live  kill	
(code_label 393 389 394 59 143 "" [1 uses])
(note 394 393 395 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 395 394 4 59 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 5 [0x5])) mycc.l:43 90 {*movsi_internal}
     (nil))
(insn 4 395 5 59 (set (reg:HI 321 [ D.6787 ])
        (const_int 40 [0x28])) mycc.l:44 92 {*movhi_internal}
     (nil))
(insn 5 4 6 59 (set (reg:HI 343 [ D.6786 ])
        (const_int 2 [0x2])) mycc.l:44 92 {*movhi_internal}
     (nil))
(insn 6 5 399 59 (set (reg:SI 341 [ D.6777 ])
        (const_int 5 [0x5])) mycc.l:44 90 {*movsi_internal}
     (nil))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

;; basic block 60, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 59, next block 61, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u396(6){ }u397(7){ }u398(16){ }u399(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 321 341 343 419
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 321 341 343 419
;; live  kill	 17 [flags]
(code_label 399 6 400 60 145 "" [1 uses])
(note 400 399 401 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 401 400 402 60 (parallel [
            (set (mem/c:SI (symbol_ref:DI ("_ZL8line_num") [flags 0x2]  <var_decl 0x7f88bc119b40 line_num>) [2 line_num+0 S4 A32])
                (plus:SI (mem/c:SI (symbol_ref:DI ("_ZL8line_num") [flags 0x2]  <var_decl 0x7f88bc119b40 line_num>) [2 line_num+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mycc.l:46 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 402 401 404 60 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 404 402 405 60 (set (reg:DI 419 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 405 404 408 60 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 419 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 418)
        (nil)))
(insn 408 405 411 60 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 419 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 420)
        (expr_list:REG_DEAD (reg:DI 419 [ D.6777 ])
            (nil))))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

;; basic block 61, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 60, next block 62, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u406(6){ }u407(7){ }u408(16){ }u409(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 321 341 343
;; live  kill	
(code_label 411 408 412 61 146 "" [1 uses])
(note 412 411 413 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 413 412 7 61 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 1 [0x1])) mycc.l:47 90 {*movsi_internal}
     (nil))
(insn 7 413 8 61 (set (reg:HI 321 [ D.6787 ])
        (const_int 0 [0])) mycc.l:48 92 {*movhi_internal}
     (nil))
(insn 8 7 9 61 (set (reg:HI 343 [ D.6786 ])
        (const_int 0 [0])) mycc.l:48 92 {*movhi_internal}
     (nil))
(insn 9 8 416 61 (set (reg:SI 341 [ D.6777 ])
        (const_int 1 [0x1])) mycc.l:48 90 {*movsi_internal}
     (nil))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

;; basic block 62, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 61, next block 63, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u410(6){ }u411(7){ }u412(16){ }u413(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 321 341 343
;; live  kill	
(code_label 416 9 417 62 147 "" [1 uses])
(note 417 416 418 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 418 417 10 62 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 3 [0x3])) mycc.l:49 90 {*movsi_internal}
     (nil))
(insn 10 418 11 62 (set (reg:HI 321 [ D.6787 ])
        (const_int 37 [0x25])) mycc.l:50 92 {*movhi_internal}
     (nil))
(insn 11 10 12 62 (set (reg:HI 343 [ D.6786 ])
        (const_int 7 [0x7])) mycc.l:50 92 {*movhi_internal}
     (nil))
(insn 12 11 421 62 (set (reg:SI 341 [ D.6777 ])
        (const_int 3 [0x3])) mycc.l:50 90 {*movsi_internal}
     (nil))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

;; basic block 63, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 62, next block 64, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u414(6){ }u415(7){ }u416(16){ }u417(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 136 137 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 136 137 321 341 343
;; live  kill	
(code_label 421 12 422 63 148 "" [1 uses])
(note 422 421 423 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 423 422 424 63 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC14") [flags 0x2]  <var_decl 0x7f88bbbf2750 *.LC14>)) mycc.l:52 89 {*movdi_internal}
     (nil))
(insn 424 423 425 63 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:52 89 {*movdi_internal}
     (nil))
(call_insn 425 424 426 63 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f88bbf7aca8 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) mycc.l:52 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f88bbf7aca8 fopen>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 426 425 427 63 (set (reg/f:DI 136 [ D.6778 ])
        (reg:DI 0 ax)) mycc.l:52 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 427 426 428 63 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 136 [ D.6778 ])) mycc.l:52 89 {*movdi_internal}
     (nil))
(insn 428 427 429 63 (set (reg:SI 4 si)
        (const_int 16384 [0x4000])) mycc.l:53 90 {*movsi_internal}
     (nil))
(insn 429 428 430 63 (set (reg:DI 5 di)
        (reg/f:DI 136 [ D.6778 ])) mycc.l:53 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 136 [ D.6778 ])
        (nil)))
(call_insn 430 429 431 63 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>) [0 yy_create_buffer S1 A8])
            (const_int 0 [0]))) mycc.l:53 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 431 430 432 63 (set (reg/f:DI 137 [ D.6782 ])
        (reg:DI 0 ax)) mycc.l:53 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 432 431 433 63 (set (reg:DI 5 di)
        (reg/f:DI 137 [ D.6782 ])) mycc.l:53 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 137 [ D.6782 ])
        (nil)))
(call_insn 433 432 434 63 (call (mem:QI (symbol_ref:DI ("_Z19yypush_buffer_stateP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c5e8 yypush_buffer_state>) [0 yypush_buffer_state S1 A8])
        (const_int 0 [0])) mycc.l:53 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z19yypush_buffer_stateP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c5e8 yypush_buffer_state>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 434 433 13 63 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 1 [0x1])) mycc.l:54 90 {*movsi_internal}
     (nil))
(insn 13 434 14 63 (set (reg:HI 321 [ D.6787 ])
        (const_int 0 [0])) mycc.l:56 92 {*movhi_internal}
     (nil))
(insn 14 13 15 63 (set (reg:HI 343 [ D.6786 ])
        (const_int 0 [0])) mycc.l:56 92 {*movhi_internal}
     (nil))
(insn 15 14 437 63 (set (reg:SI 341 [ D.6777 ])
        (const_int 1 [0x1])) mycc.l:56 90 {*movsi_internal}
     (nil))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

;; basic block 64, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 63, next block 65, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u431(6){ }u432(7){ }u433(16){ }u434(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 168
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 168
;; live  kill	
(code_label 437 15 438 64 185 "" [3 uses])
(note 438 437 439 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(call_insn 439 438 440 64 (call (mem:QI (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>) [0 yypop_buffer_state S1 A8])
        (const_int 0 [0])) mycc.l:58 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 440 439 441 64 (set (reg/f:DI 168 [ D.6780 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) mycc.l:60 89 {*movdi_internal}
     (nil))
(insn 441 440 442 64 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 168 [ D.6780 ])
            (const_int 0 [0]))) mycc.l:60 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 442 441 443 64 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1334)
            (pc))) mycc.l:60 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 200 (nil)))
 -> 1334)
;;  succ:       177 [2.0%] 
;;              65 [98.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168

;; basic block 65, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 64, next block 66, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       64 [98.0%]  (FALLTHRU)
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u438(6){ }u439(7){ }u440(16){ }u441(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  def 	 17 [flags] 422
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; live  gen 	 17 [flags] 422
;; live  kill	
(note 443 442 444 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 444 443 445 65 (set (reg:DI 422 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) mycc.l:60 89 {*movdi_internal}
     (nil))
(insn 445 444 446 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:DI (plus:DI (mult:DI (reg:DI 422 [ yy_buffer_stack_top ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 168 [ D.6780 ])) [1 *_224+0 S8 A64])
            (const_int 0 [0]))) mycc.l:60 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 422 [ yy_buffer_stack_top ])
        (expr_list:REG_DEAD (reg/f:DI 168 [ D.6780 ])
            (nil))))
(jump_insn 446 445 451 65 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1338)
            (pc))) mycc.l:60 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 200 (nil)))
 -> 1338)
;;  succ:       178 [2.0%] 
;;              17 [98.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 66, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 65, next block 67, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u445(6){ }u446(7){ }u447(16){ }u448(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 198
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 198
;; live  kill	
(code_label 451 446 452 66 149 "" [1 uses])
(note 452 451 453 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 453 452 454 66 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:109 89 {*movdi_internal}
     (nil))
(call_insn 454 453 455 66 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z6lookupPKc") [flags 0x41]  <function_decl 0x7f88bc12e798 lookup>) [0 lookup S1 A8])
            (const_int 0 [0]))) mycc.l:109 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z6lookupPKc") [flags 0x41]  <function_decl 0x7f88bc12e798 lookup>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 455 454 456 66 (set (reg/f:DI 198 [ D.6792 ])
        (reg:DI 0 ax)) mycc.l:109 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 456 455 457 66 (set (mem/f/c:DI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.sym+0 S8 A64])
        (reg/f:DI 198 [ D.6792 ])) mycc.l:109 89 {*movdi_internal}
     (nil))
(insn 457 456 458 66 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 198 [ D.6792 ])
            (const_int 0 [0]))) mycc.l:111 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 458 457 459 66 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 469)
            (pc))) mycc.l:111 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8987 (nil)))
 -> 469)
;;  succ:       67 [10.1%]  (FALLTHRU)
;;              68 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198

;; basic block 67, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 66, next block 68, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       66 [10.1%]  (FALLTHRU)
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u455(6){ }u456(7){ }u457(16){ }u458(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 198 200 423
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 198 200 423
;; live  kill	 17 [flags]
(note 459 458 460 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 460 459 461 67 (set (reg:SI 4 si)
        (const_int 258 [0x102])) mycc.l:113 90 {*movsi_internal}
     (nil))
(insn 461 460 462 67 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:113 89 {*movdi_internal}
     (nil))
(call_insn 462 461 463 67 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z6insertPKci") [flags 0x41]  <function_decl 0x7f88bc12e870 insert>) [0 insert S1 A8])
            (const_int 0 [0]))) mycc.l:113 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z6insertPKci") [flags 0x41]  <function_decl 0x7f88bc12e870 insert>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 463 462 464 67 (set (reg/f:DI 198 [ D.6792 ])
        (reg:DI 0 ax)) mycc.l:113 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 464 463 465 67 (set (mem/f/c:DI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.sym+0 S8 A64])
        (reg/f:DI 198 [ D.6792 ])) mycc.l:113 89 {*movdi_internal}
     (nil))
(insn 465 464 466 67 (set (reg:SI 200 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8localvar") [flags 0x2]  <var_decl 0x7f88bc119ab0 localvar>) [2 localvar+0 S4 A32])) mycc.l:114 90 {*movsi_internal}
     (nil))
(insn 466 465 467 67 (parallel [
            (set (reg:SI 423)
                (plus:SI (reg:SI 200 [ D.6777 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mycc.l:114 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 467 466 468 67 (set (mem/c:SI (symbol_ref:DI ("_ZL8localvar") [flags 0x2]  <var_decl 0x7f88bc119ab0 localvar>) [2 localvar+0 S4 A32])
        (reg:SI 423)) mycc.l:114 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 423)
        (nil)))
(insn 468 467 469 67 (set (mem:SI (plus:DI (reg/f:DI 198 [ D.6792 ])
                (const_int 12 [0xc])) [2 _284->localvar+0 S4 A32])
        (reg:SI 200 [ D.6777 ])) mycc.l:114 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 200 [ D.6777 ])
        (nil)))
;;  succ:       68 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198

;; basic block 68, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 67, next block 69, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       66 [89.9%] 
;;              67 [100.0%]  (FALLTHRU)
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u468(6){ }u469(7){ }u470(16){ }u471(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  gen 	 92
;; live  kill	
(code_label 469 468 470 68 190 "" [1 uses])
(note 470 469 471 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 471 470 474 68 (set (reg:SI 92 [ D.6777 ])
        (mem:SI (plus:DI (reg/f:DI 198 [ D.6792 ])
                (const_int 8 [0x8])) [2 _991->token+0 S4 A64])) mycc.l:117 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 198 [ D.6792 ])
        (nil)))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 69, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 68, next block 70, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u473(6){ }u474(7){ }u475(16){ }u476(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 202
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 202
;; live  kill	
(code_label 474 471 475 69 150 "" [1 uses])
(note 475 474 476 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 476 475 477 69 (set (reg:DI 1 dx)
        (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>)) mycc.l:137 89 {*movdi_internal}
     (nil))
(insn 477 476 478 69 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC15") [flags 0x2]  <var_decl 0x7f88bbbf27e0 *.LC15>)) mycc.l:137 89 {*movdi_internal}
     (nil))
(insn 478 477 479 69 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:137 89 {*movdi_internal}
     (nil))
(insn 479 478 480 69 (set (reg:QI 0 ax)
        (const_int 0 [0])) mycc.l:137 93 {*movqi_internal}
     (nil))
(call_insn 480 479 482 69 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) mycc.l:137 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 482 480 483 69 (set (reg:SI 202 [ D.6785 ])
        (mem/c:SI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.num+0 S4 A64])) mycc.l:139 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 424)
        (nil)))
(insn 483 482 484 69 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 202 [ D.6785 ])
            (const_int 127 [0x7f]))) mycc.l:139 7 {*cmpsi_1}
     (nil))
(jump_insn 484 483 508 69 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 488)
            (pc))) mycc.l:139 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 6100 (nil)))
 -> 488)
;;  succ:       70 [39.0%]  (FALLTHRU)
;;              71 [61.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202

;; basic block 70, loop depth 0, count 0, freq 3, maybe hot
;;  prev block 69, next block 71, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       69 [39.0%]  (FALLTHRU)
;;              74 [39.0%] 
;;              76 [39.0%] 
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u485(6){ }u486(7){ }u487(16){ }u488(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 508 484 485 70 193 "" [2 uses])
(note 485 508 37 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 37 485 488 70 (set (reg:SI 92 [ D.6777 ])
        (const_int 259 [0x103])) mycc.l:140 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 71, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 70, next block 72, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       69 [61.0%] 
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u489(6){ }u490(7){ }u491(16){ }u492(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 488 37 489 71 191 "" [1 uses])
(note 489 488 490 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 490 489 491 71 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 202 [ D.6785 ])
            (const_int 32367 [0x7e6f]))) mycc.l:142 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 202 [ D.6785 ])
        (nil)))
(jump_insn 491 490 512 71 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) mycc.l:142 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 6100 (nil)))
 -> 495)
;;  succ:       72 [39.0%]  (FALLTHRU)
;;              73 [61.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 72, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 71, next block 73, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       71 [39.0%]  (FALLTHRU)
;;              75 [39.0%] 
;;              77 [39.0%] 
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u495(6){ }u496(7){ }u497(16){ }u498(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 512 491 492 72 194 "" [2 uses])
(note 492 512 36 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 36 492 495 72 (set (reg:SI 92 [ D.6777 ])
        (const_int 260 [0x104])) mycc.l:143 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 73, loop depth 0, count 0, freq 3, maybe hot
;;  prev block 72, next block 74, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       71 [61.0%] 
;;              75 [61.0%]  (FALLTHRU)
;;              77 [61.0%]  (FALLTHRU)
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u499(6){ }u500(7){ }u501(16){ }u502(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 495 36 496 73 192 "" [1 uses])
(note 496 495 35 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 35 496 499 73 (set (reg:SI 92 [ D.6777 ])
        (const_int 261 [0x105])) mycc.l:145 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 74, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 73, next block 75, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u503(6){ }u504(7){ }u505(16){ }u506(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 203
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 203
;; live  kill	
(code_label 499 35 500 74 151 "" [1 uses])
(note 500 499 501 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 501 500 502 74 (set (reg:DI 1 dx)
        (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>)) mycc.l:151 89 {*movdi_internal}
     (nil))
(insn 502 501 503 74 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC16") [flags 0x2]  <var_decl 0x7f88bbbf2870 *.LC16>)) mycc.l:151 89 {*movdi_internal}
     (nil))
(insn 503 502 504 74 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:151 89 {*movdi_internal}
     (nil))
(insn 504 503 505 74 (set (reg:QI 0 ax)
        (const_int 0 [0])) mycc.l:151 93 {*movqi_internal}
     (nil))
(call_insn 505 504 507 74 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) mycc.l:151 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 507 505 509 74 (set (reg:SI 203 [ D.6785 ])
        (mem/c:SI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.num+0 S4 A64])) mycc.l:153 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 425)
        (nil)))
(insn 509 507 510 74 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 203 [ D.6785 ])
            (const_int 127 [0x7f]))) mycc.l:153 7 {*cmpsi_1}
     (nil))
(jump_insn 510 509 511 74 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 508)
            (pc))) mycc.l:153 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 508)
;;  succ:       70 [39.0%] 
;;              75 [61.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203

;; basic block 75, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 74, next block 76, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       74 [61.0%]  (FALLTHRU)
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u515(6){ }u516(7){ }u517(16){ }u518(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; live  gen 	 17 [flags]
;; live  kill	
(note 511 510 513 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 513 511 514 75 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 203 [ D.6785 ])
            (const_int 32367 [0x7e6f]))) mycc.l:156 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 203 [ D.6785 ])
        (nil)))
(jump_insn 514 513 518 75 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 512)
            (pc))) mycc.l:156 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 512)
;;  succ:       72 [39.0%] 
;;              73 [61.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 76, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 75, next block 77, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u521(6){ }u522(7){ }u523(16){ }u524(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 204
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 204
;; live  kill	
(code_label 518 514 519 76 152 "" [1 uses])
(note 519 518 520 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 520 519 521 76 (set (reg:DI 1 dx)
        (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>)) mycc.l:123 89 {*movdi_internal}
     (nil))
(insn 521 520 522 76 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC17") [flags 0x2]  <var_decl 0x7f88bbbf2900 *.LC17>)) mycc.l:123 89 {*movdi_internal}
     (nil))
(insn 522 521 523 76 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:123 89 {*movdi_internal}
     (nil))
(insn 523 522 524 76 (set (reg:QI 0 ax)
        (const_int 0 [0])) mycc.l:123 93 {*movqi_internal}
     (nil))
(call_insn 524 523 526 76 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) mycc.l:123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 526 524 527 76 (set (reg:SI 204 [ D.6785 ])
        (mem/c:SI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.num+0 S4 A64])) mycc.l:125 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 426)
        (nil)))
(insn 527 526 528 76 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 204 [ D.6785 ])
            (const_int 127 [0x7f]))) mycc.l:125 7 {*cmpsi_1}
     (nil))
(jump_insn 528 527 529 76 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 508)
            (pc))) mycc.l:125 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 508)
;;  succ:       70 [39.0%] 
;;              77 [61.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204

;; basic block 77, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 76, next block 78, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       76 [61.0%]  (FALLTHRU)
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u533(6){ }u534(7){ }u535(16){ }u536(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; live  gen 	 17 [flags]
;; live  kill	
(note 529 528 530 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 530 529 531 77 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 204 [ D.6785 ])
            (const_int 32367 [0x7e6f]))) mycc.l:128 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 204 [ D.6785 ])
        (nil)))
(jump_insn 531 530 535 77 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 512)
            (pc))) mycc.l:128 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 512)
;;  succ:       72 [39.0%] 
;;              73 [61.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 78, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 77, next block 79, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u539(6){ }u540(7){ }u541(16){ }u542(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 427 428 429 431
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 92 427 428 429 431
;; live  kill	 17 [flags]
(code_label 535 531 536 78 153 "" [1 uses])
(note 536 535 537 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 537 536 538 78 (parallel [
            (set (reg/f:DI 427)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -9 [0xfffffffffffffff7])))
            (clobber (reg:CC 17 flags))
        ]) mycc.l:167 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 538 537 539 78 (set (reg/f:DI 429 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:167 89 {*movdi_internal}
     (nil))
(insn 539 538 540 78 (parallel [
            (set (reg/f:DI 428 [ D.6791 ])
                (plus:DI (reg/f:DI 429 [ yytext ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mycc.l:167 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 429 [ yytext ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
                    (const_int 1 [0x1]))
                (nil)))))
(insn 540 539 541 78 (set (reg:DI 1 dx)
        (reg/f:DI 427)) mycc.l:167 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 427)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -9 [0xfffffffffffffff7]))
            (nil))))
(insn 541 540 542 78 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x7f88bbbf2990 *.LC18>)) mycc.l:167 89 {*movdi_internal}
     (nil))
(insn 542 541 543 78 (set (reg:DI 5 di)
        (reg/f:DI 428 [ D.6791 ])) mycc.l:167 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 428 [ D.6791 ])
        (nil)))
(insn 543 542 544 78 (set (reg:QI 0 ax)
        (const_int 0 [0])) mycc.l:167 93 {*movqi_internal}
     (nil))
(call_insn 544 543 546 78 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) mycc.l:167 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 546 544 547 78 (set (reg:SI 431 [ c ])
        (sign_extend:SI (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                    (const_int -9 [0xfffffffffffffff7])) [0 c+0 S1 A8]))) mycc.l:168 148 {extendqisi2}
     (nil))
(insn 547 546 548 78 (set (mem/c:SI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.num+0 S4 A64])
        (reg:SI 431 [ c ])) mycc.l:168 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 431 [ c ])
        (expr_list:REG_DEAD (reg/f:DI 430)
            (nil))))
(debug_insn 548 547 39 78 (var_location:QI c (clobber (const_int 0 [0]))) mycc.l:72 -1
     (nil))
(insn 39 548 551 78 (set (reg:SI 92 [ D.6777 ])
        (const_int 259 [0x103])) mycc.l:72 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 79, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 78, next block 80, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u556(6){ }u557(7){ }u558(16){ }u559(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 92
;; live  kill	
(code_label 551 39 552 79 154 "" [1 uses])
(note 552 551 553 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 553 552 554 79 (set (reg:DI 1 dx)
        (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>)) mycc.l:176 89 {*movdi_internal}
     (nil))
(insn 554 553 555 79 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC19") [flags 0x2]  <var_decl 0x7f88bbbf2a20 *.LC19>)) mycc.l:176 89 {*movdi_internal}
     (nil))
(insn 555 554 556 79 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:176 89 {*movdi_internal}
     (nil))
(insn 556 555 557 79 (set (reg:QI 0 ax)
        (const_int 0 [0])) mycc.l:176 93 {*movqi_internal}
     (nil))
(call_insn 557 556 40 79 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) mycc.l:176 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 40 557 560 79 (set (reg:SI 92 [ D.6777 ])
        (const_int 262 [0x106])) mycc.l:73 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 80, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 79, next block 81, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u565(6){ }u566(7){ }u567(16){ }u568(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 176 432 433
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 176 432 433
;; live  kill	 17 [flags]
(code_label 560 40 561 80 155 "" [1 uses])
(note 561 560 562 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 562 561 563 80 (set (reg:DI 176 [ D.6781 ])
        (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])) mycc.l:184 89 {*movdi_internal}
     (nil))
(insn 563 562 564 80 (parallel [
            (set (reg:DI 432 [ D.6781 ])
                (plus:DI (reg:DI 176 [ D.6781 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) mycc.l:184 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 564 563 565 80 (set (reg:DI 5 di)
        (reg:DI 432 [ D.6781 ])) mycc.l:184 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 432 [ D.6781 ])
        (nil)))
(call_insn 565 564 566 80 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) mycc.l:184 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 566 565 568 80 (set (reg/f:DI 433)
        (reg:DI 0 ax)) mycc.l:184 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 433)
            (nil))))
(insn 568 566 569 80 (set (mem/f/c:DI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.str+0 S8 A64])
        (reg/f:DI 433)) mycc.l:184 89 {*movdi_internal}
     (nil))
(insn 569 568 570 80 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 433)
            (const_int 0 [0]))) mycc.l:186 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 570 569 571 80 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1342)
            (pc))) mycc.l:186 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2165 (nil)))
 -> 1342)
;;  succ:       81 [78.3%]  (FALLTHRU)
;;              179 [21.6%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433

;; basic block 81, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 80, next block 82, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       80 [78.3%]  (FALLTHRU)
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u578(6){ }u579(7){ }u580(16){ }u581(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 434 435
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
;; live  gen 	 0 [ax] 4 [si] 5 [di] 92 434 435
;; live  kill	 17 [flags]
(note 571 570 572 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(debug_insn 572 571 573 81 (var_location:DI __dest (reg/f:DI 433)) mycc.l:188 -1
     (nil))
(debug_insn 573 572 574 81 (var_location:DI __src (plus:DI (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (const_int 1 [0x1]))) mycc.l:188 -1
     (nil))
(insn 574 573 575 81 (set (reg/f:DI 435 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/string3.h:110 89 {*movdi_internal}
     (nil))
(insn 575 574 576 81 (parallel [
            (set (reg/f:DI 434 [ D.6791 ])
                (plus:DI (reg/f:DI 435 [ yytext ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/string3.h:110 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 435 [ yytext ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
                    (const_int 1 [0x1]))
                (nil)))))
(insn 576 575 577 81 (set (reg:DI 4 si)
        (reg/f:DI 434 [ D.6791 ])) /usr/include/x86_64-linux-gnu/bits/string3.h:110 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 434 [ D.6791 ])
        (nil)))
(insn 577 576 578 81 (set (reg:DI 5 di)
        (reg/f:DI 433)) /usr/include/x86_64-linux-gnu/bits/string3.h:110 89 {*movdi_internal}
     (nil))
(call_insn 578 577 579 81 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7f88bc2f4510 __builtin_strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/string3.h:110 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7f88bc2f4510 __builtin_strcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(debug_insn 579 578 580 81 (var_location:DI __dest (clobber (const_int 0 [0]))) mycc.l:188 -1
     (nil))
(debug_insn 580 579 581 81 (var_location:DI __src (clobber (const_int 0 [0]))) mycc.l:188 -1
     (nil))
(insn 581 580 41 81 (set (mem:QI (plus:DI (plus:DI (reg/f:DI 433)
                    (reg:DI 176 [ D.6781 ]))
                (const_int -2 [0xfffffffffffffffe])) [0 *_301+0 S1 A8])
        (const_int 0 [0])) mycc.l:189 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 433)
        (expr_list:REG_DEAD (reg:DI 176 [ D.6781 ])
            (nil))))
(insn 41 581 584 81 (set (reg:SI 92 [ D.6777 ])
        (const_int 263 [0x107])) mycc.l:74 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 82, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 81, next block 83, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u591(6){ }u592(7){ }u593(16){ }u594(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 584 41 585 82 159 "" [1 uses])
(note 585 584 45 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 45 585 588 82 (set (reg:SI 92 [ D.6777 ])
        (const_int 279 [0x117])) mycc.l:78 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 83, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 82, next block 84, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u595(6){ }u596(7){ }u597(16){ }u598(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 588 45 589 83 160 "" [1 uses])
(note 589 588 46 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 46 589 592 83 (set (reg:SI 92 [ D.6777 ])
        (const_int 280 [0x118])) mycc.l:79 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 84, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 83, next block 85, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u599(6){ }u600(7){ }u601(16){ }u602(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 592 46 593 84 161 "" [1 uses])
(note 593 592 47 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 47 593 596 84 (set (reg:SI 92 [ D.6777 ])
        (const_int 281 [0x119])) mycc.l:80 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 85, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 84, next block 86, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u603(6){ }u604(7){ }u605(16){ }u606(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 596 47 597 85 162 "" [1 uses])
(note 597 596 48 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 48 597 600 85 (set (reg:SI 92 [ D.6777 ])
        (const_int 282 [0x11a])) mycc.l:81 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 86, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 85, next block 87, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u607(6){ }u608(7){ }u609(16){ }u610(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 600 48 601 86 163 "" [1 uses])
(note 601 600 49 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 49 601 604 86 (set (reg:SI 92 [ D.6777 ])
        (const_int 283 [0x11b])) mycc.l:82 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 87, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 86, next block 88, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u611(6){ }u612(7){ }u613(16){ }u614(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 604 49 605 87 164 "" [1 uses])
(note 605 604 50 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(insn 50 605 608 87 (set (reg:SI 92 [ D.6777 ])
        (const_int 284 [0x11c])) mycc.l:83 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 88, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 87, next block 89, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u615(6){ }u616(7){ }u617(16){ }u618(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 608 50 609 88 165 "" [1 uses])
(note 609 608 51 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(insn 51 609 612 88 (set (reg:SI 92 [ D.6777 ])
        (const_int 285 [0x11d])) mycc.l:84 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 89, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 88, next block 90, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u619(6){ }u620(7){ }u621(16){ }u622(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 612 51 613 89 166 "" [1 uses])
(note 613 612 52 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 52 613 616 89 (set (reg:SI 92 [ D.6777 ])
        (const_int 286 [0x11e])) mycc.l:85 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 90, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 89, next block 91, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u623(6){ }u624(7){ }u625(16){ }u626(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 616 52 617 90 167 "" [1 uses])
(note 617 616 53 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(insn 53 617 620 90 (set (reg:SI 92 [ D.6777 ])
        (const_int 287 [0x11f])) mycc.l:86 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 91, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 90, next block 92, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u627(6){ }u628(7){ }u629(16){ }u630(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 620 53 621 91 168 "" [1 uses])
(note 621 620 54 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(insn 54 621 624 91 (set (reg:SI 92 [ D.6777 ])
        (const_int 288 [0x120])) mycc.l:87 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 92, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 91, next block 93, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u631(6){ }u632(7){ }u633(16){ }u634(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 624 54 625 92 169 "" [1 uses])
(note 625 624 55 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 55 625 628 92 (set (reg:SI 92 [ D.6777 ])
        (const_int 289 [0x121])) mycc.l:88 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 93, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 92, next block 94, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u635(6){ }u636(7){ }u637(16){ }u638(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 628 55 629 93 170 "" [1 uses])
(note 629 628 56 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 56 629 632 93 (set (reg:SI 92 [ D.6777 ])
        (const_int 290 [0x122])) mycc.l:89 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 94, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 93, next block 95, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u639(6){ }u640(7){ }u641(16){ }u642(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 632 56 633 94 171 "" [1 uses])
(note 633 632 57 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(insn 57 633 636 94 (set (reg:SI 92 [ D.6777 ])
        (const_int 291 [0x123])) mycc.l:90 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 95, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 94, next block 96, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u643(6){ }u644(7){ }u645(16){ }u646(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 636 57 637 95 172 "" [1 uses])
(note 637 636 58 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 58 637 640 95 (set (reg:SI 92 [ D.6777 ])
        (const_int 292 [0x124])) mycc.l:91 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 96, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 95, next block 97, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u647(6){ }u648(7){ }u649(16){ }u650(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 640 58 641 96 173 "" [1 uses])
(note 641 640 59 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 59 641 644 96 (set (reg:SI 92 [ D.6777 ])
        (const_int 293 [0x125])) mycc.l:92 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 97, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 96, next block 98, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u651(6){ }u652(7){ }u653(16){ }u654(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 644 59 645 97 174 "" [1 uses])
(note 645 644 60 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 60 645 648 97 (set (reg:SI 92 [ D.6777 ])
        (const_int 294 [0x126])) mycc.l:93 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 98, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 97, next block 99, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u655(6){ }u656(7){ }u657(16){ }u658(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 648 60 649 98 175 "" [1 uses])
(note 649 648 61 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 61 649 652 98 (set (reg:SI 92 [ D.6777 ])
        (const_int 295 [0x127])) mycc.l:94 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 99, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 98, next block 100, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u659(6){ }u660(7){ }u661(16){ }u662(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 652 61 653 99 176 "" [1 uses])
(note 653 652 62 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 62 653 656 99 (set (reg:SI 92 [ D.6777 ])
        (const_int 296 [0x128])) mycc.l:95 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 100, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 99, next block 101, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u663(6){ }u664(7){ }u665(16){ }u666(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 656 62 657 100 177 "" [1 uses])
(note 657 656 63 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 63 657 660 100 (set (reg:SI 92 [ D.6777 ])
        (const_int 123 [0x7b])) mycc.l:96 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 101, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 100, next block 102, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u667(6){ }u668(7){ }u669(16){ }u670(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 660 63 661 101 178 "" [1 uses])
(note 661 660 64 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(insn 64 661 664 101 (set (reg:SI 92 [ D.6777 ])
        (const_int 125 [0x7d])) mycc.l:97 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 102, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 101, next block 103, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u671(6){ }u672(7){ }u673(16){ }u674(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 664 64 665 102 179 "" [1 uses])
(note 665 664 65 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(insn 65 665 668 102 (set (reg:SI 92 [ D.6777 ])
        (const_int 91 [0x5b])) mycc.l:98 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 103, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 102, next block 104, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u675(6){ }u676(7){ }u677(16){ }u678(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 668 65 669 103 180 "" [1 uses])
(note 669 668 66 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(insn 66 669 672 103 (set (reg:SI 92 [ D.6777 ])
        (const_int 93 [0x5d])) mycc.l:99 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 104, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 103, next block 105, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u679(6){ }u680(7){ }u681(16){ }u682(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92 436
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92 436
;; live  kill	
(code_label 672 66 673 104 181 "" [1 uses])
(note 673 672 674 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(insn 674 673 675 104 (set (reg/f:DI 436 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:100 89 {*movdi_internal}
     (nil))
(insn 675 674 678 104 (set (reg:SI 92 [ D.6777 ])
        (sign_extend:SI (mem:QI (reg/f:DI 436 [ yytext ]) [0 *_238+0 S1 A8]))) mycc.l:100 148 {extendqisi2}
     (expr_list:REG_DEAD (reg/f:DI 436 [ yytext ])
        (nil)))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 105, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 104, next block 106, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u684(6){ }u685(7){ }u686(16){ }u687(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 321 341 343 438
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 321 341 343 438
;; live  kill	
(code_label 678 675 679 105 182 "" [1 uses])
(note 679 678 680 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
(insn 680 679 681 105 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2]  <var_decl 0x7f88bbbf2ab0 *.LC20>)) mycc.l:101 89 {*movdi_internal}
     (nil))
(call_insn 681 680 682 105 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z7yyerrorPKc") [flags 0x41]  <function_decl 0x7f88bc13b0d8 yyerror>) [0 yyerror S1 A8])
            (const_int 0 [0]))) mycc.l:101 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z7yyerrorPKc") [flags 0x41]  <function_decl 0x7f88bc13b0d8 yyerror>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 682 681 684 105 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 684 682 685 105 (set (reg:DI 438 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 685 684 688 105 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 438 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 437)
        (nil)))
(insn 688 685 691 105 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 438 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 439)
        (expr_list:REG_DEAD (reg:DI 438 [ D.6777 ])
            (nil))))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

;; basic block 106, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 105, next block 107, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u696(6){ }u697(7){ }u698(16){ }u699(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 321 341 343 442
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 321 341 343 442
;; live  kill	
(code_label 691 688 692 106 183 "" [1 uses])
(note 692 691 693 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(insn 693 692 694 106 (set (reg:DI 2 cx)
        (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])) mycc.l:103 89 {*movdi_internal}
     (nil))
(insn 694 693 695 106 (set (reg:DI 1 dx)
        (const_int 1 [0x1])) mycc.l:103 89 {*movdi_internal}
     (nil))
(insn 695 694 696 106 (set (reg:DI 4 si)
        (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])) mycc.l:103 89 {*movdi_internal}
     (nil))
(insn 696 695 697 106 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:103 89 {*movdi_internal}
     (nil))
(call_insn 697 696 698 106 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fwrite") [flags 0x41]  <function_decl 0x7f88bc2ff0d8 fwrite>) [0 __builtin_fwrite S1 A8])
            (const_int 0 [0]))) mycc.l:103 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:DI 0 ax)
                        (expr_list:REG_CALL_DECL (symbol_ref:DI ("fwrite") [flags 0x41]  <function_decl 0x7f88bc2ff0d8 fwrite>)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 698 697 700 106 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 700 698 701 106 (set (reg:DI 442 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 701 700 704 106 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 442 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 441)
        (nil)))
(insn 704 701 707 106 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 442 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg/f:DI 443)
        (expr_list:REG_DEAD (reg:DI 442 [ D.6777 ])
            (nil))))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343

;; basic block 107, loop depth 5, count 0, freq 2, maybe hot
;;  prev block 106, next block 108, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u711(6){ }u712(7){ }u713(16){ }u714(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 126
;; lr  def 	 17 [flags] 147 152 245 445 446 447 448 449
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126
;; live  gen 	 17 [flags] 147 152 245 445 446 447 448 449
;; live  kill	 17 [flags]
(code_label 707 704 708 107 184 "" [1 uses])
(note 708 707 709 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(debug_insn 709 708 710 107 (var_location:SI yy_act (const_int 46 [0x2e])) -1
     (nil))
(insn 710 709 711 107 (parallel [
            (set (reg:DI 445 [ D.6788 ])
                (minus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1140 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 711 710 712 107 (parallel [
            (set (reg/v:SI 147 [ yy_amount_of_matched_text ])
                (plus:SI (subreg:SI (reg:DI 445 [ D.6788 ]) 0)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1140 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:DI 445 [ D.6788 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 712 711 713 107 (var_location:SI yy_amount_of_matched_text (reg/v:SI 147 [ yy_amount_of_matched_text ])) lex.yy.c:1140 -1
     (nil))
(insn 713 712 714 107 (set (reg:QI 446 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:1143 93 {*movqi_internal}
     (nil))
(insn 714 713 715 107 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (reg:QI 446 [ yy_hold_char ])) lex.yy.c:1143 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 446 [ yy_hold_char ])
        (nil)))
(insn 715 714 716 107 (set (reg:DI 448 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
(insn 716 715 717 107 (parallel [
            (set (reg:DI 447 [ D.6781 ])
                (ashift:DI (reg:DI 448 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1146 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 448 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 717 716 718 107 (set (reg/f:DI 449 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
(insn 718 717 719 107 (parallel [
            (set (reg/f:DI 152 [ D.6780 ])
                (plus:DI (reg:DI 447 [ D.6781 ])
                    (reg/f:DI 449 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1146 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 449 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 447 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 447 [ D.6781 ]))
                    (nil))))))
(insn 719 718 720 107 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
(insn 720 719 721 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 60 [0x3c])) [2 _143->yy_buffer_status+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1146 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 721 720 722 107 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 726)
            (pc))) lex.yy.c:1146 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 726)
;;  succ:       109 [50.0%] 
;;              108 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245

;; basic block 108, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 107, next block 109, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       107 [50.0%]  (FALLTHRU)
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u727(6){ }u728(7){ }u729(16){ }u730(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 154
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245
;; live  gen 	 154
;; live  kill	
(note 722 721 723 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(insn 723 722 726 108 (set (reg:SI 154 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       110 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245

;; basic block 109, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 108, next block 110, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       107 [50.0%] 
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u731(6){ }u732(7){ }u733(16){ }u734(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 245
;; lr  def 	 154 245 450
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 245
;; live  gen 	 154 245 450
;; live  kill	
(code_label 726 723 727 109 195 "" [1 uses])
(note 727 726 728 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(insn 728 727 729 109 (set (reg:SI 154 [ D.6777 ])
        (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 32 [0x20])) [2 _143->yy_n_chars+0 S4 A64])) lex.yy.c:1157 90 {*movsi_internal}
     (nil))
(insn 729 728 730 109 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 154 [ D.6777 ])) lex.yy.c:1157 90 {*movsi_internal}
     (nil))
(insn 730 729 731 109 (set (reg/f:DI 450 [ yyin ])
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1158 89 {*movdi_internal}
     (nil))
(insn 731 730 732 109 (set (mem/f:DI (reg/f:DI 245 [ D.6782 ]) [1 _143->yy_input_file+0 S8 A64])
        (reg/f:DI 450 [ yyin ])) lex.yy.c:1158 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 450 [ yyin ])
        (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
            (nil))))
(insn 732 731 733 109 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1159 89 {*movdi_internal}
     (nil))
(insn 733 732 734 109 (set (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 60 [0x3c])) [2 _162->yy_buffer_status+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1159 90 {*movsi_internal}
     (nil))
;;  succ:       110 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245

;; basic block 110, loop depth 5, count 0, freq 2, maybe hot
;;  prev block 109, next block 111, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       108 [100.0%]  (FALLTHRU)
;;              109 [100.0%]  (FALLTHRU)
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u741(6){ }u742(7){ }u743(16){ }u744(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 245
;; lr  def 	 17 [flags] 156 157 158 244
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 154 245
;; live  gen 	 17 [flags] 156 157 158 244
;; live  kill	 17 [flags]
(code_label 734 733 735 110 196 "" [0 uses])
(note 735 734 736 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(insn 736 735 737 110 (set (reg/v/f:DI 156 [ dest ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _927->yy_ch_buf+0 S8 A64])) lex.yy.c:1169 89 {*movdi_internal}
     (nil))
(insn 737 736 738 110 (set (reg:DI 157 [ D.6790 ])
        (sign_extend:DI (reg:SI 154 [ D.6777 ]))) lex.yy.c:1169 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 154 [ D.6777 ])
        (nil)))
(insn 738 737 739 110 (parallel [
            (set (reg/f:DI 158 [ D.6783 ])
                (plus:DI (reg/v/f:DI 156 [ dest ])
                    (reg:DI 157 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1169 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 739 738 740 110 (set (reg/f:DI 244 [ D.6783 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:1169 89 {*movdi_internal}
     (nil))
(insn 740 739 741 110 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 158 [ D.6783 ])
            (reg/f:DI 244 [ D.6783 ]))) lex.yy.c:1169 8 {*cmpdi_1}
     (nil))
(jump_insn 741 740 742 110 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 825)
            (pc))) lex.yy.c:1169 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9800 (nil)))
 -> 825)
;;  succ:       111 [2.0%]  (FALLTHRU)
;;              121 [98.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 157 158 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 157 158 244 245

;; basic block 111, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 110, next block 113, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       110 [2.0%]  (FALLTHRU)
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u752(6){ }u753(7){ }u754(16){ }u755(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 186 193 451 452 454
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; live  gen 	 0 [ax] 17 [flags] 88 186 193 451 452 454
;; live  kill	 17 [flags]
(note 742 741 743 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(insn 743 742 744 111 (set (reg:DI 451 [ D.6790 ])
        (sign_extend:DI (reg/v:SI 147 [ yy_amount_of_matched_text ]))) lex.yy.c:1173 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 147 [ yy_amount_of_matched_text ])
        (nil)))
(insn 744 743 745 111 (set (reg/f:DI 452 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1173 89 {*movdi_internal}
     (nil))
(insn 745 744 746 111 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg:DI 451 [ D.6790 ])
                    (reg/f:DI 452 [ yytext ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1173 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 452 [ yytext ])
        (expr_list:REG_DEAD (reg:DI 451 [ D.6790 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
                        (reg:DI 451 [ D.6790 ]))
                    (nil))))))
(insn 746 745 747 111 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1173 89 {*movdi_internal}
     (nil))
(call_insn 747 746 748 111 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1175 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 748 747 749 111 (set (reg/v:SI 193 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1175 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 749 748 750 111 (var_location:SI yy_current_state (reg/v:SI 193 [ yy_current_state ])) lex.yy.c:1175 -1
     (nil))
(debug_insn 750 749 751 111 (var_location:SI yy_current_state (reg/v:SI 193 [ yy_current_state ])) lex.yy.c:1175 -1
     (nil))
(debug_insn 751 750 752 111 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1443 -1
     (nil))
(debug_insn 752 751 754 111 (var_location:QI yy_c (const_int 1 [0x1])) lex.yy.c:1445 -1
     (nil))
(insn 754 752 755 111 (set (reg:DI 454 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1446 142 {*extendsidi2_rex64}
     (nil))
(insn 755 754 756 111 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 454 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) lex.yy.c:1446 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 454 [ yy_current_state ])
        (expr_list:REG_DEAD (reg/f:DI 453)
            (nil))))
(insn 756 755 757 111 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 186 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:1446 2 {*cmphi_ccno_1}
     (nil))
(jump_insn 757 756 758 111 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 761)
            (pc))) lex.yy.c:1446 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 761)
;;  succ:       113 [50.0%]  (FALLTHRU)
;;              114 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193

;; basic block 113, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 111, next block 114, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       111 [50.0%]  (FALLTHRU)
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u771(6){ }u772(7){ }u773(16){ }u774(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 193
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  gen 	
;; live  kill	
(note 758 757 759 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(insn 759 758 760 113 (set (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])
        (reg/v:SI 193 [ yy_current_state ])) lex.yy.c:1448 90 {*movsi_internal}
     (nil))
(insn 760 759 761 113 (set (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1449 89 {*movdi_internal}
     (nil))
;;  succ:       114 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193

;; basic block 114, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 113, next block 115, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       111 [50.0%] 
;;              113 [100.0%]  (FALLTHRU)
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u777(6){ }u778(7){ }u779(16){ }u780(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193
;; lr  def 	 17 [flags] 187 456 458 459 460 461
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  gen 	 17 [flags] 187 456 458 459 460 461
;; live  kill	 17 [flags]
(code_label 761 760 762 114 198 "" [1 uses])
(note 762 761 763 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(debug_insn 763 762 764 114 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
(debug_insn 764 763 766 114 (var_location:SI yy_current_state (reg/v:SI 193 [ yy_current_state ])) -1
     (nil))
(insn 766 764 767 114 (set (reg:DI 456 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (nil))
(insn 767 766 769 114 (set (reg:HI 187 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 456 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1451 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 456 [ yy_current_state ])
        (expr_list:REG_DEAD (reg/f:DI 455)
            (nil))))
(insn 769 767 770 114 (set (reg:SI 458 [ D.6777 ])
        (zero_extend:SI (reg:HI 187 [ D.6787 ]))) lex.yy.c:1451 139 {*zero_extendhisi2}
     (nil))
(insn 770 769 771 114 (parallel [
            (set (reg:SI 459 [ D.6777 ])
                (plus:SI (reg:SI 458 [ D.6777 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1451 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 458 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 771 770 772 114 (set (reg:DI 460 [ D.6777 ])
        (sign_extend:DI (reg:SI 459 [ D.6777 ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 459 [ D.6777 ])
        (nil)))
(insn 772 771 773 114 (set (reg:SI 461 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 460 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1451 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 460 [ D.6777 ])
        (expr_list:REG_DEAD (reg/f:DI 457)
            (nil))))
(insn 773 772 774 114 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 193 [ yy_current_state ])
            (reg:SI 461 [ D.6777 ]))) lex.yy.c:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 461 [ D.6777 ])
        (nil)))
(jump_insn 774 773 775 114 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 797)
            (pc))) lex.yy.c:1451 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 797)
;;  succ:       117 [9.0%] 
;;              115 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187 193
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187 193

;; basic block 115, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 114, next block 116, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       114 [91.0%]  (FALLTHRU)
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u793(6){ }u794(7){ }u795(16){ }u796(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  gen 	
;; live  kill	
(note 775 774 789 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
;;  succ:       116 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193

;; basic block 116, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 115, next block 117, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       115 [100.0%]  (FALLTHRU)
;;              116 [91.0%]  (DFS_BACK)
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u797(6){ }u798(7){ }u799(16){ }u800(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193
;; lr  def 	 17 [flags] 187 192 193 463 465 467 468 469 470
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193
;; live  gen 	 17 [flags] 187 192 193 463 465 467 468 469 470
;; live  kill	 17 [flags]
(code_label 789 775 776 116 200 "" [1 uses])
(note 776 789 777 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
(debug_insn 777 776 778 116 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
(debug_insn 778 777 780 116 (var_location:SI yy_current_state (reg/v:SI 193 [ yy_current_state ])) -1
     (nil))
(insn 780 778 781 116 (set (reg:DI 463 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1453 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 193 [ yy_current_state ])
        (nil)))
(insn 781 780 782 116 (set (reg:HI 192 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 463 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:1453 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 463 [ yy_current_state ])
        (expr_list:REG_DEAD (reg/f:DI 462)
            (nil))))
(insn 782 781 784 116 (set (reg/v:SI 193 [ yy_current_state ])
        (sign_extend:SI (reg:HI 192 [ D.6786 ]))) lex.yy.c:1453 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 192 [ D.6786 ])
        (nil)))
(debug_insn 784 782 785 116 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
(debug_insn 785 784 787 116 (var_location:SI yy_current_state (reg/v:SI 193 [ yy_current_state ])) -1
     (nil))
(insn 787 785 788 116 (set (reg:DI 465 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (nil))
(insn 788 787 791 116 (set (reg:HI 187 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 465 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1451 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 465 [ yy_current_state ])
        (expr_list:REG_DEAD (reg/f:DI 464)
            (nil))))
(insn 791 788 792 116 (set (reg:SI 467 [ D.6777 ])
        (zero_extend:SI (reg:HI 187 [ D.6787 ]))) lex.yy.c:1451 139 {*zero_extendhisi2}
     (nil))
(insn 792 791 793 116 (parallel [
            (set (reg:SI 468 [ D.6777 ])
                (plus:SI (reg:SI 467 [ D.6777 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1451 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 467 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 793 792 794 116 (set (reg:DI 469 [ D.6777 ])
        (sign_extend:DI (reg:SI 468 [ D.6777 ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 468 [ D.6777 ])
        (nil)))
(insn 794 793 795 116 (set (reg:SI 470 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 469 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1451 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 469 [ D.6777 ])
        (expr_list:REG_DEAD (reg/f:DI 466)
            (nil))))
(insn 795 794 796 116 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 470 [ D.6777 ])
            (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 470 [ D.6777 ])
        (nil)))
(jump_insn 796 795 797 116 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 789)
            (pc))) lex.yy.c:1451 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 789)
;;  succ:       117 [9.0%]  (FALLTHRU)
;;              116 [91.0%]  (DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187 193
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187 193

;; basic block 117, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 116, next block 118, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       116 [9.0%]  (FALLTHRU)
;;              114 [9.0%] 
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u818(6){ }u819(7){ }u820(16){ }u821(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 187
;; lr  def 	 17 [flags] 87 472 473 474
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 187
;; live  gen 	 17 [flags] 87 472 473 474
;; live  kill	 17 [flags]
(code_label 797 796 798 117 199 "" [1 uses])
(note 798 797 800 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
(insn 800 798 801 117 (set (reg:SI 472 [ D.6785 ])
        (zero_extend:SI (reg:HI 187 [ D.6787 ]))) lex.yy.c:1457 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 187 [ D.6787 ])
        (nil)))
(insn 801 800 802 117 (parallel [
            (set (reg:SI 473 [ D.6785 ])
                (plus:SI (reg:SI 472 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1457 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 472 [ D.6785 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 802 801 803 117 (set (reg:DI 474 [ D.6785 ])
        (zero_extend:DI (reg:SI 473 [ D.6785 ]))) lex.yy.c:1457 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 473 [ D.6785 ])
        (nil)))
(insn 803 802 804 117 (set (reg/v:SI 87 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 474 [ D.6785 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:1457 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 474 [ D.6785 ])
        (expr_list:REG_DEAD (reg/f:DI 471)
            (nil))))
(debug_insn 804 803 805 117 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1457 -1
     (nil))
(debug_insn 805 804 806 117 (var_location:QI D#1 (eq:QI (reg/v:SI 87 [ yy_current_state ])
        (const_int 101 [0x65]))) lex.yy.c:1458 -1
     (nil))
(debug_insn 806 805 807 117 (var_location:SI yy_is_jam (zero_extend:SI (debug_expr:QI D#1))) lex.yy.c:1458 -1
     (nil))
(insn 807 806 808 117 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:1460 7 {*cmpsi_1}
     (nil))
(jump_insn 808 807 809 117 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1230)
            (pc))) lex.yy.c:1460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2800 (nil)))
 -> 1230)
;;  succ:       118 [72.0%]  (FALLTHRU)
;;              181 [28.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186

;; basic block 118, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 117, next block 120, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       117 [72.0%]  (FALLTHRU)
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u831(6){ }u832(7){ }u833(16){ }u834(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186
;; live  gen 	 17 [flags] 89
;; live  kill	
(note 809 808 810 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
(debug_insn 810 809 811 118 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(debug_insn 811 810 812 118 (var_location:DI yy_cp (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(debug_insn 812 811 813 118 (var_location:SI yy_next_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(insn 813 812 814 118 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1188 89 {*movdi_internal}
     (nil))
(debug_insn 814 813 815 118 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1188 -1
     (nil))
(insn 815 814 816 118 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (const_int 0 [0]))) lex.yy.c:1190 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 816 815 817 118 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 390)
            (pc))) lex.yy.c:1190 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9800 (nil)))
 -> 390)
;;  succ:       120 [2.0%]  (FALLTHRU)
;;              40 [98.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 186

;; basic block 120, loop depth 3, count 0, freq 0, maybe hot
;;  prev block 118, next block 121, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       118 [2.0%]  (FALLTHRU)
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u838(6){ }u839(7){ }u840(16){ }u841(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  gen 	 88
;; live  kill	 17 [flags]
(note 817 816 818 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
(insn 818 817 819 120 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1193 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 819 818 820 120 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1193 89 {*movdi_internal}
     (nil))
(debug_insn 820 819 821 120 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1193 -1
     (nil))
(debug_insn 821 820 825 120 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1194 -1
     (nil))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89

;; basic block 121, loop depth 5, count 0, freq 2, maybe hot
;;  prev block 120, next block 122, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       110 [98.0%] 
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u846(6){ }u847(7){ }u848(16){ }u849(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 157 158 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 157 244
;; lr  def 	 17 [flags] 213 475 476
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 157 158 244 245
;; live  gen 	 17 [flags] 213 475 476
;; live  kill	 17 [flags]
(code_label 825 821 826 121 197 "" [1 uses])
(note 826 825 827 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
(debug_insn 827 826 828 121 (var_location:DI dest (reg/v/f:DI 156 [ dest ])) lex.yy.c:1276 -1
     (nil))
(insn 828 827 829 121 (set (reg/v/f:DI 213 [ source ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1277 89 {*movdi_internal}
     (nil))
(debug_insn 829 828 830 121 (var_location:DI source (reg/v/f:DI 213 [ source ])) lex.yy.c:1277 -1
     (nil))
(insn 830 829 831 121 (parallel [
            (set (reg:DI 475 [ D.6790 ])
                (plus:DI (reg:DI 157 [ D.6790 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1281 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 157 [ D.6790 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 831 830 832 121 (parallel [
            (set (reg:DI 476 [ D.6783 ])
                (plus:DI (reg/v/f:DI 156 [ dest ])
                    (reg:DI 475 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1281 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 475 [ D.6790 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 832 831 833 121 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 244 [ D.6783 ])
            (reg:DI 476 [ D.6783 ]))) lex.yy.c:1281 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 476 [ D.6783 ])
        (nil)))
(jump_insn 833 832 834 121 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 838)
            (pc))) lex.yy.c:1281 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 838)
;;  succ:       122 [0.0%]  (FALLTHRU)
;;              123 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245

;; basic block 122, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 121, next block 123, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       121 [0.0%]  (FALLTHRU)
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u858(6){ }u859(7){ }u860(16){ }u861(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(note 834 833 835 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
(insn 835 834 836 122 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x7f88bbbf2b40 *.LC21>)) lex.yy.c:1283 89 {*movdi_internal}
     (nil))
(call_insn 836 835 838 122 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1283 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 123, loop depth 5, count 0, freq 2, maybe hot
;;  prev block 122, next block 124, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       121 [100.0%] 
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u864(6){ }u865(7){ }u866(16){ }u867(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 838 836 839 123 203 "" [1 uses])
(note 839 838 840 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
(insn 840 839 841 123 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 56 [0x38])) [2 _927->yy_fill_buffer+0 S4 A64])
            (const_int 0 [0]))) lex.yy.c:1285 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 841 840 842 123 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 849)
            (pc))) lex.yy.c:1285 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 849)
;;  succ:       124 [50.0%]  (FALLTHRU)
;;              126 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 158 213 244 245

;; basic block 124, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 123, next block 125, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       123 [50.0%]  (FALLTHRU)
;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u870(6){ }u871(7){ }u872(16){ }u873(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 158 213 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 477
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 158 213 244
;; live  gen 	 17 [flags] 477
;; live  kill	 17 [flags]
(note 842 841 843 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
(insn 843 842 844 124 (parallel [
            (set (reg:DI 477 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/v/f:DI 213 [ source ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1287 261 {*subdi_1}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.6783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 844 843 845 124 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 477 [ D.6788 ])
            (const_int 1 [0x1]))) lex.yy.c:1287 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 477 [ D.6788 ])
        (nil)))
(jump_insn 845 844 848 124 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1344)
            (pc))) lex.yy.c:1287 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1608 (nil)))
 -> 1344)
;;  succ:       170 [16.1%] 
;;              125 [83.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 158 213
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 158 213

;; basic block 125, loop depth 4, count 0, freq 1, maybe hot
;;  prev block 124, next block 126, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       124 [83.9%]  (FALLTHRU)
;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u878(6){ }u879(7){ }u880(16){ }u881(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  def 	 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; live  gen 	 88
;; live  kill	
(note 848 845 34 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
(insn 34 848 849 125 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 158 [ D.6783 ])) lex.yy.c:1169 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 158 [ D.6783 ])
        (nil)))
;;  succ:       173 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88

;; basic block 126, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 125, next block 128, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       123 [50.0%] 
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u883(6){ }u884(7){ }u885(16){ }u886(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 224 478
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 244 245
;; live  gen 	 17 [flags] 224 478
;; live  kill	 17 [flags]
(code_label 849 34 850 126 204 "" [1 uses])
(note 850 849 851 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
(insn 851 850 852 126 (parallel [
            (set (reg:DI 478 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/v/f:DI 213 [ source ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1307 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 852 851 853 126 (parallel [
            (set (reg/v:DI 224 [ number_to_move ])
                (plus:DI (reg:DI 478 [ D.6788 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1307 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 478 [ D.6788 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 853 852 855 126 (var_location:DI number_to_move (reg/v:DI 224 [ number_to_move ])) lex.yy.c:1307 -1
     (nil))
(debug_insn 855 853 856 126 (var_location:DI i (const_int 0 [0])) -1
     (nil))
(debug_insn 856 855 857 126 (var_location:DI source (reg/v/f:DI 213 [ source ])) -1
     (nil))
(debug_insn 857 856 858 126 (var_location:DI dest (reg/v/f:DI 156 [ dest ])) -1
     (nil))
(insn 858 857 859 126 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (const_int 0 [0]))) lex.yy.c:1309 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 859 858 1345 126 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 880)
            (pc))) lex.yy.c:1309 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 880)
;;  succ:       131 [9.0%] 
;;              128 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 244 245

;; basic block 128, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 126, next block 129, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       126 [91.0%]  (FALLTHRU)
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u895(6){ }u896(7){ }u897(16){ }u898(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 227
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 244
;; live  gen 	 227
;; live  kill	
(note 1345 859 25 128 [bb 128] NOTE_INSN_BASIC_BLOCK)
(insn 25 1345 875 128 (set (reg/v:DI 227 [ i ])
        (const_int 0 [0])) lex.yy.c:1309 89 {*movdi_internal}
     (nil))
;;  succ:       129 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244

;; basic block 129, loop depth 6, count 0, freq 9, maybe hot
;;  prev block 128, next block 130, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       128 [100.0%]  (FALLTHRU)
;;              129 [91.0%]  (DFS_BACK)
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u899(6){ }u900(7){ }u901(16){ }u902(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 213 224 227
;; lr  def 	 17 [flags] 226 227
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244
;; live  gen 	 17 [flags] 226 227
;; live  kill	 17 [flags]
(code_label 875 25 860 129 208 "" [1 uses])
(note 860 875 861 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
(debug_insn 861 860 864 129 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
(debug_insn 864 861 865 129 (var_location:DI D#17 (plus:DI (plus:DI (reg/v/f:DI 156 [ dest ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 865 864 866 129 (var_location:DI dest (debug_expr:DI D#17)) lex.yy.c:1310 -1
     (nil))
(debug_insn 866 865 867 129 (var_location:DI D#18 (plus:DI (plus:DI (reg/v/f:DI 213 [ source ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 867 866 868 129 (var_location:DI source (debug_expr:DI D#18)) lex.yy.c:1310 -1
     (nil))
(insn 868 867 869 129 (set (reg:QI 226 [ D.6789 ])
        (mem:QI (plus:DI (reg/v/f:DI 213 [ source ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: source_307, index: i_563, offset: 0B]+0 S1 A8])) lex.yy.c:1310 93 {*movqi_internal}
     (nil))
(insn 869 868 870 129 (set (mem:QI (plus:DI (reg/v/f:DI 156 [ dest ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: dest_168, index: i_563, offset: 0B]+0 S1 A8])
        (reg:QI 226 [ D.6789 ])) lex.yy.c:1310 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 226 [ D.6789 ])
        (nil)))
(insn 870 869 872 129 (parallel [
            (set (reg/v:DI 227 [ i ])
                (plus:DI (reg/v:DI 227 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1309 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 872 870 873 129 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
(debug_insn 873 872 874 129 (var_location:DI source (debug_expr:DI D#18)) -1
     (nil))
(debug_insn 874 873 876 129 (var_location:DI dest (debug_expr:DI D#17)) -1
     (nil))
(insn 876 874 877 129 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (reg/v:DI 227 [ i ]))) lex.yy.c:1309 8 {*cmpdi_1}
     (nil))
(jump_insn 877 876 878 129 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 875)
            (pc))) lex.yy.c:1309 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 875)
;;  succ:       130 [9.0%]  (FALLTHRU)
;;              129 [91.0%]  (DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 156 213 224 227 244

;; basic block 130, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 129, next block 131, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       129 [9.0%]  (FALLTHRU)
;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u918(6){ }u919(7){ }u920(16){ }u921(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152
;; lr  def 	 245
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244
;; live  gen 	 245
;; live  kill	
(note 878 877 879 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
(insn 879 878 880 130 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;  succ:       131 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245

;; basic block 131, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 130, next block 132, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       130 [100.0%]  (FALLTHRU)
;;              126 [9.0%] 
;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u923(6){ }u924(7){ }u925(16){ }u926(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 880 879 881 131 207 "" [1 uses])
(note 881 880 882 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
(insn 882 881 883 131 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 60 [0x3c])) [2 _944->yy_buffer_status+0 S4 A32])
            (const_int 2 [0x2]))) lex.yy.c:1312 7 {*cmpsi_1}
     (nil))
(jump_insn 883 882 884 131 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 889)
            (pc))) lex.yy.c:1312 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 889)
;;  succ:       132 [28.0%]  (FALLTHRU)
;;              133 [72.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245

;; basic block 132, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 131, next block 133, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       131 [28.0%]  (FALLTHRU)
;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u929(6){ }u930(7){ }u931(16){ }u932(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245
;; live  gen 	
;; live  kill	
(note 884 883 885 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
(insn 885 884 886 132 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1316 90 {*movsi_internal}
     (nil))
(insn 886 885 889 132 (set (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 32 [0x20])) [2 _944->yy_n_chars+0 S4 A64])
        (const_int 0 [0])) lex.yy.c:1316 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;  succ:       158 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224

;; basic block 133, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 132, next block 134, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       131 [72.0%] 
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u934(6){ }u935(7){ }u936(16){ }u937(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245
;; lr  def 	 17 [flags] 230 479 480
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  gen 	 17 [flags] 230 479 480
;; live  kill	 17 [flags]
(code_label 889 886 890 133 209 "" [1 uses])
(note 890 889 891 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
(insn 891 890 892 133 (set (reg:DI 480 [ _944->yy_buf_size ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _944->yy_buf_size+0 S8 A64])) lex.yy.c:1321 89 {*movdi_internal}
     (nil))
(insn 892 891 893 133 (parallel [
            (set (reg:DI 479 [ D.6781 ])
                (plus:DI (reg:DI 480 [ _944->yy_buf_size ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1321 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 480 [ _944->yy_buf_size ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                            (const_int 24 [0x18])) [4 _944->yy_buf_size+0 S8 A64])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
(insn 893 892 895 133 (parallel [
            (set (reg/v:DI 230 [ num_to_read ])
                (minus:DI (reg:DI 479 [ D.6781 ])
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1321 261 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 479 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 895 893 896 133 (var_location:DI num_to_read (reg/v:DI 230 [ num_to_read ])) -1
     (nil))
(insn 896 895 897 133 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 230 [ num_to_read ])
            (const_int 0 [0]))) lex.yy.c:1323 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 897 896 898 133 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 967)
            (pc))) lex.yy.c:1323 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 450 (nil)))
 -> 967)
;;  succ:       145 [4.5%] 
;;              134 [95.5%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 230 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 230 244 245

;; basic block 134, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 133, next block 135, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       133 [95.5%]  (FALLTHRU)
;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u946(6){ }u947(7){ }u948(16){ }u949(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  gen 	
;; live  kill	
(note 898 897 964 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
;;  succ:       135 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245

;; basic block 135, loop depth 6, count 0, freq 14, maybe hot
;;  prev block 134, next block 136, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       134 [100.0%]  (FALLTHRU)
;;              144 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u950(6){ }u951(7){ }u952(16){ }u953(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244 245
;; lr  def 	 17 [flags] 232 481
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  gen 	 17 [flags] 232 481
;; live  kill	 17 [flags]
(code_label 964 898 899 135 217 "" [0 uses])
(note 899 964 900 135 [bb 135] NOTE_INSN_BASIC_BLOCK)
(debug_insn 900 899 901 135 (var_location:DI num_to_read (const_int 0 [0])) -1
     (nil))
(debug_insn 901 900 902 135 (var_location:DI D#14 (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
(debug_insn 902 901 903 135 (var_location:DI D#13 (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
(debug_insn 903 902 904 135 (var_location:DI D#12 (ashift:DI (debug_expr:DI D#13)
        (const_int 3 [0x3]))) lex.yy.c:1327 -1
     (nil))
(debug_insn 904 903 905 135 (var_location:DI D#11 (plus:DI (debug_expr:DI D#14)
        (debug_expr:DI D#12))) lex.yy.c:1327 -1
     (nil))
(debug_insn 905 904 906 135 (var_location:DI D#10 (mem/f:DI (debug_expr:DI D#11) [0 +0 S8 A64])) lex.yy.c:1327 -1
     (nil))
(debug_insn 906 905 907 135 (var_location:DI b (debug_expr:DI D#10)) lex.yy.c:1327 -1
     (nil))
(insn 907 906 908 135 (set (reg/f:DI 232 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])) lex.yy.c:1330 89 {*movdi_internal}
     (nil))
(insn 908 907 910 135 (parallel [
            (set (reg:DI 481 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/f:DI 232 [ D.6783 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1330 261 {*subdi_1}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.6783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 910 908 911 135 (var_location:SI yy_c_buf_p_offset (subreg:SI (reg:DI 481 [ D.6788 ]) 0)) lex.yy.c:1330 -1
     (nil))
(insn 911 910 912 135 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 36 [0x24])) [2 _986->yy_is_our_buffer+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1332 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 912 911 913 135 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 945)
            (pc))) lex.yy.c:1332 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 945)
;;  succ:       136 [50.0%]  (FALLTHRU)
;;              141 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 245 481
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 245 481

;; basic block 136, loop depth 6, count 0, freq 7, maybe hot
;;  prev block 135, next block 137, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       135 [50.0%]  (FALLTHRU)
;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u961(6){ }u962(7){ }u963(16){ }u964(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags] 237 238
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 245 481
;; live  gen 	 17 [flags] 237 238
;; live  kill	 17 [flags]
(note 913 912 914 136 [bb 136] NOTE_INSN_BASIC_BLOCK)
(insn 914 913 915 136 (set (reg:DI 237 [ D.6781 ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])) lex.yy.c:1334 89 {*movdi_internal}
     (nil))
(insn 915 914 916 136 (parallel [
            (set (reg/v:DI 238 [ new_size ])
                (ashift:DI (reg:DI 237 [ D.6781 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1334 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 916 915 917 136 (var_location:DI new_size (reg/v:DI 238 [ new_size ])) lex.yy.c:1334 -1
     (nil))
(insn 917 916 918 136 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 238 [ new_size ])
            (const_int 0 [0]))) lex.yy.c:1336 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 918 917 919 136 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 925)
            (pc))) lex.yy.c:1336 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 925)
;;  succ:       137 [50.0%]  (FALLTHRU)
;;              138 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 237 238 245 481
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 237 238 245 481

;; basic block 137, loop depth 6, count 0, freq 3, maybe hot
;;  prev block 136, next block 138, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       136 [50.0%]  (FALLTHRU)
;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u970(6){ }u971(7){ }u972(16){ }u973(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 237 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 245
;; lr  def 	 17 [flags] 240 482
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 237 245 481
;; live  gen 	 240 482
;; live  kill	 17 [flags]
(note 919 918 920 137 [bb 137] NOTE_INSN_BASIC_BLOCK)
(insn 920 919 921 137 (parallel [
            (set (reg:DI 482 [ D.6781 ])
                (lshiftrt:DI (reg:DI 237 [ D.6781 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 546 {*lshrdi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 921 920 922 137 (parallel [
            (set (reg:DI 240 [ D.6781 ])
                (plus:DI (reg:DI 482 [ D.6781 ])
                    (reg:DI 237 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 482 [ D.6781 ])
        (expr_list:REG_DEAD (reg:DI 237 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 922 921 925 137 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg:DI 240 [ D.6781 ])) lex.yy.c:1337 89 {*movdi_internal}
     (nil))
;;  succ:       139 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481

;; basic block 138, loop depth 6, count 0, freq 3, maybe hot
;;  prev block 137, next block 139, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       136 [50.0%] 
;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u979(6){ }u980(7){ }u981(16){ }u982(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 238 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 245
;; lr  def 	 240
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 238 245 481
;; live  gen 	 240
;; live  kill	
(code_label 925 922 926 138 213 "" [1 uses])
(note 926 925 927 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
(insn 927 926 26 138 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (nil))
(insn 26 927 928 138 (set (reg:DI 240 [ D.6781 ])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 238 [ new_size ])
        (nil)))
;;  succ:       139 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481

;; basic block 139, loop depth 6, count 0, freq 7, maybe hot
;;  prev block 138, next block 141, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       137 [100.0%]  (FALLTHRU)
;;              138 [100.0%]  (FALLTHRU)
;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u986(6){ }u987(7){ }u988(16){ }u989(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 232 240 245
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 242 483
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 232 240 245 481
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 242 483
;; live  kill	 17 [flags]
(code_label 928 26 929 139 214 "" [0 uses])
(note 929 928 930 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
(debug_insn 930 929 931 139 (var_location:DI ptr (reg/f:DI 232 [ D.6783 ])) lex.yy.c:1343 -1
     (nil))
(debug_insn 931 930 932 139 (var_location:DI size (plus:DI (reg:DI 240 [ D.6781 ])
        (const_int 2 [0x2]))) lex.yy.c:1343 -1
     (nil))
(insn 932 931 933 139 (parallel [
            (set (reg:DI 483 [ D.6781 ])
                (plus:DI (reg:DI 240 [ D.6781 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 240 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 933 932 934 139 (set (reg:DI 4 si)
        (reg:DI 483 [ D.6781 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 483 [ D.6781 ])
        (nil)))
(insn 934 933 935 139 (set (reg:DI 5 di)
        (reg/f:DI 232 [ D.6783 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 232 [ D.6783 ])
        (nil)))
(call_insn 935 934 936 139 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 936 935 937 139 (set (reg/f:DI 242 [ D.6793 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 937 936 938 139 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
(debug_insn 938 937 939 139 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
(insn 939 938 940 139 (set (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])
        (reg/f:DI 242 [ D.6793 ])) lex.yy.c:1343 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
(insn 940 939 941 139 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 242 [ D.6793 ])
            (const_int 0 [0]))) lex.yy.c:1349 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 941 940 945 139 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 948)
            (pc))) lex.yy.c:1349 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 948)
;;  succ:       142
;;              143 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 242 481
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 242 481

;; basic block 141, loop depth 0, count 0, freq 7, maybe hot
;;  prev block 139, next block 142, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       135 [50.0%] 
;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u1003(6){ }u1004(7){ }u1005(16){ }u1006(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; live  gen 	
;; live  kill	
(code_label 945 941 946 141 212 "" [1 uses])
(note 946 945 947 141 [bb 141] NOTE_INSN_BASIC_BLOCK)
(insn 947 946 948 141 (set (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:1347 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;  succ:       142 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 142, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 141, next block 143, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       139
;;              141 [100.0%]  (FALLTHRU)
;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u1008(6){ }u1009(7){ }u1010(16){ }u1011(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 948 947 949 142 215 "" [1 uses])
(note 949 948 950 142 [bb 142] NOTE_INSN_BASIC_BLOCK)
(insn 950 949 951 142 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x7f88bbbf2bd0 *.LC22>)) lex.yy.c:1351 89 {*movdi_internal}
     (nil))
(call_insn 951 950 954 142 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1351 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 143, loop depth 6, count 0, freq 14, maybe hot
;;  prev block 142, next block 144, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       139 [100.0%]  (FALLTHRU)
;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u1014(6){ }u1015(7){ }u1016(16){ }u1017(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 242 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 242 481
;; lr  def 	 17 [flags] 230 244 245 484 485 486
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 242 481
;; live  gen 	 17 [flags] 230 244 245 484 485 486
;; live  kill	 17 [flags]
(note 954 951 955 143 [bb 143] NOTE_INSN_BASIC_BLOCK)
(insn 955 954 956 143 (set (reg:DI 484 [ D.6790 ])
        (sign_extend:DI (subreg:SI (reg:DI 481 [ D.6788 ]) 0))) lex.yy.c:1353 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 235 [ yy_c_buf_p_offset ])
        (nil)))
(insn 956 955 957 143 (parallel [
            (set (reg/f:DI 244 [ D.6783 ])
                (plus:DI (reg/f:DI 242 [ D.6793 ])
                    (reg:DI 484 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1353 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 484 [ D.6790 ])
        (expr_list:REG_DEAD (reg/f:DI 242 [ D.6793 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 957 956 958 143 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 244 [ D.6783 ])) lex.yy.c:1353 89 {*movdi_internal}
     (nil))
(insn 958 957 959 143 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1355 89 {*movdi_internal}
     (nil))
(insn 959 958 960 143 (set (reg:DI 486 [ _361->yy_buf_size ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])) lex.yy.c:1356 89 {*movdi_internal}
     (nil))
(insn 960 959 961 143 (parallel [
            (set (reg:DI 485 [ D.6781 ])
                (plus:DI (reg:DI 486 [ _361->yy_buf_size ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 486 [ _361->yy_buf_size ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                            (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
(insn 961 960 963 143 (parallel [
            (set (reg/v:DI 230 [ num_to_read ])
                (minus:DI (reg:DI 485 [ D.6781 ])
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 261 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 485 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 963 961 965 143 (var_location:DI num_to_read (reg/v:DI 230 [ num_to_read ])) -1
     (nil))
(insn 965 963 966 143 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 230 [ num_to_read ])
            (const_int 0 [0]))) lex.yy.c:1323 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 966 965 1378 143 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1378)
            (pc))) lex.yy.c:1323 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9550 (nil)))
 -> 1378)
;;  succ:       145 [4.5%]  (FALLTHRU)
;;              144 [95.5%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 230 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 230 244 245

;; basic block 144, loop depth 6, count 0, freq 13, maybe hot
;;  prev block 143, next block 145, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       143 [95.5%] 
;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  gen 	
;; live  kill	
(code_label 1378 966 1377 144 253 "" [1 uses])
(note 1377 1378 967 144 [bb 144] NOTE_INSN_BASIC_BLOCK)
;;  succ:       135 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 152 224 244 245

;; basic block 145, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 144, next block 146, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       143 [4.5%]  (FALLTHRU)
;;              133 [4.5%] 
;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u1031(6){ }u1032(7){ }u1033(16){ }u1034(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 230 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 245
;; lr  def 	 17 [flags] 309 487
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 230 245
;; live  gen 	 17 [flags] 309 487
;; live  kill	
(code_label 967 1377 968 145 211 "" [1 uses])
(note 968 967 970 145 [bb 145] NOTE_INSN_BASIC_BLOCK)
(insn 970 968 969 145 (set (reg:DI 487)
        (const_int 8192 [0x2000])) 89 {*movdi_internal}
     (nil))
(insn 969 970 971 145 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 230 [ num_to_read ])
            (const_int 8192 [0x2000]))) 8 {*cmpdi_1}
     (nil))
(insn 971 969 972 145 (set (reg/v:DI 309 [ num_to_read ])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg/v:DI 230 [ num_to_read ])
            (reg:DI 487))) 954 {*movdicc_noc}
     (expr_list:REG_EQUAL (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg/v:DI 230 [ num_to_read ])
            (const_int 8192 [0x2000]))
        (expr_list:REG_DEAD (reg:DI 487)
            (expr_list:REG_DEAD (reg/v:DI 230 [ num_to_read ])
                (expr_list:REG_DEAD (reg:CC 17 flags)
                    (nil))))))
(debug_insn 972 971 973 145 (var_location:DI num_to_read (reg/v:DI 309 [ num_to_read ])) -1
     (nil))
(insn 973 972 974 145 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 40 [0x28])) [2 _961->yy_is_interactive+0 S4 A64])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 974 973 975 145 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1000)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1000)
;;  succ:       146 [50.0%]  (FALLTHRU)
;;              151 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 309

;; basic block 146, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 145, next block 147, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       145 [50.0%]  (FALLTHRU)
;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u1042(6){ }u1043(7){ }u1044(16){ }u1045(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 309
;; live  gen 	 212
;; live  kill	
(note 975 974 27 146 [bb 146] NOTE_INSN_BASIC_BLOCK)
(insn 27 975 1256 146 (set (reg/v:DI 212 [ n ])
        (const_int 0 [0])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;  succ:       147 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309

;; basic block 147, loop depth 6, count 0, freq 3, maybe hot
;;  prev block 146, next block 148, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       146 [100.0%]  (FALLTHRU)
;;              182 [88.0%]  (DFS_BACK)
;; bb 147 artificial_defs: { }
;; bb 147 artificial_uses: { u1046(6){ }u1047(7){ }u1048(16){ }u1049(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 251
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 251
;; live  kill	
(code_label 1256 27 976 147 232 "" [1 uses])
(note 976 1256 977 147 [bb 147] NOTE_INSN_BASIC_BLOCK)
(debug_insn 977 976 978 147 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
(debug_insn 978 977 979 147 (var_location:SI c (const_int 42 [0x2a])) -1
     (nil))
(insn 979 978 980 147 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(call_insn 980 979 1355 147 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>) [0 _IO_getc S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(debug_insn 1355 980 981 147 (var_location:SI D#20 (reg:SI 0 ax)) -1
     (nil))
(insn 981 1355 982 147 (set (reg/v:SI 251 [ c ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 982 981 983 147 (var_location:SI c (debug_expr:SI D#20)) lex.yy.c:1364 -1
     (nil))
(insn 983 982 984 147 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int -1 [0xffffffffffffffff]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
(jump_insn 984 983 985 147 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1299)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2799 (nil)))
 -> 1299)
;;  succ:       148 [72.0%]  (FALLTHRU)
;;              186 [28.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309

;; basic block 148, loop depth 6, count 0, freq 2, maybe hot
;;  prev block 147, next block 149, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       147 [72.0%]  (FALLTHRU)
;; bb 148 artificial_defs: { }
;; bb 148 artificial_uses: { u1057(6){ }u1058(7){ }u1059(16){ }u1060(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 251
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; live  gen 	 17 [flags]
;; live  kill	
(note 985 984 986 148 [bb 148] NOTE_INSN_BASIC_BLOCK)
(insn 986 985 987 148 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int 10 [0xa]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
(jump_insn 987 986 1273 148 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1239)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 1239)
;;  succ:       182 [72.0%] 
;;              185 [28.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309

;; basic block 149, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 148, next block 150, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       186 [50.0%] 
;;              184 [0.0%] 
;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u1063(6){ }u1064(7){ }u1065(16){ }u1066(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 1273 987 991 149 234 "" [2 uses])
(note 991 1273 992 149 [bb 149] NOTE_INSN_BASIC_BLOCK)
(insn 992 991 993 149 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x7f88bbbf2c60 *.LC23>)) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(call_insn 993 992 1260 149 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1364 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 150, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 149, next block 151, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       185 [100.0%]  (FALLTHRU)
;;              182 [12.0%]  (FALLTHRU)
;;              187 [100.0%]  (FALLTHRU)
;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u1069(6){ }u1070(7){ }u1071(16){ }u1072(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212
;; lr  def 	 275
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347
;; live  gen 	 275
;; live  kill	
(code_label 1260 993 995 150 233 "" [0 uses])
(note 995 1260 996 150 [bb 150] NOTE_INSN_BASIC_BLOCK)
(insn 996 995 997 150 (set (reg:SI 275 [ D.6777 ])
        (subreg:SI (reg/v:DI 212 [ n ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
(insn 997 996 1000 150 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (subreg:SI (reg/v:DI 212 [ n ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:DI 212 [ n ])
        (nil)))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347

;; basic block 151, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 150, next block 152, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       145 [50.0%] 
;; bb 151 artificial_defs: { }
;; bb 151 artificial_uses: { u1075(6){ }u1076(7){ }u1077(16){ }u1078(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 270
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 309
;; live  gen 	 0 [ax] 270
;; live  kill	
(code_label 1000 997 1001 151 218 "" [1 uses])
(note 1001 1000 1002 151 [bb 151] NOTE_INSN_BASIC_BLOCK)
(call_insn/u 1002 1001 1003 151 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>) [0 __errno_location S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 1003 1002 1004 151 (set (reg/f:DI 270 [ D.6794 ])
        (reg:DI 0 ax)) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 1004 1003 1043 151 (set (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;  succ:       152 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309

;; basic block 152, loop depth 6, count 0, freq 7, maybe hot
;;  prev block 151, next block 153, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       151 [100.0%]  (FALLTHRU)
;;              155 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 152 artificial_defs: { }
;; bb 152 artificial_uses: { u1082(6){ }u1083(7){ }u1084(16){ }u1085(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245 309
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 274 275 488 489
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 274 275 488 489
;; live  kill	 17 [flags]
(code_label 1043 1004 1005 152 225 "" [0 uses])
(note 1005 1043 1006 152 [bb 152] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1006 1005 1007 152 (var_location:DI __ptr (plus:DI (mem/f/j:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [0 _971->yy_ch_buf+0 S8 A64])
        (reg/v:DI 224 [ number_to_move ]))) lex.yy.c:1364 -1
     (nil))
(debug_insn 1007 1006 1008 152 (var_location:DI __size (const_int 1 [0x1])) lex.yy.c:1364 -1
     (nil))
(debug_insn 1008 1007 1009 152 (var_location:DI __n (reg/v:DI 309 [ num_to_read ])) lex.yy.c:1364 -1
     (nil))
(debug_insn 1009 1008 1010 152 (var_location:DI __stream (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 -1
     (nil))
(insn 1010 1009 1011 152 (set (reg/f:DI 489 [ _971->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _971->yy_ch_buf+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
(insn 1011 1010 1012 152 (parallel [
            (set (reg:DI 488 [ D.6783 ])
                (plus:DI (reg/v:DI 224 [ number_to_move ])
                    (reg/f:DI 489 [ _971->yy_ch_buf ])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 489 [ _971->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1012 1011 1013 152 (set (reg:DI 2 cx)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
(insn 1013 1012 1014 152 (set (reg:DI 1 dx)
        (reg/v:DI 309 [ num_to_read ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
(insn 1014 1013 1015 152 (set (reg:DI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
(insn 1015 1014 1016 152 (set (reg:DI 5 di)
        (reg:DI 488 [ D.6783 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 488 [ D.6783 ])
        (nil)))
(call_insn 1016 1015 1017 152 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>) [0 __fread_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 1017 1016 1018 152 (set (reg:DI 274 [ D.6781 ])
        (reg:DI 0 ax)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 1018 1017 1019 152 (var_location:DI __ptr (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
(debug_insn 1019 1018 1020 152 (var_location:DI __size (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
(debug_insn 1020 1019 1021 152 (var_location:DI __n (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
(debug_insn 1021 1020 1022 152 (var_location:DI __stream (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
(insn 1022 1021 1023 152 (set (reg:SI 275 [ D.6777 ])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
(insn 1023 1022 1024 152 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 274 [ D.6781 ])
        (nil)))
(insn 1024 1023 1025 152 (set (reg:CCZ 17 flags)
        (compare:CCZ (subreg:SI (reg:DI 274 [ D.6781 ]) 0)
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1025 1024 1026 152 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1263)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1263)
;;  succ:       153 [29.0%]  (FALLTHRU)
;;              183 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 275 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 275 309

;; basic block 153, loop depth 6, count 0, freq 2, maybe hot
;;  prev block 152, next block 154, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       152 [29.0%]  (FALLTHRU)
;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u1104(6){ }u1105(7){ }u1106(16){ }u1107(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 277
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 277
;; live  kill	
(note 1026 1025 1027 153 [bb 153] NOTE_INSN_BASIC_BLOCK)
(insn 1027 1026 1028 153 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(call_insn 1028 1027 1029 153 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 1029 1028 1030 153 (set (reg:SI 277 [ D.6777 ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1030 1029 1031 153 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 277 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 277 [ D.6777 ])
        (nil)))
(jump_insn 1031 1030 1032 153 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1271)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1271)
;;  succ:       184 [50.0%] 
;;              154 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309

;; basic block 154, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 153, next block 155, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       153 [50.0%]  (FALLTHRU)
;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u1113(6){ }u1114(7){ }u1115(16){ }u1116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 275
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  gen 	 275
;; live  kill	
(note 1032 1031 1033 154 [bb 154] NOTE_INSN_BASIC_BLOCK)
(insn 1033 1032 1036 154 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       183 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275

;; basic block 155, loop depth 6, count 0, freq 7, maybe hot
;;  prev block 154, next block 156, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       184 [100.0%]  (FALLTHRU)
;; bb 155 artificial_defs: { }
;; bb 155 artificial_uses: { u1117(6){ }u1118(7){ }u1119(16){ }u1120(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 245 490 491
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; live  gen 	 5 [di] 245 490 491
;; live  kill	
(note 1036 1033 1037 155 [bb 155] NOTE_INSN_BASIC_BLOCK)
(insn 1037 1036 1038 155 (set (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
(insn 1038 1037 1039 155 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(call_insn 1039 1038 1040 155 (call (mem:QI (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>) [0 clearerr S1 A8])
        (const_int 0 [0])) lex.yy.c:1364 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 1040 1039 1041 155 (set (reg:DI 490 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1041 1040 1042 155 (set (reg/f:DI 491 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1042 1041 1046 155 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 490 [ yy_buffer_stack_top ])
                    (const_int 8 [0x8]))
                (reg/f:DI 491 [ yy_buffer_stack ])) [1 *_969+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 491 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 490 [ yy_buffer_stack_top ])
            (nil))))
;;  succ:       152 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 245 270 309

;; basic block 156, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 155, next block 158, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       150 [100.0%]  (FALLTHRU)
;;              183 [100.0%]  (FALLTHRU)
;; bb 156 artificial_defs: { }
;; bb 156 artificial_uses: { u1126(6){ }u1127(7){ }u1128(16){ }u1129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 347
;; lr  def 	 17 [flags] 280
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347
;; live  gen 	 17 [flags] 280
;; live  kill	
(code_label 1046 1042 1047 156 222 "" [0 uses])
(note 1047 1046 1048 156 [bb 156] NOTE_INSN_BASIC_BLOCK)
(insn 1048 1047 1049 156 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_1064+0 S8 A64])) lex.yy.c:1367 89 {*movdi_internal}
     (nil))
(insn 1049 1048 1050 156 (set (mem:SI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 32 [0x20])) [2 _429->yy_n_chars+0 S4 A64])
        (reg:SI 275 [ D.6777 ])) lex.yy.c:1367 90 {*movsi_internal}
     (nil))
(insn 1050 1049 1051 156 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 275 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1370 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1051 1050 1052 156 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1349)
            (pc))) lex.yy.c:1370 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1349)
;;  succ:       158 [50.0%]  (FALLTHRU)
;;              161 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 347

;; basic block 158, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 156, next block 159, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       156 [50.0%]  (FALLTHRU)
;;              132 [100.0%]  (FALLTHRU)
;; bb 158 artificial_defs: { }
;; bb 158 artificial_uses: { u1135(6){ }u1136(7){ }u1137(16){ }u1138(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 1052 1051 1053 158 210 "" [0 uses])
(note 1053 1052 1054 158 [bb 158] NOTE_INSN_BASIC_BLOCK)
(insn 1054 1053 1055 158 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (const_int 0 [0]))) lex.yy.c:1372 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 1055 1054 1056 158 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1068)
            (pc))) lex.yy.c:1372 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1068)
;;  succ:       159 [29.0%]  (FALLTHRU)
;;              160 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224

;; basic block 159, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 158, next block 160, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       158 [29.0%]  (FALLTHRU)
;; bb 159 artificial_defs: { }
;; bb 159 artificial_uses: { u1141(6){ }u1142(7){ }u1143(16){ }u1144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 275 280 308 347 492 493 494
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  gen 	 5 [di] 275 280 308 347 492 493 494
;; live  kill	 17 [flags]
(note 1056 1055 1057 159 [bb 159] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1057 1056 1058 159 (var_location:SI ret_val (const_int 1 [0x1])) lex.yy.c:1374 -1
     (nil))
(insn 1058 1057 1059 159 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1375 89 {*movdi_internal}
     (nil))
(call_insn 1059 1058 1060 159 (call (mem:QI (symbol_ref:DI ("_Z9yyrestartP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c1b0 yyrestart>) [0 yyrestart S1 A8])
        (const_int 0 [0])) lex.yy.c:1375 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z9yyrestartP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c1b0 yyrestart>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 1060 1059 1061 159 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 1061 1060 1062 159 (set (reg:DI 493 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1062 1061 1063 159 (parallel [
            (set (reg:DI 492 [ D.6781 ])
                (ashift:DI (reg:DI 493 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 493 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 1063 1062 1064 159 (set (reg/f:DI 494 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1064 1063 1065 159 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg:DI 492 [ D.6781 ])
                    (reg/f:DI 494 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 494 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 492 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 492 [ D.6781 ]))
                    (nil))))))
(insn 1065 1064 30 159 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_954+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 30 1065 1068 159 (set (reg/v:SI 308 [ ret_val ])
        (const_int 1 [0x1])) lex.yy.c:1374 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347

;; basic block 160, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 159, next block 161, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       158 [71.0%] 
;; bb 160 artificial_defs: { }
;; bb 160 artificial_uses: { u1152(6){ }u1153(7){ }u1154(16){ }u1155(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 275 280 308 347 495 496 497
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224
;; live  gen 	 275 280 308 347 495 496 497
;; live  kill	 17 [flags]
(code_label 1068 30 1069 160 227 "" [1 uses])
(note 1069 1068 1070 160 [bb 160] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1070 1069 1071 160 (var_location:SI ret_val (const_int 2 [0x2])) lex.yy.c:1380 -1
     (nil))
(insn 1071 1070 1072 160 (set (reg:DI 496 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1381 89 {*movdi_internal}
     (nil))
(insn 1072 1071 1073 160 (parallel [
            (set (reg:DI 495 [ D.6781 ])
                (ashift:DI (reg:DI 496 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1381 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 496 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 1073 1072 1074 160 (set (reg/f:DI 497 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1381 89 {*movdi_internal}
     (nil))
(insn 1074 1073 1075 160 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg:DI 495 [ D.6781 ])
                    (reg/f:DI 497 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1381 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 497 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 495 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 495 [ D.6781 ]))
                    (nil))))))
(insn 1075 1074 1076 160 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_436+0 S8 A64])) lex.yy.c:1381 89 {*movdi_internal}
     (nil))
(insn 1076 1075 1077 160 (set (mem:SI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 60 [0x3c])) [2 _437->yy_buffer_status+0 S4 A32])
        (const_int 2 [0x2])) lex.yy.c:1382 90 {*movsi_internal}
     (nil))
(insn 1077 1076 31 160 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 31 1077 1349 160 (set (reg/v:SI 308 [ ret_val ])
        (const_int 2 [0x2])) lex.yy.c:1380 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347

;; basic block 161, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 160, next block 162, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       156 [50.0%] 
;; bb 161 artificial_defs: { }
;; bb 161 artificial_uses: { u1162(6){ }u1163(7){ }u1164(16){ }u1165(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 308
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 347
;; live  gen 	 308
;; live  kill	
(code_label 1349 31 1348 161 243 "" [1 uses])
(note 1348 1349 29 161 [bb 161] NOTE_INSN_BASIC_BLOCK)
(insn 29 1348 1078 161 (set (reg/v:SI 308 [ ret_val ])
        (const_int 0 [0])) lex.yy.c:1387 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347

;; basic block 162, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 161, next block 163, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       161 [100.0%]  (FALLTHRU)
;;              159 [100.0%]  (FALLTHRU)
;;              160 [100.0%]  (FALLTHRU)
;; bb 162 artificial_defs: { }
;; bb 162 artificial_uses: { u1166(6){ }u1167(7){ }u1168(16){ }u1169(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 275 280
;; lr  def 	 17 [flags] 287 289
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 280 308 347
;; live  gen 	 17 [flags] 287 289
;; live  kill	 17 [flags]
(code_label 1078 29 1079 162 226 "" [0 uses])
(note 1079 1078 1080 162 [bb 162] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1080 1079 1081 162 (var_location:SI ret_val (reg/v:SI 308 [ ret_val ])) -1
     (nil))
(insn 1081 1080 1083 162 (parallel [
            (set (reg:SI 287 [ D.6795 ])
                (plus:SI (reg:SI 275 [ D.6777 ])
                    (subreg:SI (reg/v:DI 224 [ number_to_move ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1389 217 {*addsi_1}
     (expr_list:REG_DEAD (reg/v:DI 224 [ number_to_move ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1083 1081 1084 162 (set (reg:DI 289 [ D.6781 ])
        (sign_extend:DI (reg:SI 287 [ D.6795 ]))) lex.yy.c:1389 142 {*extendsidi2_rex64}
     (nil))
(insn 1084 1083 1085 162 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 289 [ D.6781 ])
            (mem:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                    (const_int 24 [0x18])) [4 _957->yy_buf_size+0 S8 A64]))) lex.yy.c:1389 8 {*cmpdi_1}
     (nil))
(jump_insn 1085 1084 1086 162 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 1109)
            (pc))) lex.yy.c:1389 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1109)
;;  succ:       163 [29.0%]  (FALLTHRU)
;;              165 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 275 280 287 289 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 275 280 287 289 308 347

;; basic block 163, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 162, next block 164, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       162 [29.0%]  (FALLTHRU)
;; bb 163 artificial_defs: { }
;; bb 163 artificial_uses: { u1178(6){ }u1179(7){ }u1180(16){ }u1181(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 275 280 287 289 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 280 287 347
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 297 299 498 499 500 501 502
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 275 280 287 289 308 347
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 297 299 498 499 500 501 502
;; live  kill	 17 [flags]
(note 1086 1085 1087 163 [bb 163] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1087 1086 1088 163 (var_location:SI new_size (plus:SI (ashiftrt:SI (reg:SI 275 [ D.6777 ])
            (const_int 1 [0x1]))
        (reg:SI 287 [ D.6795 ]))) lex.yy.c:1391 -1
     (nil))
(debug_insn 1088 1087 1089 163 (var_location:DI ptr (mem/f/j:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
            (const_int 8 [0x8])) [0 _957->yy_ch_buf+0 S8 A64])) lex.yy.c:1392 -1
     (nil))
(debug_insn 1089 1088 1090 163 (var_location:DI size (sign_extend:DI (plus:SI (ashiftrt:SI (reg:SI 275 [ D.6777 ])
                (const_int 1 [0x1]))
            (reg:SI 287 [ D.6795 ])))) lex.yy.c:1392 -1
     (nil))
(insn 1090 1089 1091 163 (parallel [
            (set (reg:SI 498 [ D.6777 ])
                (ashiftrt:SI (reg:SI 275 [ D.6777 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 545 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 275 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1091 1090 1092 163 (parallel [
            (set (reg:SI 499 [ D.6795 ])
                (plus:SI (reg:SI 498 [ D.6777 ])
                    (reg:SI 287 [ D.6795 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 498 [ D.6777 ])
        (expr_list:REG_DEAD (reg:SI 287 [ D.6795 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1092 1091 1093 163 (set (reg:DI 500 [ D.6781 ])
        (sign_extend:DI (reg:SI 499 [ D.6795 ]))) lex.yy.c:2136 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 499 [ D.6795 ])
        (nil)))
(insn 1093 1092 1094 163 (set (reg/f:DI 501 [ _957->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])) lex.yy.c:2136 89 {*movdi_internal}
     (nil))
(insn 1094 1093 1095 163 (set (reg:DI 4 si)
        (reg:DI 500 [ D.6781 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 500 [ D.6781 ])
        (nil)))
(insn 1095 1094 1096 163 (set (reg:DI 5 di)
        (reg/f:DI 501 [ _957->yy_ch_buf ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 501 [ _957->yy_ch_buf ])
        (nil)))
(call_insn 1096 1095 1097 163 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 1097 1096 1098 163 (set (reg/f:DI 297 [ D.6793 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 1098 1097 1099 163 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1392 -1
     (nil))
(debug_insn 1099 1098 1100 163 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1392 -1
     (nil))
(insn 1100 1099 1101 163 (set (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])
        (reg/f:DI 297 [ D.6793 ])) lex.yy.c:1392 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 297 [ D.6793 ])
        (expr_list:REG_DEAD (reg/f:DI 280 [ D.6782 ])
            (nil))))
(insn 1101 1100 1102 163 (set (reg/f:DI 502 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1393 89 {*movdi_internal}
     (nil))
(insn 1102 1101 1103 163 (set (reg/f:DI 299 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 502 [ *_955 ])
                (const_int 8 [0x8])) [1 _457->yy_ch_buf+0 S8 A64])) lex.yy.c:1393 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 502 [ *_955 ])
        (nil)))
(insn 1103 1102 1104 163 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 299 [ D.6783 ])
            (const_int 0 [0]))) lex.yy.c:1393 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 1104 1103 1105 163 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1112)
            (pc))) lex.yy.c:1393 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 1112)
;;  succ:       164 [0.0%]  (FALLTHRU)
;;              166 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347

;; basic block 164, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 163, next block 165, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       163 [0.0%]  (FALLTHRU)
;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u1204(6){ }u1205(7){ }u1206(16){ }u1207(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(note 1105 1104 1106 164 [bb 164] NOTE_INSN_BASIC_BLOCK)
(insn 1106 1105 1107 164 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC24") [flags 0x2]  <var_decl 0x7f88bbbf2cf0 *.LC24>)) lex.yy.c:1394 89 {*movdi_internal}
     (nil))
(call_insn 1107 1106 1109 164 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1394 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 165, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 164, next block 166, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       162 [71.0%] 
;; bb 165 artificial_defs: { }
;; bb 165 artificial_uses: { u1210(6){ }u1211(7){ }u1212(16){ }u1213(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 280 287 289 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 280
;; lr  def 	 299
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 280 287 289 308 347
;; live  gen 	 299
;; live  kill	
(code_label 1109 1107 1110 165 228 "" [1 uses])
(note 1110 1109 1111 165 [bb 165] NOTE_INSN_BASIC_BLOCK)
(insn 1111 1110 1112 165 (set (reg/f:DI 299 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 280 [ D.6782 ])
        (nil)))
;;  succ:       166 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347

;; basic block 166, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 165, next block 168, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       165 [100.0%]  (FALLTHRU)
;;              163 [100.0%] 
;; bb 166 artificial_defs: { }
;; bb 166 artificial_uses: { u1215(6){ }u1216(7){ }u1217(16){ }u1218(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 287 289 299 308 347
;; lr  def 	 17 [flags] 306 503 504 505
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 287 289 299 308 347
;; live  gen 	 17 [flags] 306 503 504 505
;; live  kill	
(code_label 1112 1111 1113 166 229 "" [1 uses])
(note 1113 1112 1114 166 [bb 166] NOTE_INSN_BASIC_BLOCK)
(insn 1114 1113 1115 166 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 287 [ D.6795 ])) lex.yy.c:1397 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 288 [ D.6777 ])
        (nil)))
(insn 1115 1114 1116 166 (set (mem:QI (plus:DI (reg/f:DI 299 [ D.6783 ])
                (reg:DI 289 [ D.6781 ])) [0 *_461+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1398 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 299 [ D.6783 ])
        (nil)))
(insn 1116 1115 1117 166 (set (reg/f:DI 503 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1399 89 {*movdi_internal}
     (nil))
(insn 1117 1116 1118 166 (set (reg/f:DI 504 [ _462->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 503 [ *_955 ])
                (const_int 8 [0x8])) [1 _462->yy_ch_buf+0 S8 A64])) lex.yy.c:1399 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 503 [ *_955 ])
        (nil)))
(insn 1118 1117 1119 166 (set (mem:QI (plus:DI (plus:DI (reg/f:DI 504 [ _462->yy_ch_buf ])
                    (reg:DI 289 [ D.6781 ]))
                (const_int 1 [0x1])) [0 *_465+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1399 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 504 [ _462->yy_ch_buf ])
        (nil)))
(insn 1119 1118 1120 166 (set (reg/f:DI 505 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1401 89 {*movdi_internal}
     (nil))
(insn 1120 1119 1121 166 (set (reg/f:DI 306 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 505 [ *_955 ])
                (const_int 8 [0x8])) [1 _466->yy_ch_buf+0 S8 A64])) lex.yy.c:1401 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 505 [ *_955 ])
        (nil)))
(insn 1121 1120 1122 166 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 306 [ D.6783 ])) lex.yy.c:1401 89 {*movdi_internal}
     (nil))
(debug_insn 1122 1121 1123 166 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1123 1122 1124 166 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1124 1123 1125 166 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1125 1124 1126 166 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1126 1125 1127 166 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1127 1126 1128 166 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1128 1127 1129 166 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1129 1128 1130 166 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1130 1129 1131 166 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1131 1130 1132 166 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1132 1131 1133 166 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1133 1132 1134 166 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(insn 1134 1133 1135 166 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 308 [ ret_val ])
            (const_int 1 [0x1]))) lex.yy.c:1205 7 {*cmpsi_1}
     (nil))
(jump_insn 1135 1134 1351 166 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1147)
            (pc))) lex.yy.c:1205 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 1147)
;;  succ:       171 [100.0%] 
;;              168 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 289 306 308 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 289 306 308 347

;; basic block 168, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 166, next block 169, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       166 (FALLTHRU)
;; bb 168 artificial_defs: { }
;; bb 168 artificial_uses: { u1231(6){ }u1232(7){ }u1233(16){ }u1234(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 308
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 308 347
;; live  gen 	 17 [flags]
;; live  kill	
(note 1351 1135 1136 168 [bb 168] NOTE_INSN_BASIC_BLOCK)
(insn 1136 1351 1137 168 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 308 [ ret_val ])
            (const_int 2 [0x2]))) lex.yy.c:1205 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 308 [ ret_val ])
        (nil)))
(jump_insn 1137 1136 1140 168 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1140)
            (pc))) lex.yy.c:1205 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2900 (nil)))
 -> 1140)
;;  succ:       169 [29.0%] 
;;              172 [71.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 347

;; basic block 169, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 168, next block 170, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       168 [29.0%] 
;; bb 169 artificial_defs: { }
;; bb 169 artificial_uses: { u1237(6){ }u1238(7){ }u1239(16){ }u1240(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; lr  def 	 17 [flags] 88 324 506 507
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; live  gen 	 88 324 506 507
;; live  kill	 17 [flags]
(code_label 1140 1137 1141 169 231 "" [1 uses])
(note 1141 1140 1142 169 [bb 169] NOTE_INSN_BASIC_BLOCK)
(insn 1142 1141 1143 169 (set (reg/f:DI 506 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 347 [ D.6780 ])
        (nil)))
(insn 1143 1142 1144 169 (set (reg/f:DI 507 [ _934->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 506 [ *_955 ])
                (const_int 8 [0x8])) [1 _934->yy_ch_buf+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 506 [ *_955 ])
        (nil)))
(insn 1144 1143 33 169 (parallel [
            (set (reg/f:DI 324 [ D.6783 ])
                (plus:DI (reg:DI 289 [ D.6781 ])
                    (reg/f:DI 507 [ _934->yy_ch_buf ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 507 [ _934->yy_ch_buf ])
        (expr_list:REG_DEAD (reg:DI 289 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 33 1144 1344 169 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 324 [ D.6783 ])) lex.yy.c:1205 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 324 [ D.6783 ])
        (nil)))
;;  succ:       173 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88

;; basic block 170, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 169, next block 171, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       124 [16.1%] 
;; bb 170 artificial_defs: { }
;; bb 170 artificial_uses: { u1246(6){ }u1247(7){ }u1248(16){ }u1249(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 213
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 306
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 213
;; live  gen 	 306
;; live  kill	
(code_label 1344 33 1343 170 242 "" [1 uses])
(note 1343 1344 32 170 [bb 170] NOTE_INSN_BASIC_BLOCK)
(insn 32 1343 1147 170 (set (reg/f:DI 306 [ D.6783 ])
        (reg/v/f:DI 213 [ source ])) lex.yy.c:1277 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 213 [ source ])
        (nil)))
;;  succ:       171 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 306
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 306

;; basic block 171, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 170, next block 172, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       170 [100.0%]  (FALLTHRU)
;;              166 [100.0%] 
;; bb 171 artificial_defs: { }
;; bb 171 artificial_uses: { u1251(6){ }u1252(7){ }u1253(16){ }u1254(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 306
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 306
;; lr  def 	 17 [flags] 90 508 509 511 512 513
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 306
;; live  gen 	 90 508 509 511 512 513
;; live  kill	 17 [flags]
(code_label 1147 32 1148 171 205 "" [1 uses])
(note 1148 1147 1149 171 [bb 171] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1149 1148 1150 171 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1150 1149 1151 171 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1151 1150 1152 171 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1152 1151 1153 171 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1153 1152 1154 171 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1154 1153 1155 171 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1155 1154 1156 171 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1156 1155 1157 171 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1157 1156 1158 171 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1158 1157 1159 171 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1159 1158 1160 171 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1160 1159 1161 171 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(insn 1161 1160 1162 171 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 306 [ D.6783 ])) lex.yy.c:1222 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 306 [ D.6783 ])
        (nil)))
(insn 1162 1161 1163 171 (set (reg:SI 509 [ yy_start ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) lex.yy.c:1224 90 {*movsi_internal}
     (nil))
(insn 1163 1162 1164 171 (parallel [
            (set (reg:SI 508 [ D.6777 ])
                (plus:SI (reg:SI 509 [ yy_start ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 509 [ yy_start ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
(insn 1164 1163 1165 171 (parallel [
            (set (reg:SI 511)
                (lshiftrt:SI (reg:SI 508 [ D.6777 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 544 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1165 1164 1166 171 (parallel [
            (set (reg:SI 512)
                (plus:SI (reg:SI 511)
                    (reg:SI 508 [ D.6777 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 511)
        (expr_list:REG_DEAD (reg:SI 508 [ D.6777 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1166 1165 1167 171 (parallel [
            (set (reg:SI 513 [ D.6777 ])
                (ashiftrt:SI (reg:SI 512)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 545 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 512)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1167 1166 1168 171 (parallel [
            (set (reg/v:SI 90 [ yy_act ])
                (plus:SI (reg:SI 513 [ D.6777 ])
                    (const_int 47 [0x2f])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 513 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 1168 1167 1172 171 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:1224 -1
     (nil))
;;  succ:       54 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 126

;; basic block 172, loop depth 3, count 0, freq 0, maybe hot
;;  prev block 171, next block 173, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       168 [71.0%]  (FALLTHRU)
;; bb 172 artificial_defs: { }
;; bb 172 artificial_uses: { u1263(6){ }u1264(7){ }u1265(16){ }u1266(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 88 89 514
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306
;; live  gen 	 0 [ax] 87 88 89 514
;; live  kill	 17 [flags]
(note 1172 1168 1173 172 [bb 172] NOTE_INSN_BASIC_BLOCK)
(insn 1173 1172 1174 172 (set (reg:DI 514 [ D.6790 ])
        (sign_extend:DI (reg/v:SI 147 [ yy_amount_of_matched_text ]))) lex.yy.c:1238 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 147 [ yy_amount_of_matched_text ])
        (nil)))
(insn 1174 1173 1175 172 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/f:DI 306 [ D.6783 ])
                    (reg:DI 514 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1238 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 514 [ D.6790 ])
        (expr_list:REG_DEAD (reg/f:DI 306 [ D.6783 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1175 1174 1176 172 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1238 89 {*movdi_internal}
     (nil))
(call_insn 1176 1175 1177 172 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1240 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 1177 1176 1178 172 (set (reg/v:SI 87 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1240 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 1178 1177 1179 172 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1240 -1
     (nil))
(debug_insn 1179 1178 1180 172 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1242 -1
     (nil))
(insn 1180 1179 1181 172 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1243 89 {*movdi_internal}
     (nil))
(debug_insn 1181 1180 1184 172 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1243 -1
     (nil))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89

;; basic block 173, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 172, next block 174, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       169 [100.0%]  (FALLTHRU)
;;              125 [100.0%]  (FALLTHRU)
;; bb 173 artificial_defs: { }
;; bb 173 artificial_uses: { u1276(6){ }u1277(7){ }u1278(16){ }u1279(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 160 186 516
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  gen 	 0 [ax] 89 160 186 516
;; live  kill	
(code_label 1184 1181 1185 173 206 "" [0 uses])
(note 1185 1184 1186 173 [bb 173] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1186 1185 1187 173 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1187 1186 1188 173 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1188 1187 1189 173 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1189 1188 1190 173 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1190 1189 1191 173 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1191 1190 1192 173 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1192 1191 1193 173 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1193 1192 1194 173 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1194 1193 1195 173 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1195 1194 1196 173 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1196 1195 1197 173 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1197 1196 1198 173 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1198 1197 1199 173 (var_location:DI D#9 (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
(debug_insn 1199 1198 1200 173 (var_location:DI D#8 (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
(debug_insn 1200 1199 1201 173 (var_location:DI D#7 (ashift:DI (debug_expr:DI D#8)
        (const_int 3 [0x3]))) lex.yy.c:1248 -1
     (nil))
(debug_insn 1201 1200 1202 173 (var_location:DI D#6 (plus:DI (debug_expr:DI D#9)
        (debug_expr:DI D#7))) lex.yy.c:1248 -1
     (nil))
(debug_insn 1202 1201 1203 173 (var_location:DI D#5 (mem/f:DI (debug_expr:DI D#6) [0 +0 S8 A64])) lex.yy.c:1248 -1
     (nil))
(debug_insn 1203 1202 1204 173 (var_location:DI D#4 (mem/f/j:DI (plus:DI (debug_expr:DI D#5)
            (const_int 8 [0x8])) [0 D#5->yy_ch_buf+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
(debug_insn 1204 1203 1205 173 (var_location:SI D#3 (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) lex.yy.c:1248 -1
     (nil))
(debug_insn 1205 1204 1206 173 (var_location:DI D#2 (sign_extend:DI (debug_expr:SI D#3))) lex.yy.c:1248 -1
     (nil))
(insn 1206 1205 1207 173 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1248 89 {*movdi_internal}
     (nil))
(call_insn 1207 1206 1208 173 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1250 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 1208 1207 1209 173 (set (reg/v:SI 160 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1250 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 1209 1208 1210 173 (var_location:SI yy_current_state (reg/v:SI 160 [ yy_current_state ])) lex.yy.c:1250 -1
     (nil))
(debug_insn 1210 1209 1211 173 (var_location:DI yy_cp (plus:DI (debug_expr:DI D#4)
        (debug_expr:DI D#2))) lex.yy.c:1252 -1
     (nil))
(insn 1211 1210 1212 173 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1253 89 {*movdi_internal}
     (nil))
(debug_insn 1212 1211 1214 173 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1253 -1
     (nil))
(insn 1214 1212 1215 173 (set (reg:DI 516 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 160 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 160 [ yy_current_state ])
        (nil)))
(insn 1215 1214 1218 173 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 516 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 516 [ yy_current_state ])
        (expr_list:REG_DEAD (reg/f:DI 515)
            (nil))))
;;  succ:       40 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186

;; basic block 174, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 173, next block 175, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       54 [2.2%] 
;; bb 174 artificial_defs: { }
;; bb 174 artificial_uses: { u1288(6){ }u1289(7){ }u1290(16){ }u1291(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 1218 1215 1219 174 140 "" [1 uses])
(note 1219 1218 1220 174 [bb 174] NOTE_INSN_BASIC_BLOCK)
(insn 1220 1219 1221 174 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC25") [flags 0x2]  <var_decl 0x7f88bbbf2d80 *.LC25>)) lex.yy.c:1261 89 {*movdi_internal}
     (nil))
(call_insn 1221 1220 1223 174 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1261 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 175, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 174, next block 176, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 175 artificial_defs: { }
;; bb 175 artificial_uses: { u1294(6){ }u1295(7){ }u1296(16){ }u1297(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 1223 1221 1224 175 156 "" [1 uses])
(note 1224 1223 42 175 [bb 175] NOTE_INSN_BASIC_BLOCK)
(insn 42 1224 1330 175 (set (reg:SI 92 [ D.6777 ])
        (const_int 276 [0x114])) mycc.l:75 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 176, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 175, next block 177, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.3%] 
;; bb 176 artificial_defs: { }
;; bb 176 artificial_uses: { u1298(6){ }u1299(7){ }u1300(16){ }u1301(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 1330 42 1329 176 238 "" [1 uses])
(note 1329 1330 43 176 [bb 176] NOTE_INSN_BASIC_BLOCK)
(insn 43 1329 1334 176 (set (reg:SI 92 [ D.6777 ])
        (const_int 277 [0x115])) mycc.l:76 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 177, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 176, next block 178, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       64 [2.0%] 
;; bb 177 artificial_defs: { }
;; bb 177 artificial_uses: { u1302(6){ }u1303(7){ }u1304(16){ }u1305(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 1334 43 1333 177 239 "" [1 uses])
(note 1333 1334 68 177 [bb 177] NOTE_INSN_BASIC_BLOCK)
(insn 68 1333 1338 177 (set (reg:SI 92 [ D.6777 ])
        (const_int 0 [0])) mycc.l:62 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 178, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 177, next block 179, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       65 [2.0%] 
;; bb 178 artificial_defs: { }
;; bb 178 artificial_uses: { u1306(6){ }u1307(7){ }u1308(16){ }u1309(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 1338 68 1337 178 240 "" [1 uses])
(note 1337 1338 67 178 [bb 178] NOTE_INSN_BASIC_BLOCK)
(insn 67 1337 1342 178 (set (reg:SI 92 [ D.6777 ])
        (const_int 0 [0])) mycc.l:62 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 179, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 178, next block 180, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       80 [21.6%] 
;; bb 179 artificial_defs: { }
;; bb 179 artificial_uses: { u1310(6){ }u1311(7){ }u1312(16){ }u1313(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 1342 67 1341 179 241 "" [1 uses])
(note 1341 1342 38 179 [bb 179] NOTE_INSN_BASIC_BLOCK)
(insn 38 1341 1225 179 (set (reg:SI 92 [ D.6777 ])
        (const_int 263 [0x107])) mycc.l:74 90 {*movsi_internal}
     (nil))
;;  succ:       180 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 180, loop depth 0, count 0, freq 61, maybe hot
;;  prev block 179, next block 181, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       73 [100.0%]  (FALLTHRU)
;;              68 [100.0%]  (FALLTHRU)
;;              72 [100.0%]  (FALLTHRU)
;;              70 [100.0%]  (FALLTHRU)
;;              179 [100.0%]  (FALLTHRU)
;;              78 [100.0%]  (FALLTHRU)
;;              79 [100.0%]  (FALLTHRU)
;;              81 [100.0%]  (FALLTHRU)
;;              176 [100.0%]  (FALLTHRU)
;;              175 [100.0%]  (FALLTHRU)
;;              56 [100.0%]  (FALLTHRU)
;;              82 [100.0%]  (FALLTHRU)
;;              83 [100.0%]  (FALLTHRU)
;;              84 [100.0%]  (FALLTHRU)
;;              85 [100.0%]  (FALLTHRU)
;;              86 [100.0%]  (FALLTHRU)
;;              87 [100.0%]  (FALLTHRU)
;;              88 [100.0%]  (FALLTHRU)
;;              89 [100.0%]  (FALLTHRU)
;;              90 [100.0%]  (FALLTHRU)
;;              91 [100.0%]  (FALLTHRU)
;;              92 [100.0%]  (FALLTHRU)
;;              93 [100.0%]  (FALLTHRU)
;;              94 [100.0%]  (FALLTHRU)
;;              95 [100.0%]  (FALLTHRU)
;;              96 [100.0%]  (FALLTHRU)
;;              97 [100.0%]  (FALLTHRU)
;;              98 [100.0%]  (FALLTHRU)
;;              99 [100.0%]  (FALLTHRU)
;;              100 [100.0%]  (FALLTHRU)
;;              101 [100.0%]  (FALLTHRU)
;;              102 [100.0%]  (FALLTHRU)
;;              103 [100.0%]  (FALLTHRU)
;;              104 [100.0%]  (FALLTHRU)
;;              177 [100.0%]  (FALLTHRU)
;;              178 [100.0%]  (FALLTHRU)
;; bb 180 artificial_defs: { }
;; bb 180 artificial_uses: { u1314(6){ }u1315(7){ }u1316(16){ }u1317(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(code_label 1225 38 1226 180 157 "" [0 uses])
(note 1226 1225 1319 180 [bb 180] NOTE_INSN_BASIC_BLOCK)
(insn 1319 1226 1320 180 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ D.6777 ])) lex.yy.c:1265 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 92 [ D.6777 ])
        (nil)))
(insn 1320 1319 1321 180 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -8 [0xfffffffffffffff8])) [1 D.6797+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) lex.yy.c:1265 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 1321 1320 1230 180 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1324)
            (pc))) lex.yy.c:1265 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 1324)
;;  succ:       189 [100.0%] 
;;              188 [0.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 181, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 180, next block 182, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       117 [28.0%] 
;; bb 181 artificial_defs: { }
;; bb 181 artificial_uses: { u1322(6){ }u1323(7){ }u1324(16){ }u1325(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186
;; live  gen 	 89
;; live  kill	
(code_label 1230 1321 1231 181 201 "" [1 uses])
(note 1231 1230 1232 181 [bb 181] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1232 1231 1233 181 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(debug_insn 1233 1232 1234 181 (var_location:DI yy_cp (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(debug_insn 1234 1233 1235 181 (var_location:SI yy_next_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(insn 1235 1234 1236 181 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1188 89 {*movdi_internal}
     (nil))
(debug_insn 1236 1235 1239 181 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1188 -1
     (nil))
;;  succ:       40 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186

;; basic block 182, loop depth 6, count 0, freq 3, maybe hot
;;  prev block 181, next block 183, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       148 [72.0%] 
;; bb 182 artificial_defs: { }
;; bb 182 artificial_uses: { u1327(6){ }u1328(7){ }u1329(16){ }u1330(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 251 309
;; lr  def 	 17 [flags] 212 347 518 519 520 521 522 523 524
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 251 309
;; live  gen 	 17 [flags] 212 347 518 519 520 521 522 523 524
;; live  kill	 17 [flags]
(code_label 1239 1236 1240 182 220 "" [1 uses])
(note 1240 1239 1242 182 [bb 182] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1242 1240 1243 182 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
(insn 1243 1242 1244 182 (set (reg:DI 519 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1244 1243 1245 182 (parallel [
            (set (reg:DI 518 [ D.6781 ])
                (ashift:DI (reg:DI 519 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 519 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 1245 1244 1246 182 (set (reg/f:DI 520 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1246 1245 1247 182 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg:DI 518 [ D.6781 ])
                    (reg/f:DI 520 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 520 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 518 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 518 [ D.6781 ]))
                    (nil))))))
(insn 1247 1246 1248 182 (set (reg/f:DI 521 [ *_379 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_379+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1248 1247 1249 182 (set (reg/f:DI 522 [ _380->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 521 [ *_379 ])
                (const_int 8 [0x8])) [1 _380->yy_ch_buf+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 521 [ *_379 ])
        (nil)))
(insn 1249 1248 1250 182 (parallel [
            (set (reg:DI 523)
                (plus:DI (reg/f:DI 522 [ _380->yy_ch_buf ])
                    (reg/v:DI 212 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 522 [ _380->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1250 1249 1251 182 (parallel [
            (set (reg/f:DI 524)
                (plus:DI (reg:DI 523)
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 523)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1251 1250 1252 182 (set (mem:QI (reg/f:DI 524) [0 *_383+0 S1 A8])
        (subreg:QI (reg/v:SI 251 [ c ]) 0)) lex.yy.c:1364 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 524)
        (expr_list:REG_DEAD (reg/v:SI 251 [ c ])
            (nil))))
(insn 1252 1251 1254 182 (parallel [
            (set (reg/v:DI 212 [ n ])
                (plus:DI (reg/v:DI 212 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 1254 1252 1255 182 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
(debug_insn 1255 1254 1257 182 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
(insn 1257 1255 1258 182 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 212 [ n ])
            (reg/v:DI 309 [ num_to_read ]))) lex.yy.c:1364 8 {*cmpdi_1}
     (nil))
(jump_insn 1258 1257 1263 182 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 1256)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 8800 (nil)))
 -> 1256)
;;  succ:       147 [88.0%]  (DFS_BACK)
;;              150 [12.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 309 347

;; basic block 183, loop depth 5, count 0, freq 6, maybe hot
;;  prev block 182, next block 184, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       154 [100.0%]  (FALLTHRU)
;;              152 [71.0%] 
;; bb 183 artificial_defs: { }
;; bb 183 artificial_uses: { u1348(6){ }u1349(7){ }u1350(16){ }u1351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 525 526 527
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275
;; live  gen 	 347 525 526 527
;; live  kill	 17 [flags]
(code_label 1263 1258 1264 183 223 "" [1 uses])
(note 1264 1263 1265 183 [bb 183] NOTE_INSN_BASIC_BLOCK)
(insn 1265 1264 1266 183 (set (reg:DI 526 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1266 1265 1267 183 (parallel [
            (set (reg:DI 525 [ D.6781 ])
                (ashift:DI (reg:DI 526 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 526 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 1267 1266 1268 183 (set (reg/f:DI 527 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1268 1267 1271 183 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg:DI 525 [ D.6781 ])
                    (reg/f:DI 527 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 527 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 525 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 525 [ D.6781 ]))
                    (nil))))))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 275 347

;; basic block 184, loop depth 6, count 0, freq 7, maybe hot
;;  prev block 183, next block 185, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       153 [50.0%] 
;; bb 184 artificial_defs: { }
;; bb 184 artificial_uses: { u1356(6){ }u1357(7){ }u1358(16){ }u1359(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 1271 1268 1272 184 224 "" [1 uses])
(note 1272 1271 1274 184 [bb 184] NOTE_INSN_BASIC_BLOCK)
(insn 1274 1272 1275 184 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
            (const_int 4 [0x4]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
(jump_insn 1275 1274 1281 184 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 1273)
;;  succ:       149 [0.0%] 
;;              155 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 224 270 309

;; basic block 185, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 184, next block 186, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       148 [28.0%]  (FALLTHRU)
;; bb 185 artificial_defs: { }
;; bb 185 artificial_uses: { u1362(6){ }u1363(7){ }u1364(16){ }u1365(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224
;; lr  def 	 17 [flags] 212 264 347 528 529 530 531 532 533 534
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; live  gen 	 212 264 347 528 529 530 531 532 533 534
;; live  kill	 17 [flags]
(note 1281 1275 1284 185 [bb 185] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1284 1281 1285 185 (var_location:SI c (const_int 10 [0xa])) -1
     (nil))
(insn 1285 1284 1286 185 (set (reg:DI 529 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1286 1285 1287 185 (parallel [
            (set (reg:DI 528 [ D.6781 ])
                (ashift:DI (reg:DI 529 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 529 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 1287 1286 1288 185 (set (reg/f:DI 530 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1288 1287 1289 185 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg:DI 528 [ D.6781 ])
                    (reg/f:DI 530 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 530 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 528 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 528 [ D.6781 ]))
                    (nil))))))
(insn 1289 1288 1290 185 (parallel [
            (set (reg/v:DI 264 [ n ])
                (plus:DI (reg/v:DI 212 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 1290 1289 1291 185 (var_location:DI n (reg/v:DI 264 [ n ])) lex.yy.c:1364 -1
     (nil))
(insn 1291 1290 1292 185 (set (reg/f:DI 531 [ *_390 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_390+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1292 1291 1293 185 (set (reg/f:DI 532 [ _391->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 531 [ *_390 ])
                (const_int 8 [0x8])) [1 _391->yy_ch_buf+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 531 [ *_390 ])
        (nil)))
(insn 1293 1292 1294 185 (parallel [
            (set (reg:DI 533)
                (plus:DI (reg/f:DI 532 [ _391->yy_ch_buf ])
                    (reg/v:DI 212 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 532 [ _391->yy_ch_buf ])
        (expr_list:REG_DEAD (reg/v:DI 212 [ n ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1294 1293 1295 185 (parallel [
            (set (reg/f:DI 534)
                (plus:DI (reg:DI 533)
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 533)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1295 1294 1296 185 (set (mem:QI (reg/f:DI 534) [0 *_395+0 S1 A8])
        (const_int 10 [0xa])) lex.yy.c:1364 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 534)
        (nil)))
(debug_insn 1296 1295 28 185 (var_location:DI n (reg/v:DI 264 [ n ])) -1
     (nil))
(insn 28 1296 1299 185 (set (reg/v:DI 212 [ n ])
        (reg/v:DI 264 [ n ])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 264 [ n ])
        (nil)))
;;  succ:       150 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347

;; basic block 186, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 185, next block 187, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       147 [28.0%] 
;; bb 186 artificial_defs: { }
;; bb 186 artificial_uses: { u1381(6){ }u1382(7){ }u1383(16){ }u1384(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 268
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 268
;; live  kill	
(code_label 1299 28 1300 186 219 "" [1 uses])
(note 1300 1299 1303 186 [bb 186] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1303 1300 1304 186 (var_location:SI c (const_int -1 [0xffffffffffffffff])) -1
     (nil))
(debug_insn 1304 1303 1305 186 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
(insn 1305 1304 1306 186 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(call_insn 1306 1305 1307 186 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 1307 1306 1308 186 (set (reg:SI 268 [ D.6777 ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1308 1307 1309 186 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 268 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 268 [ D.6777 ])
        (nil)))
(jump_insn 1309 1308 1310 186 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1273)
;;  succ:       149 [50.0%] 
;;              187 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224

;; basic block 187, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 186, next block 188, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       186 [50.0%]  (FALLTHRU)
;; bb 187 artificial_defs: { }
;; bb 187 artificial_uses: { u1391(6){ }u1392(7){ }u1393(16){ }u1394(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 535 536 537
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224
;; live  gen 	 347 535 536 537
;; live  kill	 17 [flags]
(note 1310 1309 1311 187 [bb 187] NOTE_INSN_BASIC_BLOCK)
(insn 1311 1310 1312 187 (set (reg:DI 536 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1312 1311 1313 187 (parallel [
            (set (reg:DI 535 [ D.6781 ])
                (ashift:DI (reg:DI 536 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 536 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 1313 1312 1314 187 (set (reg/f:DI 537 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1314 1313 1353 187 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg:DI 535 [ D.6781 ])
                    (reg/f:DI 537 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 537 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 535 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 535 [ D.6781 ]))
                    (nil))))))
;;  succ:       150 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 126 147 212 224 347

;; basic block 188, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 187, next block 189, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       180 [0.0%]  (FALLTHRU)
;; bb 188 artificial_defs: { }
;; bb 188 artificial_uses: { u1399(6){ }u1400(7){ }u1401(16){ }u1402(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(note 1353 1314 1322 188 [bb 188] NOTE_INSN_BASIC_BLOCK)
(call_insn 1322 1353 1324 188 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f88bbdacaf8 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) lex.yy.c:1265 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f88bbdacaf8 __stack_chk_fail>)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (expr_list:REG_NORETURN (const_int 0 [0])
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 189, loop depth 0, count 0, freq 63, maybe hot
;;  prev block 188, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       180 [100.0%] 
;; bb 189 artificial_defs: { }
;; bb 189 artificial_uses: { u1404(6){ }u1405(7){ }u1406(16){ }u1407(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 1324 1322 1354 189 237 "" [1 uses])
(note 1354 1324 1325 189 [bb 189] NOTE_INSN_BASIC_BLOCK)
(insn 1325 1354 0 189 (use (reg/i:SI 0 ax)) lex.yy.c:1265 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function yy_buffer_state* yy_scan_buffer(char*, yy_size_t) (_Z14yy_scan_bufferPcm, funcdef_no=101, decl_uid=4272, cgraph_uid=101, symbol_order=128)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 12 n_edges 14 count 12 (    1)


yy_buffer_state* yy_scan_buffer(char*, yy_size_t)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 86
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={5d,3u} r1={4d} r2={4d} r4={4d,1u} r5={7d,4u} r6={1d,11u} r7={1d,14u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,10u} r17={8d,4u} r18={3d} r19={3d} r20={1d,11u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r87={4d,1u} r88={1d,2u} r97={1d,4u} r98={1d,4u} r99={1d,13u} 
;;    total ref usage 334{252d,82u,0e} in 37{34 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 8 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 97 98
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 97 98
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98

( 2 )->[3]->( 9 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; live  gen 	 17 [flags] 88
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98

( 3 )->[4]->( 10 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 95 99
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99

( 5 )->[6]->( )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(6){ }u34(7){ }u35(16){ }u36(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 5 )->[7]->( 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; live  gen 	 5 [di] 87
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

( 2 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

( 3 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u65(6){ }u66(7){ }u67(16){ }u68(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

( 4 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u69(6){ }u70(7){ }u71(16){ }u72(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

( 8 10 7 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u73(6){ }u74(7){ }u75(16){ }u76(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  gen 	 0 [ax] 96
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u80(0){ }u81(6){ }u82(7){ }u83(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 16 to worklist
  Adding insn 19 to worklist
  Adding insn 29 to worklist
  Adding insn 23 to worklist
  Adding insn 32 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 55 to worklist
Finished finding needed instructions:
processing block 11 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 54 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
  Adding insn 7 to worklist
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
  Adding insn 5 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
  Adding insn 8 to worklist
processing block 6 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 31 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
  Adding insn 6 to worklist
  Adding insn 46 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
  Adding insn 28 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97
  Adding insn 18 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98
  Adding insn 15 to worklist
  Adding insn 14 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
  Adding insn 11 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 12 n_edges 14 count 12 (    1)
Implicit set of reg 99 in basic block 6
Found 1 implicit sets
SET hash table (17 buckets, 3 entries)
Index 0 (hash value 14)
  (reg/f:DI 99) := (const_int 0 [0])
Index 1 (hash value 2)
  (reg/f:DI 87 [ D.6818 ]) := (reg/f:DI 99)
Index 2 (hash value 2)
  (reg/f:DI 87 [ D.6818 ]) := (const_int 0 [0])

CPROP of yy_buffer_state* yy_scan_buffer(char*, yy_size_t), 12 basic blocks, 400 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props

starting the processing of deferred insns
ending the processing of deferred insns


yy_buffer_state* yy_scan_buffer(char*, yy_size_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={5d,3u} r1={4d} r2={4d} r4={4d,1u} r5={7d,4u} r6={1d,11u} r7={1d,14u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,10u} r17={8d,4u} r18={3d} r19={3d} r20={1d,11u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r87={4d,1u} r88={1d,2u} r97={1d,4u} r98={1d,4u} r99={1d,13u} 
;;    total ref usage 334{252d,82u,0e} in 37{34 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 97 98
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 97 98
;; live  kill	
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 97 [ base ])
        (reg:DI 5 di [ base ])) lex.yy.c:1857 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ base ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:DI 98 [ size ])
        (reg:DI 4 si [ size ])) lex.yy.c:1857 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ size ])
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 4 12 2 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 98 [ size ])
            (const_int 1 [0x1]))) lex.yy.c:1860 8 {*cmpdi_1}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 60)
            (pc))) lex.yy.c:1860 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 395 (nil)))
 -> 60)
;;  succ:       8 [4.0%] 
;;              3 [96.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98

;; basic block 3, loop depth 0, count 0, freq 9605, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [96.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; live  gen 	 17 [flags] 88
;; live  kill	 17 [flags]
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (parallel [
            (set (reg:DI 88 [ D.6819 ])
                (plus:DI (reg/v:DI 98 [ size ])
                    (const_int -2 [0xfffffffffffffffe])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1861 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 15 14 16 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (plus:DI (plus:DI (reg/v/f:DI 97 [ base ])
                        (reg/v:DI 98 [ size ]))
                    (const_int -2 [0xfffffffffffffffe])) [0 *_6+0 S1 A8])
            (const_int 0 [0]))) lex.yy.c:1860 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 16 15 17 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 64)
            (pc))) lex.yy.c:1860 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1000 (nil)))
 -> 64)
;;  succ:       9 [10.0%] 
;;              4 [90.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98

;; basic block 4, loop depth 0, count 0, freq 8644, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [90.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98
;; live  gen 	 17 [flags]
;; live  kill	
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (plus:DI (plus:DI (reg/v/f:DI 97 [ base ])
                        (reg/v:DI 98 [ size ]))
                    (const_int -1 [0xffffffffffffffff])) [0 *_10+0 S1 A8])
            (const_int 0 [0]))) lex.yy.c:1861 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg/v:DI 98 [ size ])
        (nil)))
(jump_insn 19 18 20 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 68)
            (pc))) lex.yy.c:1861 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2139 (nil)))
 -> 68)
;;  succ:       10 [21.4%] 
;;              5 [78.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97

;; basic block 5, loop depth 0, count 0, freq 6795, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [78.6%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 99
;; live  kill	
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 5 (var_location:DI size (const_int 64 [0x40])) -1
     (nil))
(insn 22 21 23 5 (set (reg:DI 5 di)
        (const_int 64 [0x40])) lex.yy.c:2123 89 {*movdi_internal}
     (nil))
(call_insn 23 22 24 5 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 24 23 26 5 (set (reg/f:DI 99)
        (reg:DI 0 ax)) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 99)
            (nil))))
(debug_insn 26 24 27 5 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1866 -1
     (nil))
(debug_insn 27 26 28 5 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1866 -1
     (nil))
(insn 28 27 29 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 99)
            (const_int 0 [0]))) lex.yy.c:1867 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 29 28 30 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 34)
            (pc))) lex.yy.c:1867 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 34)
;;  succ:       6 [0.0%]  (FALLTHRU)
;;              7 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99

;; basic block 6, loop depth 0, count 0, freq 3
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [0.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(6){ }u34(7){ }u35(16){ }u36(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC27") [flags 0x2]  <var_decl 0x7f88bbca4bd0 *.LC27>)) lex.yy.c:1868 89 {*movdi_internal}
     (nil))
(call_insn 32 31 34 6 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1868 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 6793, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; live  gen 	 5 [di] 87
;; live  kill	
(code_label 34 32 35 7 319 "" [1 uses])
(note 35 34 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 7 (set (mem:DI (plus:DI (reg/f:DI 99)
                (const_int 24 [0x18])) [4 MEM[(struct yy_buffer_state *)_26].yy_buf_size+0 S8 A64])
        (reg:DI 88 [ D.6819 ])) lex.yy.c:1870 89 {*movdi_internal}
     (nil))
(insn 37 36 38 7 (set (mem/f:DI (plus:DI (reg/f:DI 99)
                (const_int 8 [0x8])) [1 MEM[(struct yy_buffer_state *)_26].yy_ch_buf+0 S8 A64])
        (reg/v/f:DI 97 [ base ])) lex.yy.c:1871 89 {*movdi_internal}
     (nil))
(insn 38 37 39 7 (set (mem/f:DI (plus:DI (reg/f:DI 99)
                (const_int 16 [0x10])) [1 MEM[(struct yy_buffer_state *)_26].yy_buf_pos+0 S8 A64])
        (reg/v/f:DI 97 [ base ])) lex.yy.c:1871 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 97 [ base ])
        (nil)))
(insn 39 38 40 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 36 [0x24])) [2 MEM[(struct yy_buffer_state *)_26].yy_is_our_buffer+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1872 90 {*movsi_internal}
     (nil))
(insn 40 39 41 7 (set (mem/f:DI (reg/f:DI 99) [1 MEM[(struct yy_buffer_state *)_26].yy_input_file+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:1873 89 {*movdi_internal}
     (nil))
(insn 41 40 42 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 32 [0x20])) [2 MEM[(struct yy_buffer_state *)_26].yy_n_chars+0 S4 A64])
        (subreg:SI (reg:DI 88 [ D.6819 ]) 0)) lex.yy.c:1874 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 88 [ D.6819 ])
        (nil)))
(insn 42 41 43 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 40 [0x28])) [2 MEM[(struct yy_buffer_state *)_26].yy_is_interactive+0 S4 A64])
        (const_int 0 [0])) lex.yy.c:1875 90 {*movsi_internal}
     (nil))
(insn 43 42 44 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 44 [0x2c])) [2 MEM[(struct yy_buffer_state *)_26].yy_at_bol+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1876 90 {*movsi_internal}
     (nil))
(insn 44 43 45 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 56 [0x38])) [2 MEM[(struct yy_buffer_state *)_26].yy_fill_buffer+0 S4 A64])
        (const_int 0 [0])) lex.yy.c:1877 90 {*movsi_internal}
     (nil))
(insn 45 44 46 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 60 [0x3c])) [2 MEM[(struct yy_buffer_state *)_26].yy_buffer_status+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1878 90 {*movsi_internal}
     (nil))
(insn 46 45 47 7 (set (reg:DI 5 di)
        (reg/f:DI 99)) lex.yy.c:1880 89 {*movdi_internal}
     (nil))
(call_insn 47 46 6 7 (call (mem:QI (symbol_ref:DI ("_Z19yy_switch_to_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c288 yy_switch_to_buffer>) [0 yy_switch_to_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:1880 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z19yy_switch_to_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c288 yy_switch_to_buffer>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 6 47 60 7 (set (reg/f:DI 87 [ D.6818 ])
        (reg/f:DI 99)) lex.yy.c:1882 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 99)
        (nil)))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 8, loop depth 0, count 0, freq 395, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [4.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(code_label 60 6 59 8 320 "" [1 uses])
(note 59 60 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 59 64 8 (set (reg/f:DI 87 [ D.6818 ])
        (const_int 0 [0])) lex.yy.c:1864 89 {*movdi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 9, loop depth 0, count 0, freq 961, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [10.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u65(6){ }u66(7){ }u67(16){ }u68(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(code_label 64 7 63 9 321 "" [1 uses])
(note 63 64 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 63 68 9 (set (reg/f:DI 87 [ D.6818 ])
        (const_int 0 [0])) lex.yy.c:1864 89 {*movdi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 10, loop depth 0, count 0, freq 1849, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [21.4%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u69(6){ }u70(7){ }u71(16){ }u72(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(code_label 68 5 67 10 322 "" [1 uses])
(note 67 68 8 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 8 67 48 10 (set (reg/f:DI 87 [ D.6818 ])
        (const_int 0 [0])) lex.yy.c:1864 89 {*movdi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 11, loop depth 0, count 0, freq 9997, maybe hot
;;  prev block 10, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              10 [100.0%]  (FALLTHRU)
;;              7 [100.0%]  (FALLTHRU)
;;              9 [100.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u73(6){ }u74(7){ }u75(16){ }u76(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 48 8 49 11 318 "" [0 uses])
(note 49 48 54 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 54 49 55 11 (set (reg/i:DI 0 ax)
        (reg/f:DI 87 [ D.6818 ])) lex.yy.c:1883 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.6818 ])
        (nil)))
(insn 55 54 0 11 (use (reg/i:DI 0 ax)) lex.yy.c:1883 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function yy_buffer_state* yy_scan_bytes(const char*, yy_size_t) (_Z13yy_scan_bytesPKcm, funcdef_no=103, decl_uid=4277, cgraph_uid=103, symbol_order=130)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 12 count 13 (  1.2)


yy_buffer_state* yy_scan_bytes(const char*, yy_size_t)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 86
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,4u} r1={5d} r2={5d} r4={6d,2u} r5={9d,5u} r6={1d,10u} r7={1d,14u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,9u} r17={10d,4u} r18={4d} r19={4d} r20={1d,10u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r87={1d,4u} r89={2d,6u} r93={1d,4u} r94={1d,5u} r96={1d,1u} r97={1d,5u} r99={1d,1u} 
;;    total ref usage 411{327d,84u,0e} in 39{35 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 94 96 97
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 87 94 96 97 98
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97

( 3 7 )->[4]->( 9 10 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(6){ }u23(7){ }u24(16){ }u25(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 93
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93

( 2 )->[5]->( )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 3 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  gen 	 89
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97

( 6 8 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 94 96 97
;; lr  def 	 17 [flags] 89 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  gen 	 17 [flags] 89 99
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97

( 7 )->[8]->( 7 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97

( 4 )->[9]->( )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(6){ }u69(7){ }u70(16){ }u71(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 4 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u74(6){ }u75(7){ }u76(16){ }u77(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; live  gen 	 0 [ax] 95
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u82(0){ }u83(6){ }u84(7){ }u85(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 12 to worklist
  Adding insn 22 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 39 to worklist
  Adding insn 52 to worklist
  Adding insn 46 to worklist
  Adding insn 60 to worklist
  Adding insn 70 to worklist
  Adding insn 64 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 38 to worklist
processing block 9 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 59 to worklist
processing block 10 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 69 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
  Adding insn 31 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
  Adding insn 51 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
  Adding insn 5 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
  Adding insn 21 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 12 count 13 (  1.2)
Implicit set of reg 94 in basic block 5
changing bb of uid 72
  unscanned insn
Redirecting fallthru edge 3->4 to 11
Implicit set of reg 97 in basic block 11
Implicit set of reg 93 in basic block 9
Found 3 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 12 n_edges 13 count 14 (  1.2)


yy_buffer_state* yy_scan_bytes(const char*, yy_size_t)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 86
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,4u} r1={5d} r2={5d} r4={6d,2u} r5={9d,5u} r6={1d,11u} r7={1d,15u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,10u} r17={10d,4u} r18={4d} r19={4d} r20={1d,11u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r87={1d,4u} r89={2d,6u} r93={1d,4u} r94={1d,5u} r96={1d,1u} r97={1d,5u} r99={1d,1u} 
;;    total ref usage 415{327d,88u,0e} in 39{35 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 94 96 97
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 87 94 96 97
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97

( 2 )->[3]->( 11 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97

( 3 )->[11]->( 4 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; live  out 	

( 11 7 )->[4]->( 9 10 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(6){ }u23(7){ }u24(16){ }u25(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 93
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93

( 2 )->[5]->( )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 3 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  gen 	 89
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97

( 6 8 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 94 96 97
;; lr  def 	 17 [flags] 89 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  gen 	 17 [flags] 89 99
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97

( 7 )->[8]->( 7 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97

( 4 )->[9]->( )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(6){ }u69(7){ }u70(16){ }u71(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

( 4 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u74(6){ }u75(7){ }u76(16){ }u77(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u82(0){ }u83(6){ }u84(7){ }u85(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 12 to worklist
  Adding insn 22 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 39 to worklist
  Adding insn 52 to worklist
  Adding insn 46 to worklist
  Adding insn 60 to worklist
  Adding insn 70 to worklist
  Adding insn 64 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 38 to worklist
processing block 9 lr out =  7 [sp] 16 [argp] 20 [frame]
  Adding insn 59 to worklist
processing block 10 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 69 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
  Adding insn 31 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
processing block 11 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
  Adding insn 51 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
  Adding insn 5 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
  Adding insn 21 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 12 n_edges 13 count 14 (  1.2)
SET hash table (15 buckets, 4 entries)
Index 0 (hash value 7)
  (reg/v:DI 97 [ _yybytes_len ]) := (const_int 0 [0])
Index 1 (hash value 4)
  (reg/f:DI 94 [ D.6837 ]) := (const_int 0 [0])
Index 2 (hash value 14)
  (reg/v:DI 89 [ i ]) := (const_int 0 [0])
Index 3 (hash value 3)
  (reg/v/f:DI 93 [ b ]) := (const_int 0 [0])

CPROP of yy_buffer_state* yy_scan_bytes(const char*, yy_size_t), 12 basic blocks, 448 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

Redirecting fallthru edge 3->4 to 5
deleting block 4


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


yy_buffer_state* yy_scan_bytes(const char*, yy_size_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,4u} r1={5d} r2={5d} r4={6d,2u} r5={9d,5u} r6={1d,10u} r7={1d,14u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,9u} r17={10d,4u} r18={4d} r19={4d} r20={1d,10u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r87={1d,4u} r89={2d,6u} r93={1d,4u} r94={1d,5u} r96={1d,1u} r97={1d,5u} r99={1d,1u} 
;;    total ref usage 411{327d,84u,0e} in 39{35 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 94 96 97
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 87 94 96 97
;; live  kill	 17 [flags]
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 96 [ yybytes ])
        (reg:DI 5 di [ yybytes ])) lex.yy.c:1907 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ yybytes ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:DI 97 [ _yybytes_len ])
        (reg:DI 4 si [ _yybytes_len ])) lex.yy.c:1907 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ _yybytes_len ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (parallel [
            (set (reg/v:DI 87 [ n ])
                (plus:DI (reg/v:DI 97 [ _yybytes_len ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1914 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 9 8 10 2 (var_location:DI n (reg/v:DI 87 [ n ])) lex.yy.c:1914 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:DI size (reg/v:DI 87 [ n ])) lex.yy.c:1914 -1
     (nil))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (reg/v:DI 87 [ n ])) lex.yy.c:2123 89 {*movdi_internal}
     (nil))
(call_insn 12 11 13 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 13 12 15 2 (set (reg/f:DI 94 [ D.6837 ])
        (reg:DI 0 ax)) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 98)
            (nil))))
(debug_insn 15 13 16 2 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1915 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:DI buf (clobber (const_int 0 [0]))) lex.yy.c:1915 -1
     (nil))
(insn 17 16 18 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 94 [ D.6837 ])
            (const_int 0 [0]))) lex.yy.c:1916 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) lex.yy.c:1916 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 36)
;;  succ:       6 [0.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97

;; basic block 3, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 2, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  gen 	 17 [flags]
;; live  kill	
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (var_location:DI i (const_int 0 [0])) -1
     (nil))
(insn 21 20 22 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 97 [ _yybytes_len ])
            (const_int 0 [0]))) lex.yy.c:1919 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 22 21 50 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) lex.yy.c:1919 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 41)
;;  succ:       5 [9.0%]  (FALLTHRU)
;;              7 [91.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97

;; basic block 5, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 3, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [9.0%]  (FALLTHRU)
;;              8 [9.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(6){ }u23(7){ }u24(16){ }u25(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 93
;; live  kill	
(code_label 50 22 23 5 330 "" [1 uses])
(note 23 50 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 5 (set (mem:QI (plus:DI (plus:DI (reg/f:DI 94 [ D.6837 ])
                    (reg/v:DI 97 [ _yybytes_len ]))
                (const_int 1 [0x1])) [0 *_16+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1922 93 {*movqi_internal}
     (nil))
(insn 25 24 26 5 (set (mem:QI (plus:DI (reg/f:DI 94 [ D.6837 ])
                (reg/v:DI 97 [ _yybytes_len ])) [0 *_14+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1922 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/v:DI 97 [ _yybytes_len ])
        (nil)))
(insn 26 25 27 5 (set (reg:DI 4 si)
        (reg/v:DI 87 [ n ])) lex.yy.c:1924 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 87 [ n ])
        (nil)))
(insn 27 26 28 5 (set (reg:DI 5 di)
        (reg/f:DI 94 [ D.6837 ])) lex.yy.c:1924 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 94 [ D.6837 ])
        (nil)))
(call_insn 28 27 29 5 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z14yy_scan_bufferPcm") [flags 0x3]  <function_decl 0x7f88bc07ca20 yy_scan_buffer>) [0 yy_scan_buffer S1 A8])
            (const_int 0 [0]))) lex.yy.c:1924 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z14yy_scan_bufferPcm") [flags 0x3]  <function_decl 0x7f88bc07ca20 yy_scan_buffer>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 29 28 30 5 (set (reg/v/f:DI 93 [ b ])
        (reg:DI 0 ax)) lex.yy.c:1924 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 30 29 31 5 (var_location:DI b (reg/v/f:DI 93 [ b ])) lex.yy.c:1924 -1
     (nil))
(insn 31 30 32 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 93 [ b ])
            (const_int 0 [0]))) lex.yy.c:1925 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 32 31 36 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) lex.yy.c:1925 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 57)
;;  succ:       10 [0.0%] 
;;              11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [0.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 36 32 37 6 326 "" [1 uses])
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 6 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC29") [flags 0x2]  <var_decl 0x7f88bbcc7a20 *.LC29>)) lex.yy.c:1917 89 {*movdi_internal}
     (nil))
(call_insn 39 38 41 6 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1917 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [91.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  gen 	 89
;; live  kill	
(code_label 41 39 42 7 327 "" [1 uses])
(note 42 41 5 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 5 42 53 7 (set (reg/v:DI 89 [ i ])
        (const_int 0 [0])) lex.yy.c:1919 89 {*movdi_internal}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97

;; basic block 8, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU)
;;              9 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 94 96 97
;; lr  def 	 17 [flags] 89 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  gen 	 17 [flags] 89 99
;; live  kill	 17 [flags]
(code_label 53 5 43 8 331 "" [0 uses])
(note 43 53 44 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 44 43 45 8 (var_location:DI i (reg/v:DI 89 [ i ])) -1
     (nil))
(insn 45 44 46 8 (set (reg:QI 99 [ MEM[base: yybytes_9(D), index: i_27, offset: 0B] ])
        (mem:QI (plus:DI (reg/v/f:DI 96 [ yybytes ])
                (reg/v:DI 89 [ i ])) [0 MEM[base: yybytes_9(D), index: i_27, offset: 0B]+0 S1 A8])) lex.yy.c:1920 93 {*movqi_internal}
     (nil))
(insn 46 45 47 8 (set (mem:QI (plus:DI (reg/f:DI 94 [ D.6837 ])
                (reg/v:DI 89 [ i ])) [0 MEM[base: _24, index: i_27, offset: 0B]+0 S1 A8])
        (reg:QI 99 [ MEM[base: yybytes_9(D), index: i_27, offset: 0B] ])) lex.yy.c:1920 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 99 [ MEM[base: yybytes_9(D), index: i_27, offset: 0B] ])
        (nil)))
(insn 47 46 49 8 (parallel [
            (set (reg/v:DI 89 [ i ])
                (plus:DI (reg/v:DI 89 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1919 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 49 47 51 8 (var_location:DI i (reg/v:DI 89 [ i ])) -1
     (nil))
(insn 51 49 52 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 97 [ _yybytes_len ])
            (reg/v:DI 89 [ i ]))) lex.yy.c:1919 8 {*cmpdi_1}
     (nil))
(jump_insn 52 51 56 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) lex.yy.c:1919 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 50)
;;  succ:       5 [9.0%] 
;;              9 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97

;; basic block 9, loop depth 1, count 0, freq 8281, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [91.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  gen 	
;; live  kill	
(note 56 52 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;  succ:       8 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [0.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u68(6){ }u69(7){ }u70(16){ }u71(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 57 56 58 10 328 "" [1 uses])
(note 58 57 59 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 10 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC30") [flags 0x2]  <var_decl 0x7f88bbcc7ab0 *.LC30>)) lex.yy.c:1926 89 {*movdi_internal}
     (nil))
(call_insn 60 59 63 10 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1926 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 10, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u74(6){ }u75(7){ }u76(16){ }u77(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; live  gen 	 0 [ax]
;; live  kill	
(note 63 60 64 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 69 11 (set (mem:SI (plus:DI (reg/v/f:DI 93 [ b ])
                (const_int 36 [0x24])) [2 b_20->yy_is_our_buffer+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1931 90 {*movsi_internal}
     (nil))
(insn 69 64 70 11 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 93 [ b ])) lex.yy.c:1934 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 93 [ b ])
        (nil)))
(insn 70 69 0 11 (use (reg/i:DI 0 ax)) lex.yy.c:1934 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function yy_buffer_state* yy_scan_string(const char*) (_Z14yy_scan_stringPKc, funcdef_no=102, decl_uid=4274, cgraph_uid=102, symbol_order=129)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


yy_buffer_state* yy_scan_string(const char*)

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 20
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={3d,2u} r1={3d} r2={3d} r4={4d,1u} r5={5d,3u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r90={1d,2u} r92={1d,1u} 
;;    total ref usage 186{168d,18u,0e} in 7{5 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 90 92
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 87 90 92 93
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u16(0){ }u17(6){ }u18(7){ }u19(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
  Adding insn 6 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
starting the processing of deferred insns
ending the processing of deferred insns


yy_buffer_state* yy_scan_string(const char*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={3d,2u} r1={3d} r2={3d} r4={4d,1u} r5={5d,3u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r90={1d,2u} r92={1d,1u} 
;;    total ref usage 186{168d,18u,0e} in 7{5 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 90 92
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 90 92
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 90 [ yystr ])
        (reg:DI 5 di [ yystr ])) lex.yy.c:1894 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ yystr ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:DI 5 di)
        (reg/v/f:DI 90 [ yystr ])) lex.yy.c:1896 89 {*movdi_internal}
     (nil))
(call_insn/i 7 6 8 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strlen") [flags 0x41]  <function_decl 0x7f88bc2f60d8 strlen>) [0 __builtin_strlen S1 A8])
            (const_int 0 [0]))) lex.yy.c:1896 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("strlen") [flags 0x41]  <function_decl 0x7f88bc2f60d8 strlen>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 8 7 11 2 (set (reg:DI 92)
        (reg:DI 0 ax)) lex.yy.c:1896 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 11 8 12 2 (set (reg:DI 4 si)
        (reg:DI 92)) lex.yy.c:1896 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 92)
        (nil)))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (reg/v/f:DI 90 [ yystr ])) lex.yy.c:1896 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 90 [ yystr ])
        (nil)))
(call_insn/j 13 12 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z13yy_scan_bytesPKcm") [flags 0x3]  <function_decl 0x7f88bc07cbd0 yy_scan_bytes>) [0 yy_scan_bytes S1 A8])
            (const_int 0 [0]))) lex.yy.c:1896 671 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z13yy_scan_bytesPKcm") [flags 0x3]  <function_decl 0x7f88bc07cbd0 yy_scan_bytes>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int yyget_lineno() (_Z12yyget_linenov, funcdef_no=105, decl_uid=5475, cgraph_uid=105, symbol_order=132)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


int yyget_lineno()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 11
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 88 90
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u7(0){ }u8(6){ }u9(7){ }u10(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 10 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
starting the processing of deferred insns
ending the processing of deferred insns


int yyget_lineno()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg:SI 90 [ yylineno ])
        (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])) lex.yy.c:1971 90 {*movsi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ yylineno ])) lex.yy.c:1972 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 90 [ yylineno ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:SI 0 ax)) lex.yy.c:1972 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function FILE* yyget_in() (_Z8yyget_inv, funcdef_no=106, decl_uid=5467, cgraph_uid=106, symbol_order=133)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


FILE* yyget_in()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 11
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 88 90
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u7(0){ }u8(6){ }u9(7){ }u10(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 10 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
starting the processing of deferred insns
ending the processing of deferred insns


FILE* yyget_in()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg/f:DI 90 [ yyin ])
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1979 89 {*movdi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:DI 0 ax)
        (reg/f:DI 90 [ yyin ])) lex.yy.c:1980 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 90 [ yyin ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) lex.yy.c:1980 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function FILE* yyget_out() (_Z9yyget_outv, funcdef_no=107, decl_uid=5470, cgraph_uid=107, symbol_order=134)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


FILE* yyget_out()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 11
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 88 90
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u7(0){ }u8(6){ }u9(7){ }u10(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 10 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
starting the processing of deferred insns
ending the processing of deferred insns


FILE* yyget_out()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg/f:DI 90 [ yyout ])
        (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])) lex.yy.c:1987 89 {*movdi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:DI 0 ax)
        (reg/f:DI 90 [ yyout ])) lex.yy.c:1988 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 90 [ yyout ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) lex.yy.c:1988 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function yy_size_t yyget_leng() (_Z10yyget_lengv, funcdef_no=108, decl_uid=5473, cgraph_uid=108, symbol_order=135)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


yy_size_t yyget_leng()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 11
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 88 90
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u7(0){ }u8(6){ }u9(7){ }u10(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 10 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
starting the processing of deferred insns
ending the processing of deferred insns


yy_size_t yyget_leng()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg:DI 90 [ yyleng ])
        (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])) lex.yy.c:1995 89 {*movdi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:DI 0 ax)
        (reg:DI 90 [ yyleng ])) lex.yy.c:1996 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 90 [ yyleng ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) lex.yy.c:1996 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function char* yyget_text() (_Z10yyget_textv, funcdef_no=109, decl_uid=5474, cgraph_uid=109, symbol_order=136)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


char* yyget_text()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 11
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 88 90
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u7(0){ }u8(6){ }u9(7){ }u10(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 10 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
starting the processing of deferred insns
ending the processing of deferred insns


char* yyget_text()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg/f:DI 90 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:2004 89 {*movdi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:DI 0 ax)
        (reg/f:DI 90 [ yytext ])) lex.yy.c:2005 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 90 [ yytext ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) lex.yy.c:2005 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyset_lineno(int) (_Z12yyset_linenoi, funcdef_no=110, decl_uid=5477, cgraph_uid=110, symbol_order=137)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


void yyset_lineno(int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 87 [ _line_number ])
        (reg:SI 5 di [ _line_number ])) lex.yy.c:2012 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [ _line_number ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 0 2 (set (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
        (reg/v:SI 87 [ _line_number ])) lex.yy.c:2014 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 87 [ _line_number ])
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyset_in(FILE*) (_Z8yyset_inP8_IO_FILE, funcdef_no=111, decl_uid=5469, cgraph_uid=111, symbol_order=138)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


void yyset_in(FILE*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 87 [ _in_str ])
        (reg:DI 5 di [ _in_str ])) lex.yy.c:2024 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ _in_str ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 0 2 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/v/f:DI 87 [ _in_str ])) lex.yy.c:2025 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 87 [ _in_str ])
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyset_out(FILE*) (_Z9yyset_outP8_IO_FILE, funcdef_no=112, decl_uid=5472, cgraph_uid=112, symbol_order=139)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


void yyset_out(FILE*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 87 [ _out_str ])
        (reg:DI 5 di [ _out_str ])) lex.yy.c:2029 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ _out_str ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 0 2 (set (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])
        (reg/v/f:DI 87 [ _out_str ])) lex.yy.c:2030 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 87 [ _out_str ])
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int yyget_debug() (_Z11yyget_debugv, funcdef_no=113, decl_uid=5461, cgraph_uid=113, symbol_order=140)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


int yyget_debug()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 11
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 88 90
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u7(0){ }u8(6){ }u9(7){ }u10(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 10 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
starting the processing of deferred insns
ending the processing of deferred insns


int yyget_debug()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg:SI 90 [ yy_flex_debug ])
        (mem/c:SI (symbol_ref:DI ("yy_flex_debug") [flags 0x2]  <var_decl 0x7f88bc080ab0 yy_flex_debug>) [2 yy_flex_debug+0 S4 A32])) lex.yy.c:2035 90 {*movsi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ yy_flex_debug ])) lex.yy.c:2036 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 90 [ yy_flex_debug ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:SI 0 ax)) lex.yy.c:2036 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyset_debug(int) (_Z11yyset_debugi, funcdef_no=114, decl_uid=5463, cgraph_uid=114, symbol_order=141)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


void yyset_debug(int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 87 [ _bdebug ])
        (reg:SI 5 di [ _bdebug ])) lex.yy.c:2039 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [ _bdebug ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 0 2 (set (mem/c:SI (symbol_ref:DI ("yy_flex_debug") [flags 0x2]  <var_decl 0x7f88bc080ab0 yy_flex_debug>) [2 yy_flex_debug+0 S4 A32])
        (reg/v:SI 87 [ _bdebug ])) lex.yy.c:2040 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 87 [ _bdebug ])
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int yylex_destroy() (_Z13yylex_destroyv, funcdef_no=116, decl_uid=5460, cgraph_uid=116, symbol_order=143)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 9 (    1)


int yylex_destroy()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 61
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={7d,2u} r1={6d} r2={6d} r4={6d} r5={9d,3u} r6={1d,8u} r7={1d,13u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,7u} r17={12d,3u} r18={5d} r19={5d} r20={1d,8u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r89={1d,2u} r90={1d,2u} r91={1d,5u} r92={1d,2u} r95={1d,2u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} 
;;    total ref usage 460{399d,61u,0e} in 38{33 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 91
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91

( 2 )->[3]->( 5 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 17 [flags] 92 95 97 98
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  gen 	 17 [flags] 92 95 97 98
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95

( 7 6 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 17 [flags] 89 90 99 100
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  gen 	 17 [flags] 89 90 99 100
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91

( 3 4 2 )->[5]->( 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  gen 	 5 [di] 96
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 4 )->[6]->( 4 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91

( 3 )->[7]->( 4 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(6){ }u44(7){ }u45(16){ }u46(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 95
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91

( 5 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u57(0){ }u58(6){ }u59(7){ }u60(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 7 to worklist
  Adding insn 14 to worklist
  Adding insn 24 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 29 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 62 to worklist
Finished finding needed instructions:
processing block 8 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 61 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 28 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
  Adding insn 45 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
  Adding insn 54 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
  Adding insn 6 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 11 (  1.2)
changing bb of uid 64
  unscanned insn
verify found no changes in insn with uid = 7.
Edge 2->5 redirected to 9
Implicit set of reg 91 in basic block 9
changing bb of uid 66
  unscanned insn
verify found no changes in insn with uid = 14.
Edge 3->5 redirected to 10
Implicit set of reg 95 in basic block 10
changing bb of uid 68
  unscanned insn
Redirecting fallthru edge 4->5 to 11
Implicit set of reg 90 in basic block 11
Found 3 implicit sets
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 12 n_edges 14 count 12 (    1)


int yylex_destroy()

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 61
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={7d,2u} r1={6d} r2={6d} r4={6d} r5={9d,3u} r6={1d,11u} r7={1d,16u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,10u} r17={12d,3u} r18={5d} r19={5d} r20={1d,11u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r89={1d,2u} r90={1d,2u} r91={1d,5u} r92={1d,2u} r95={1d,2u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} 
;;    total ref usage 472{399d,73u,0e} in 38{33 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 91
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91

( 2 )->[9]->( 5 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	

( 2 )->[3]->( 10 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 17 [flags] 92 95 97 98
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  gen 	 17 [flags] 92 95 97 98
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95

( 3 )->[10]->( 5 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	

( 7 6 )->[4]->( 11 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 17 [flags] 89 90 99 100
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  gen 	 17 [flags] 89 90 99 100
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91

( 4 )->[11]->( 5 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	

( 10 11 9 )->[5]->( 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 4 )->[6]->( 4 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91

( 3 )->[7]->( 4 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(6){ }u44(7){ }u45(16){ }u46(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 95
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; live  gen 	 5 [di]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91

( 5 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u57(0){ }u58(6){ }u59(7){ }u60(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 7 to worklist
  Adding insn 14 to worklist
  Adding insn 24 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 29 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 62 to worklist
Finished finding needed instructions:
processing block 8 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 61 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 28 to worklist
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
processing block 11 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
  Adding insn 45 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
  Adding insn 54 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
  Adding insn 6 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 12 n_edges 14 count 14 (  1.2)
SET hash table (17 buckets, 3 entries)
Index 0 (hash value 6)
  (reg/f:DI 91 [ D.6873 ]) := (const_int 0 [0])
Index 1 (hash value 10)
  (reg/f:DI 95 [ D.6874 ]) := (const_int 0 [0])
Index 2 (hash value 5)
  (reg/f:DI 90 [ D.6874 ]) := (const_int 0 [0])

CPROP of int yylex_destroy(), 12 basic blocks, 336 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props



try_optimize_cfg iteration 1

verify found no changes in insn with uid = 7.
Edge 2->3 redirected to 8
deleting block 3
verify found no changes in insn with uid = 14.
Edge 4->5 redirected to 8
deleting block 5
Redirecting fallthru edge 6->7 to 8
deleting block 7


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


int yylex_destroy()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={7d,2u} r1={6d} r2={6d} r4={6d} r5={9d,3u} r6={1d,8u} r7={1d,13u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,7u} r17={12d,3u} r18={5d} r19={5d} r20={1d,8u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r89={1d,2u} r90={1d,2u} r91={1d,5u} r92={1d,2u} r95={1d,2u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} 
;;    total ref usage 460{399d,61u,0e} in 38{33 regular + 5 call} insns.
;; basic block 2, loop depth 0, count 0, freq 880, maybe hot
;;  prev block 0, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 91
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:DI 91 [ D.6873 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:2079 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 91 [ D.6873 ])
            (const_int 0 [0]))) lex.yy.c:2079 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 8 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 25)
            (pc))) lex.yy.c:2079 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 450 (nil)))
 -> 25)
;;  succ:       8 [4.5%] 
;;              4 [95.5%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91

;; basic block 4, loop depth 0, count 0, freq 840, maybe hot
;;  prev block 2, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [95.5%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 17 [flags] 92 95 97 98
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  gen 	 17 [flags] 92 95 97 98
;; live  kill	 17 [flags]
(note 8 7 9 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 4 (set (reg:DI 98 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:2079 89 {*movdi_internal}
     (nil))
(insn 10 9 11 4 (parallel [
            (set (reg:DI 97 [ D.6872 ])
                (ashift:DI (reg:DI 98 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2079 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 98 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 11 10 12 4 (parallel [
            (set (reg/f:DI 92 [ D.6873 ])
                (plus:DI (reg/f:DI 91 [ D.6873 ])
                    (reg:DI 97 [ D.6872 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2079 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 97 [ D.6872 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 12 11 13 4 (set (reg/f:DI 95 [ D.6874 ])
        (mem/f:DI (reg/f:DI 92 [ D.6873 ]) [1 *_12+0 S8 A64])) lex.yy.c:2079 89 {*movdi_internal}
     (nil))
(insn 13 12 14 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 95 [ D.6874 ])
            (const_int 0 [0]))) lex.yy.c:2079 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 14 13 49 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 25)
            (pc))) lex.yy.c:2079 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 450 (nil)))
 -> 25)
;;  succ:       8 [4.5%] 
;;              10 [95.5%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95

;; basic block 6, loop depth 1, count 0, freq 8710, maybe hot
;; Invalid sum of incoming frequencies 9120, should be 8710
;;  prev block 4, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [100.0%]  (FALLTHRU)
;;              9 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 17 [flags] 89 90 99 100
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  gen 	 17 [flags] 89 90 99 100
;; live  kill	 17 [flags]
(code_label 49 14 18 6 353 "" [0 uses])
(note 18 49 19 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 6 (set (reg:DI 100 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:2079 89 {*movdi_internal}
     (nil))
(insn 20 19 21 6 (parallel [
            (set (reg:DI 99 [ D.6872 ])
                (ashift:DI (reg:DI 100 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2079 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 100 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 21 20 22 6 (parallel [
            (set (reg/f:DI 89 [ D.6873 ])
                (plus:DI (reg/f:DI 91 [ D.6873 ])
                    (reg:DI 99 [ D.6872 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2079 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 99 [ D.6872 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 22 21 23 6 (set (reg/f:DI 90 [ D.6874 ])
        (mem/f:DI (reg/f:DI 89 [ D.6873 ]) [1 *_7+0 S8 A64])) lex.yy.c:2079 89 {*movdi_internal}
     (nil))
(insn 23 22 24 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 90 [ D.6874 ])
            (const_int 0 [0]))) lex.yy.c:2079 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 24 23 25 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) lex.yy.c:2079 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9550 (nil)))
 -> 43)
;;  succ:       8 [4.5%]  (FALLTHRU)
;;              9 [95.5%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91

;; basic block 8, loop depth 0, count 0, freq 880, maybe hot
;; Invalid sum of incoming frequencies 470, should be 880
;;  prev block 6, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [4.5%] 
;;              6 [4.5%]  (FALLTHRU)
;;              2 [4.5%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  gen 	 5 [di]
;; live  kill	
(code_label 25 24 26 8 350 "" [2 uses])
(note 26 25 27 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 8 (var_location:DI ptr (reg/f:DI 91 [ D.6873 ])) lex.yy.c:2086 -1
     (nil))
(insn 28 27 29 8 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.6873 ])) lex.yy.c:2141 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.6873 ])
        (nil)))
(call_insn 29 28 30 8 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) lex.yy.c:2141 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(debug_insn 30 29 31 8 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:2086 -1
     (nil))
(insn 31 30 32 8 (set (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2087 89 {*movdi_internal}
     (nil))
(insn 32 31 33 8 (set (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:2050 90 {*movsi_internal}
     (nil))
(insn 33 32 34 8 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2053 89 {*movdi_internal}
     (nil))
(insn 34 33 35 8 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_max") [flags 0x2]  <var_decl 0x7f88bc0801b0 yy_buffer_stack_max>) [4 yy_buffer_stack_max+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2054 89 {*movdi_internal}
     (nil))
(insn 35 34 36 8 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2055 89 {*movdi_internal}
     (nil))
(insn 36 35 37 8 (set (mem/c:SI (symbol_ref:DI ("_ZL7yy_init") [flags 0x2]  <var_decl 0x7f88bc080510 yy_init>) [2 yy_init+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:2056 90 {*movsi_internal}
     (nil))
(insn 37 36 38 8 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:2057 90 {*movsi_internal}
     (nil))
(insn 38 37 39 8 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2064 89 {*movdi_internal}
     (nil))
(insn 39 38 43 8 (set (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2065 89 {*movdi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 1, count 0, freq 8318, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [95.5%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; live  gen 	 5 [di]
;; live  kill	
(code_label 43 39 44 9 352 "" [1 uses])
(note 44 43 45 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 9 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.6874 ])) lex.yy.c:2080 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 90 [ D.6874 ])
        (nil)))
(call_insn 46 45 47 9 (call (mem:QI (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>) [0 yy_delete_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:2080 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 47 46 48 9 (set (mem/f:DI (reg/f:DI 89 [ D.6873 ]) [1 *_7+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2081 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 89 [ D.6873 ])
        (nil)))
(call_insn 48 47 53 9 (call (mem:QI (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>) [0 yypop_buffer_state S1 A8])
        (const_int 0 [0])) lex.yy.c:2082 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;  succ:       6 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91

;; basic block 10, loop depth 0, count 0, freq 802, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [95.5%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u43(6){ }u44(7){ }u45(16){ }u46(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 95
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; live  gen 	 5 [di]
;; live  kill	
(note 53 48 54 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 10 (set (reg:DI 5 di)
        (reg/f:DI 95 [ D.6874 ])) lex.yy.c:2080 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 95 [ D.6874 ])
        (nil)))
(call_insn 55 54 56 10 (call (mem:QI (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>) [0 yy_delete_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:2080 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 56 55 57 10 (set (mem/f:DI (reg/f:DI 92 [ D.6873 ]) [1 *_12+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2081 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 92 [ D.6873 ])
        (nil)))
(call_insn 57 56 63 10 (call (mem:QI (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>) [0 yypop_buffer_state S1 A8])
        (const_int 0 [0])) lex.yy.c:2082 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91

;; basic block 11, loop depth 0, count 0, freq 880, maybe hot
;;  prev block 10, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(note 63 57 61 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 61 63 62 11 (set (reg/i:SI 0 ax)
        (const_int 0 [0])) lex.yy.c:2094 90 {*movsi_internal}
     (nil))
(insn 62 61 0 11 (use (reg/i:SI 0 ax)) lex.yy.c:2094 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void* yyalloc(yy_size_t) (_Z7yyallocm, funcdef_no=117, decl_uid=4279, cgraph_uid=117, symbol_order=144)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


void* yyalloc(yy_size_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 7[sp]
;;  ref usage 	r0={2d,1u} r1={2d} r2={2d} r4={2d} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r89={1d,1u} 
;;    total ref usage 105{93d,12u,0e} in 3{2 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 89
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:DI 89 [ size ])
        (reg:DI 5 di [ size ])) lex.yy.c:2122 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ size ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:DI 5 di)
        (reg/v:DI 89 [ size ])) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 89 [ size ])
        (nil)))
(call_insn/j 7 6 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 671 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void* yyrealloc(void*, yy_size_t) (_Z9yyreallocPvm, funcdef_no=118, decl_uid=4282, cgraph_uid=118, symbol_order=145)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


void* yyrealloc(void*, yy_size_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={2d,1u} r1={2d} r2={2d} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r89={1d,1u} r90={1d,1u} 
;;    total ref usage 110{95d,15u,0e} in 5{4 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 90
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 89 90
;; live  kill	
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:DI 89 [ ptr ])
        (reg:DI 5 di [ ptr ])) lex.yy.c:2127 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ ptr ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:DI 90 [ size ])
        (reg:DI 4 si [ size ])) lex.yy.c:2127 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ size ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:DI 4 si)
        (reg/v:DI 90 [ size ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 90 [ size ])
        (nil)))
(insn 8 7 9 2 (set (reg:DI 5 di)
        (reg/v/f:DI 89 [ ptr ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 89 [ ptr ])
        (nil)))
(call_insn/j 9 8 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 671 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyfree(void*) (_Z6yyfreePv, funcdef_no=119, decl_uid=4284, cgraph_uid=119, symbol_order=146)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


void yyfree(void*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r87={1d,1u} 
;;    total ref usage 104{93d,11u,0e} in 3{2 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di] 87
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 87 [ ptr ])
        (reg:DI 5 di [ ptr ])) lex.yy.c:2140 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ ptr ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:DI 5 di)
        (reg/v/f:DI 87 [ ptr ])) lex.yy.c:2141 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 87 [ ptr ])
        (nil)))
(call_insn/j 7 6 0 2 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) lex.yy.c:2141 662 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

