ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f7xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-sp-d16
  26              	NMI_Handler:
  27              	.LFB141:
  28              		.file 1 "Core/Src/stm32f7xx_it.c"
   1:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f7xx_it.c **** /**
   3:Core/Src/stm32f7xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f7xx_it.c ****   * @file    stm32f7xx_it.c
   5:Core/Src/stm32f7xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f7xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f7xx_it.c ****   * @attention
   8:Core/Src/stm32f7xx_it.c ****   *
   9:Core/Src/stm32f7xx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f7xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f7xx_it.c ****   *
  12:Core/Src/stm32f7xx_it.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/stm32f7xx_it.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/stm32f7xx_it.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/stm32f7xx_it.c ****   *                             www.st.com/SLA0044
  16:Core/Src/stm32f7xx_it.c ****   *
  17:Core/Src/stm32f7xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f7xx_it.c ****   */
  19:Core/Src/stm32f7xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f7xx_it.c **** 
  21:Core/Src/stm32f7xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f7xx_it.c **** #include "main.h"
  23:Core/Src/stm32f7xx_it.c **** #include "stm32f7xx_it.h"
  24:Core/Src/stm32f7xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f7xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f7xx_it.c **** 
  28:Core/Src/stm32f7xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f7xx_it.c **** 
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s 			page 2


  31:Core/Src/stm32f7xx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32f7xx_it.c **** 
  33:Core/Src/stm32f7xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f7xx_it.c **** 
  36:Core/Src/stm32f7xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f7xx_it.c **** 
  38:Core/Src/stm32f7xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f7xx_it.c **** 
  41:Core/Src/stm32f7xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f7xx_it.c **** 
  43:Core/Src/stm32f7xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f7xx_it.c **** 
  46:Core/Src/stm32f7xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f7xx_it.c **** 
  48:Core/Src/stm32f7xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f7xx_it.c **** 
  51:Core/Src/stm32f7xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f7xx_it.c **** 
  53:Core/Src/stm32f7xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f7xx_it.c **** 
  56:Core/Src/stm32f7xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f7xx_it.c **** 
  58:Core/Src/stm32f7xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f7xx_it.c **** extern DMA_HandleTypeDef hdma_adc3;
  60:Core/Src/stm32f7xx_it.c **** extern ADC_HandleTypeDef hadc3;
  61:Core/Src/stm32f7xx_it.c **** extern DMA2D_HandleTypeDef hdma2d;
  62:Core/Src/stm32f7xx_it.c **** extern LTDC_HandleTypeDef hltdc;
  63:Core/Src/stm32f7xx_it.c **** extern DMA_HandleTypeDef hdma_sdmmc1_rx;
  64:Core/Src/stm32f7xx_it.c **** extern DMA_HandleTypeDef hdma_sdmmc1_tx;
  65:Core/Src/stm32f7xx_it.c **** extern SD_HandleTypeDef hsd1;
  66:Core/Src/stm32f7xx_it.c **** extern TIM_HandleTypeDef htim6;
  67:Core/Src/stm32f7xx_it.c **** 
  68:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN EV */
  69:Core/Src/stm32f7xx_it.c **** 
  70:Core/Src/stm32f7xx_it.c **** /* USER CODE END EV */
  71:Core/Src/stm32f7xx_it.c **** 
  72:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
  73:Core/Src/stm32f7xx_it.c **** /*           Cortex-M7 Processor Interruption and Exception Handlers          */
  74:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
  75:Core/Src/stm32f7xx_it.c **** /**
  76:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Non maskable interrupt.
  77:Core/Src/stm32f7xx_it.c ****   */
  78:Core/Src/stm32f7xx_it.c **** void NMI_Handler(void)
  79:Core/Src/stm32f7xx_it.c **** {
  29              		.loc 1 79 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              	.L2:
  80:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s 			page 3


  81:Core/Src/stm32f7xx_it.c **** 
  82:Core/Src/stm32f7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  83:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  84:Core/Src/stm32f7xx_it.c ****   while (1)
  36              		.loc 1 84 3 discriminator 1 view .LVU1
  85:Core/Src/stm32f7xx_it.c ****   {
  86:Core/Src/stm32f7xx_it.c ****   }
  37              		.loc 1 86 3 discriminator 1 view .LVU2
  84:Core/Src/stm32f7xx_it.c ****   {
  38              		.loc 1 84 9 discriminator 1 view .LVU3
  39 0000 FEE7     		b	.L2
  40              		.cfi_endproc
  41              	.LFE141:
  43              		.section	.text.HardFault_Handler,"ax",%progbits
  44              		.align	1
  45              		.global	HardFault_Handler
  46              		.syntax unified
  47              		.thumb
  48              		.thumb_func
  49              		.fpu fpv5-sp-d16
  51              	HardFault_Handler:
  52              	.LFB142:
  87:Core/Src/stm32f7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  88:Core/Src/stm32f7xx_it.c **** }
  89:Core/Src/stm32f7xx_it.c **** 
  90:Core/Src/stm32f7xx_it.c **** /**
  91:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Hard fault interrupt.
  92:Core/Src/stm32f7xx_it.c ****   */
  93:Core/Src/stm32f7xx_it.c **** void HardFault_Handler(void)
  94:Core/Src/stm32f7xx_it.c **** {
  53              		.loc 1 94 1 view -0
  54              		.cfi_startproc
  55              		@ Volatile: function does not return.
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 0, uses_anonymous_args = 0
  58              		@ link register save eliminated.
  59              	.L4:
  95:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  96:Core/Src/stm32f7xx_it.c **** 
  97:Core/Src/stm32f7xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  98:Core/Src/stm32f7xx_it.c ****   while (1)
  60              		.loc 1 98 3 discriminator 1 view .LVU5
  99:Core/Src/stm32f7xx_it.c ****   {
 100:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
 101:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 102:Core/Src/stm32f7xx_it.c ****   }
  61              		.loc 1 102 3 discriminator 1 view .LVU6
  98:Core/Src/stm32f7xx_it.c ****   {
  62              		.loc 1 98 9 discriminator 1 view .LVU7
  63 0000 FEE7     		b	.L4
  64              		.cfi_endproc
  65              	.LFE142:
  67              		.section	.text.MemManage_Handler,"ax",%progbits
  68              		.align	1
  69              		.global	MemManage_Handler
  70              		.syntax unified
  71              		.thumb
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s 			page 4


  72              		.thumb_func
  73              		.fpu fpv5-sp-d16
  75              	MemManage_Handler:
  76              	.LFB143:
 103:Core/Src/stm32f7xx_it.c **** }
 104:Core/Src/stm32f7xx_it.c **** 
 105:Core/Src/stm32f7xx_it.c **** /**
 106:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Memory management fault.
 107:Core/Src/stm32f7xx_it.c ****   */
 108:Core/Src/stm32f7xx_it.c **** void MemManage_Handler(void)
 109:Core/Src/stm32f7xx_it.c **** {
  77              		.loc 1 109 1 view -0
  78              		.cfi_startproc
  79              		@ Volatile: function does not return.
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
  82              		@ link register save eliminated.
  83              	.L6:
 110:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 111:Core/Src/stm32f7xx_it.c **** 
 112:Core/Src/stm32f7xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 113:Core/Src/stm32f7xx_it.c ****   while (1)
  84              		.loc 1 113 3 discriminator 1 view .LVU9
 114:Core/Src/stm32f7xx_it.c ****   {
 115:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 116:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 117:Core/Src/stm32f7xx_it.c ****   }
  85              		.loc 1 117 3 discriminator 1 view .LVU10
 113:Core/Src/stm32f7xx_it.c ****   {
  86              		.loc 1 113 9 discriminator 1 view .LVU11
  87 0000 FEE7     		b	.L6
  88              		.cfi_endproc
  89              	.LFE143:
  91              		.section	.text.BusFault_Handler,"ax",%progbits
  92              		.align	1
  93              		.global	BusFault_Handler
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  97              		.fpu fpv5-sp-d16
  99              	BusFault_Handler:
 100              	.LFB144:
 118:Core/Src/stm32f7xx_it.c **** }
 119:Core/Src/stm32f7xx_it.c **** 
 120:Core/Src/stm32f7xx_it.c **** /**
 121:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 122:Core/Src/stm32f7xx_it.c ****   */
 123:Core/Src/stm32f7xx_it.c **** void BusFault_Handler(void)
 124:Core/Src/stm32f7xx_it.c **** {
 101              		.loc 1 124 1 view -0
 102              		.cfi_startproc
 103              		@ Volatile: function does not return.
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 107              	.L8:
 125:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s 			page 5


 126:Core/Src/stm32f7xx_it.c **** 
 127:Core/Src/stm32f7xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 128:Core/Src/stm32f7xx_it.c ****   while (1)
 108              		.loc 1 128 3 discriminator 1 view .LVU13
 129:Core/Src/stm32f7xx_it.c ****   {
 130:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 131:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 132:Core/Src/stm32f7xx_it.c ****   }
 109              		.loc 1 132 3 discriminator 1 view .LVU14
 128:Core/Src/stm32f7xx_it.c ****   {
 110              		.loc 1 128 9 discriminator 1 view .LVU15
 111 0000 FEE7     		b	.L8
 112              		.cfi_endproc
 113              	.LFE144:
 115              		.section	.text.UsageFault_Handler,"ax",%progbits
 116              		.align	1
 117              		.global	UsageFault_Handler
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 121              		.fpu fpv5-sp-d16
 123              	UsageFault_Handler:
 124              	.LFB145:
 133:Core/Src/stm32f7xx_it.c **** }
 134:Core/Src/stm32f7xx_it.c **** 
 135:Core/Src/stm32f7xx_it.c **** /**
 136:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 137:Core/Src/stm32f7xx_it.c ****   */
 138:Core/Src/stm32f7xx_it.c **** void UsageFault_Handler(void)
 139:Core/Src/stm32f7xx_it.c **** {
 125              		.loc 1 139 1 view -0
 126              		.cfi_startproc
 127              		@ Volatile: function does not return.
 128              		@ args = 0, pretend = 0, frame = 0
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130              		@ link register save eliminated.
 131              	.L10:
 140:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 141:Core/Src/stm32f7xx_it.c **** 
 142:Core/Src/stm32f7xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 143:Core/Src/stm32f7xx_it.c ****   while (1)
 132              		.loc 1 143 3 discriminator 1 view .LVU17
 144:Core/Src/stm32f7xx_it.c ****   {
 145:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 146:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 147:Core/Src/stm32f7xx_it.c ****   }
 133              		.loc 1 147 3 discriminator 1 view .LVU18
 143:Core/Src/stm32f7xx_it.c ****   {
 134              		.loc 1 143 9 discriminator 1 view .LVU19
 135 0000 FEE7     		b	.L10
 136              		.cfi_endproc
 137              	.LFE145:
 139              		.section	.text.DebugMon_Handler,"ax",%progbits
 140              		.align	1
 141              		.global	DebugMon_Handler
 142              		.syntax unified
 143              		.thumb
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s 			page 6


 144              		.thumb_func
 145              		.fpu fpv5-sp-d16
 147              	DebugMon_Handler:
 148              	.LFB146:
 148:Core/Src/stm32f7xx_it.c **** }
 149:Core/Src/stm32f7xx_it.c **** 
 150:Core/Src/stm32f7xx_it.c **** /**
 151:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Debug monitor.
 152:Core/Src/stm32f7xx_it.c ****   */
 153:Core/Src/stm32f7xx_it.c **** void DebugMon_Handler(void)
 154:Core/Src/stm32f7xx_it.c **** {
 149              		.loc 1 154 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 155:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 156:Core/Src/stm32f7xx_it.c **** 
 157:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 158:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 159:Core/Src/stm32f7xx_it.c **** 
 160:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 161:Core/Src/stm32f7xx_it.c **** }
 154              		.loc 1 161 1 view .LVU21
 155 0000 7047     		bx	lr
 156              		.cfi_endproc
 157              	.LFE146:
 159              		.section	.text.ADC_IRQHandler,"ax",%progbits
 160              		.align	1
 161              		.global	ADC_IRQHandler
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 165              		.fpu fpv5-sp-d16
 167              	ADC_IRQHandler:
 168              	.LFB147:
 162:Core/Src/stm32f7xx_it.c **** 
 163:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
 164:Core/Src/stm32f7xx_it.c **** /* STM32F7xx Peripheral Interrupt Handlers                                    */
 165:Core/Src/stm32f7xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 166:Core/Src/stm32f7xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 167:Core/Src/stm32f7xx_it.c **** /* please refer to the startup file (startup_stm32f7xx.s).                    */
 168:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
 169:Core/Src/stm32f7xx_it.c **** 
 170:Core/Src/stm32f7xx_it.c **** /**
 171:Core/Src/stm32f7xx_it.c ****   * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
 172:Core/Src/stm32f7xx_it.c ****   */
 173:Core/Src/stm32f7xx_it.c **** void ADC_IRQHandler(void)
 174:Core/Src/stm32f7xx_it.c **** {
 169              		.loc 1 174 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173 0000 08B5     		push	{r3, lr}
 174              	.LCFI0:
 175              		.cfi_def_cfa_offset 8
 176              		.cfi_offset 3, -8
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s 			page 7


 177              		.cfi_offset 14, -4
 175:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN ADC_IRQn 0 */
 176:Core/Src/stm32f7xx_it.c **** 
 177:Core/Src/stm32f7xx_it.c ****   /* USER CODE END ADC_IRQn 0 */
 178:Core/Src/stm32f7xx_it.c ****   HAL_ADC_IRQHandler(&hadc3);
 178              		.loc 1 178 3 view .LVU23
 179 0002 0248     		ldr	r0, .L14
 180 0004 FFF7FEFF 		bl	HAL_ADC_IRQHandler
 181              	.LVL0:
 179:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN ADC_IRQn 1 */
 180:Core/Src/stm32f7xx_it.c **** 
 181:Core/Src/stm32f7xx_it.c ****   /* USER CODE END ADC_IRQn 1 */
 182:Core/Src/stm32f7xx_it.c **** }
 182              		.loc 1 182 1 is_stmt 0 view .LVU24
 183 0008 08BD     		pop	{r3, pc}
 184              	.L15:
 185 000a 00BF     		.align	2
 186              	.L14:
 187 000c 00000000 		.word	hadc3
 188              		.cfi_endproc
 189              	.LFE147:
 191              		.section	.text.SDMMC1_IRQHandler,"ax",%progbits
 192              		.align	1
 193              		.global	SDMMC1_IRQHandler
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 197              		.fpu fpv5-sp-d16
 199              	SDMMC1_IRQHandler:
 200              	.LFB148:
 183:Core/Src/stm32f7xx_it.c **** 
 184:Core/Src/stm32f7xx_it.c **** /**
 185:Core/Src/stm32f7xx_it.c ****   * @brief This function handles SDMMC1 global interrupt.
 186:Core/Src/stm32f7xx_it.c ****   */
 187:Core/Src/stm32f7xx_it.c **** void SDMMC1_IRQHandler(void)
 188:Core/Src/stm32f7xx_it.c **** {
 201              		.loc 1 188 1 is_stmt 1 view -0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205 0000 08B5     		push	{r3, lr}
 206              	.LCFI1:
 207              		.cfi_def_cfa_offset 8
 208              		.cfi_offset 3, -8
 209              		.cfi_offset 14, -4
 189:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SDMMC1_IRQn 0 */
 190:Core/Src/stm32f7xx_it.c **** 
 191:Core/Src/stm32f7xx_it.c ****   /* USER CODE END SDMMC1_IRQn 0 */
 192:Core/Src/stm32f7xx_it.c ****   HAL_SD_IRQHandler(&hsd1);
 210              		.loc 1 192 3 view .LVU26
 211 0002 0248     		ldr	r0, .L18
 212 0004 FFF7FEFF 		bl	HAL_SD_IRQHandler
 213              	.LVL1:
 193:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SDMMC1_IRQn 1 */
 194:Core/Src/stm32f7xx_it.c **** 
 195:Core/Src/stm32f7xx_it.c ****   /* USER CODE END SDMMC1_IRQn 1 */
 196:Core/Src/stm32f7xx_it.c **** }
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s 			page 8


 214              		.loc 1 196 1 is_stmt 0 view .LVU27
 215 0008 08BD     		pop	{r3, pc}
 216              	.L19:
 217 000a 00BF     		.align	2
 218              	.L18:
 219 000c 00000000 		.word	hsd1
 220              		.cfi_endproc
 221              	.LFE148:
 223              		.section	.text.TIM6_DAC_IRQHandler,"ax",%progbits
 224              		.align	1
 225              		.global	TIM6_DAC_IRQHandler
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 229              		.fpu fpv5-sp-d16
 231              	TIM6_DAC_IRQHandler:
 232              	.LFB149:
 197:Core/Src/stm32f7xx_it.c **** 
 198:Core/Src/stm32f7xx_it.c **** /**
 199:Core/Src/stm32f7xx_it.c ****   * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
 200:Core/Src/stm32f7xx_it.c ****   */
 201:Core/Src/stm32f7xx_it.c **** void TIM6_DAC_IRQHandler(void)
 202:Core/Src/stm32f7xx_it.c **** {
 233              		.loc 1 202 1 is_stmt 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237 0000 08B5     		push	{r3, lr}
 238              	.LCFI2:
 239              		.cfi_def_cfa_offset 8
 240              		.cfi_offset 3, -8
 241              		.cfi_offset 14, -4
 203:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
 204:Core/Src/stm32f7xx_it.c **** 
 205:Core/Src/stm32f7xx_it.c ****   /* USER CODE END TIM6_DAC_IRQn 0 */
 206:Core/Src/stm32f7xx_it.c ****   HAL_TIM_IRQHandler(&htim6);
 242              		.loc 1 206 3 view .LVU29
 243 0002 0248     		ldr	r0, .L22
 244 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 245              	.LVL2:
 207:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
 208:Core/Src/stm32f7xx_it.c **** 
 209:Core/Src/stm32f7xx_it.c ****   /* USER CODE END TIM6_DAC_IRQn 1 */
 210:Core/Src/stm32f7xx_it.c **** }
 246              		.loc 1 210 1 is_stmt 0 view .LVU30
 247 0008 08BD     		pop	{r3, pc}
 248              	.L23:
 249 000a 00BF     		.align	2
 250              	.L22:
 251 000c 00000000 		.word	htim6
 252              		.cfi_endproc
 253              	.LFE149:
 255              		.section	.text.DMA2_Stream0_IRQHandler,"ax",%progbits
 256              		.align	1
 257              		.global	DMA2_Stream0_IRQHandler
 258              		.syntax unified
 259              		.thumb
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s 			page 9


 260              		.thumb_func
 261              		.fpu fpv5-sp-d16
 263              	DMA2_Stream0_IRQHandler:
 264              	.LFB150:
 211:Core/Src/stm32f7xx_it.c **** 
 212:Core/Src/stm32f7xx_it.c **** /**
 213:Core/Src/stm32f7xx_it.c ****   * @brief This function handles DMA2 stream0 global interrupt.
 214:Core/Src/stm32f7xx_it.c ****   */
 215:Core/Src/stm32f7xx_it.c **** void DMA2_Stream0_IRQHandler(void)
 216:Core/Src/stm32f7xx_it.c **** {
 265              		.loc 1 216 1 is_stmt 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 0
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269 0000 08B5     		push	{r3, lr}
 270              	.LCFI3:
 271              		.cfi_def_cfa_offset 8
 272              		.cfi_offset 3, -8
 273              		.cfi_offset 14, -4
 217:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */
 218:Core/Src/stm32f7xx_it.c **** 
 219:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DMA2_Stream0_IRQn 0 */
 220:Core/Src/stm32f7xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc3);
 274              		.loc 1 220 3 view .LVU32
 275 0002 0248     		ldr	r0, .L26
 276 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 277              	.LVL3:
 221:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */
 222:Core/Src/stm32f7xx_it.c **** 
 223:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DMA2_Stream0_IRQn 1 */
 224:Core/Src/stm32f7xx_it.c **** }
 278              		.loc 1 224 1 is_stmt 0 view .LVU33
 279 0008 08BD     		pop	{r3, pc}
 280              	.L27:
 281 000a 00BF     		.align	2
 282              	.L26:
 283 000c 00000000 		.word	hdma_adc3
 284              		.cfi_endproc
 285              	.LFE150:
 287              		.section	.text.DMA2_Stream3_IRQHandler,"ax",%progbits
 288              		.align	1
 289              		.global	DMA2_Stream3_IRQHandler
 290              		.syntax unified
 291              		.thumb
 292              		.thumb_func
 293              		.fpu fpv5-sp-d16
 295              	DMA2_Stream3_IRQHandler:
 296              	.LFB151:
 225:Core/Src/stm32f7xx_it.c **** 
 226:Core/Src/stm32f7xx_it.c **** /**
 227:Core/Src/stm32f7xx_it.c ****   * @brief This function handles DMA2 stream3 global interrupt.
 228:Core/Src/stm32f7xx_it.c ****   */
 229:Core/Src/stm32f7xx_it.c **** void DMA2_Stream3_IRQHandler(void)
 230:Core/Src/stm32f7xx_it.c **** {
 297              		.loc 1 230 1 is_stmt 1 view -0
 298              		.cfi_startproc
 299              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s 			page 10


 300              		@ frame_needed = 0, uses_anonymous_args = 0
 301 0000 08B5     		push	{r3, lr}
 302              	.LCFI4:
 303              		.cfi_def_cfa_offset 8
 304              		.cfi_offset 3, -8
 305              		.cfi_offset 14, -4
 231:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */
 232:Core/Src/stm32f7xx_it.c **** 
 233:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DMA2_Stream3_IRQn 0 */
 234:Core/Src/stm32f7xx_it.c ****   HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 306              		.loc 1 234 3 view .LVU35
 307 0002 0248     		ldr	r0, .L30
 308 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 309              	.LVL4:
 235:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */
 236:Core/Src/stm32f7xx_it.c **** 
 237:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DMA2_Stream3_IRQn 1 */
 238:Core/Src/stm32f7xx_it.c **** }
 310              		.loc 1 238 1 is_stmt 0 view .LVU36
 311 0008 08BD     		pop	{r3, pc}
 312              	.L31:
 313 000a 00BF     		.align	2
 314              	.L30:
 315 000c 00000000 		.word	hdma_sdmmc1_rx
 316              		.cfi_endproc
 317              	.LFE151:
 319              		.section	.text.DMA2_Stream6_IRQHandler,"ax",%progbits
 320              		.align	1
 321              		.global	DMA2_Stream6_IRQHandler
 322              		.syntax unified
 323              		.thumb
 324              		.thumb_func
 325              		.fpu fpv5-sp-d16
 327              	DMA2_Stream6_IRQHandler:
 328              	.LFB152:
 239:Core/Src/stm32f7xx_it.c **** 
 240:Core/Src/stm32f7xx_it.c **** /**
 241:Core/Src/stm32f7xx_it.c ****   * @brief This function handles DMA2 stream6 global interrupt.
 242:Core/Src/stm32f7xx_it.c ****   */
 243:Core/Src/stm32f7xx_it.c **** void DMA2_Stream6_IRQHandler(void)
 244:Core/Src/stm32f7xx_it.c **** {
 329              		.loc 1 244 1 is_stmt 1 view -0
 330              		.cfi_startproc
 331              		@ args = 0, pretend = 0, frame = 0
 332              		@ frame_needed = 0, uses_anonymous_args = 0
 333 0000 08B5     		push	{r3, lr}
 334              	.LCFI5:
 335              		.cfi_def_cfa_offset 8
 336              		.cfi_offset 3, -8
 337              		.cfi_offset 14, -4
 245:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */
 246:Core/Src/stm32f7xx_it.c **** 
 247:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DMA2_Stream6_IRQn 0 */
 248:Core/Src/stm32f7xx_it.c ****   HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 338              		.loc 1 248 3 view .LVU38
 339 0002 0248     		ldr	r0, .L34
 340 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s 			page 11


 341              	.LVL5:
 249:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */
 250:Core/Src/stm32f7xx_it.c **** 
 251:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DMA2_Stream6_IRQn 1 */
 252:Core/Src/stm32f7xx_it.c **** }
 342              		.loc 1 252 1 is_stmt 0 view .LVU39
 343 0008 08BD     		pop	{r3, pc}
 344              	.L35:
 345 000a 00BF     		.align	2
 346              	.L34:
 347 000c 00000000 		.word	hdma_sdmmc1_tx
 348              		.cfi_endproc
 349              	.LFE152:
 351              		.section	.text.LTDC_IRQHandler,"ax",%progbits
 352              		.align	1
 353              		.global	LTDC_IRQHandler
 354              		.syntax unified
 355              		.thumb
 356              		.thumb_func
 357              		.fpu fpv5-sp-d16
 359              	LTDC_IRQHandler:
 360              	.LFB153:
 253:Core/Src/stm32f7xx_it.c **** 
 254:Core/Src/stm32f7xx_it.c **** /**
 255:Core/Src/stm32f7xx_it.c ****   * @brief This function handles LTDC global interrupt.
 256:Core/Src/stm32f7xx_it.c ****   */
 257:Core/Src/stm32f7xx_it.c **** void LTDC_IRQHandler(void)
 258:Core/Src/stm32f7xx_it.c **** {
 361              		.loc 1 258 1 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365 0000 08B5     		push	{r3, lr}
 366              	.LCFI6:
 367              		.cfi_def_cfa_offset 8
 368              		.cfi_offset 3, -8
 369              		.cfi_offset 14, -4
 259:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN LTDC_IRQn 0 */
 260:Core/Src/stm32f7xx_it.c **** 
 261:Core/Src/stm32f7xx_it.c ****   /* USER CODE END LTDC_IRQn 0 */
 262:Core/Src/stm32f7xx_it.c ****   HAL_LTDC_IRQHandler(&hltdc);
 370              		.loc 1 262 3 view .LVU41
 371 0002 0248     		ldr	r0, .L38
 372 0004 FFF7FEFF 		bl	HAL_LTDC_IRQHandler
 373              	.LVL6:
 263:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN LTDC_IRQn 1 */
 264:Core/Src/stm32f7xx_it.c **** 
 265:Core/Src/stm32f7xx_it.c ****   /* USER CODE END LTDC_IRQn 1 */
 266:Core/Src/stm32f7xx_it.c **** }
 374              		.loc 1 266 1 is_stmt 0 view .LVU42
 375 0008 08BD     		pop	{r3, pc}
 376              	.L39:
 377 000a 00BF     		.align	2
 378              	.L38:
 379 000c 00000000 		.word	hltdc
 380              		.cfi_endproc
 381              	.LFE153:
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s 			page 12


 383              		.section	.text.DMA2D_IRQHandler,"ax",%progbits
 384              		.align	1
 385              		.global	DMA2D_IRQHandler
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 389              		.fpu fpv5-sp-d16
 391              	DMA2D_IRQHandler:
 392              	.LFB154:
 267:Core/Src/stm32f7xx_it.c **** 
 268:Core/Src/stm32f7xx_it.c **** /**
 269:Core/Src/stm32f7xx_it.c ****   * @brief This function handles DMA2D global interrupt.
 270:Core/Src/stm32f7xx_it.c ****   */
 271:Core/Src/stm32f7xx_it.c **** void DMA2D_IRQHandler(void)
 272:Core/Src/stm32f7xx_it.c **** {
 393              		.loc 1 272 1 is_stmt 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397 0000 08B5     		push	{r3, lr}
 398              	.LCFI7:
 399              		.cfi_def_cfa_offset 8
 400              		.cfi_offset 3, -8
 401              		.cfi_offset 14, -4
 273:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DMA2D_IRQn 0 */
 274:Core/Src/stm32f7xx_it.c **** 
 275:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DMA2D_IRQn 0 */
 276:Core/Src/stm32f7xx_it.c ****   HAL_DMA2D_IRQHandler(&hdma2d);
 402              		.loc 1 276 3 view .LVU44
 403 0002 0248     		ldr	r0, .L42
 404 0004 FFF7FEFF 		bl	HAL_DMA2D_IRQHandler
 405              	.LVL7:
 277:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DMA2D_IRQn 1 */
 278:Core/Src/stm32f7xx_it.c **** 
 279:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DMA2D_IRQn 1 */
 280:Core/Src/stm32f7xx_it.c **** }
 406              		.loc 1 280 1 is_stmt 0 view .LVU45
 407 0008 08BD     		pop	{r3, pc}
 408              	.L43:
 409 000a 00BF     		.align	2
 410              	.L42:
 411 000c 00000000 		.word	hdma2d
 412              		.cfi_endproc
 413              	.LFE154:
 415              		.text
 416              	.Letext0:
 417              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 418              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 419              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 420              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 421              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 422              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 423              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_adc.h"
 424              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma2d.h"
 425              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_ltdc.h"
 426              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_sdmmc.h"
 427              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sd.h"
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s 			page 13


 428              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f7xx_it.c
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:18     .text.NMI_Handler:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:26     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:44     .text.HardFault_Handler:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:51     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:68     .text.MemManage_Handler:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:75     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:92     .text.BusFault_Handler:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:99     .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:116    .text.UsageFault_Handler:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:123    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:140    .text.DebugMon_Handler:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:147    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:160    .text.ADC_IRQHandler:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:167    .text.ADC_IRQHandler:00000000 ADC_IRQHandler
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:187    .text.ADC_IRQHandler:0000000c $d
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:192    .text.SDMMC1_IRQHandler:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:199    .text.SDMMC1_IRQHandler:00000000 SDMMC1_IRQHandler
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:219    .text.SDMMC1_IRQHandler:0000000c $d
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:224    .text.TIM6_DAC_IRQHandler:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:231    .text.TIM6_DAC_IRQHandler:00000000 TIM6_DAC_IRQHandler
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:251    .text.TIM6_DAC_IRQHandler:0000000c $d
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:256    .text.DMA2_Stream0_IRQHandler:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:263    .text.DMA2_Stream0_IRQHandler:00000000 DMA2_Stream0_IRQHandler
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:283    .text.DMA2_Stream0_IRQHandler:0000000c $d
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:288    .text.DMA2_Stream3_IRQHandler:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:295    .text.DMA2_Stream3_IRQHandler:00000000 DMA2_Stream3_IRQHandler
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:315    .text.DMA2_Stream3_IRQHandler:0000000c $d
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:320    .text.DMA2_Stream6_IRQHandler:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:327    .text.DMA2_Stream6_IRQHandler:00000000 DMA2_Stream6_IRQHandler
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:347    .text.DMA2_Stream6_IRQHandler:0000000c $d
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:352    .text.LTDC_IRQHandler:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:359    .text.LTDC_IRQHandler:00000000 LTDC_IRQHandler
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:379    .text.LTDC_IRQHandler:0000000c $d
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:384    .text.DMA2D_IRQHandler:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:391    .text.DMA2D_IRQHandler:00000000 DMA2D_IRQHandler
C:\Users\seblo\AppData\Local\Temp\ccjErmp6.s:411    .text.DMA2D_IRQHandler:0000000c $d

UNDEFINED SYMBOLS
HAL_ADC_IRQHandler
hadc3
HAL_SD_IRQHandler
hsd1
HAL_TIM_IRQHandler
htim6
HAL_DMA_IRQHandler
hdma_adc3
hdma_sdmmc1_rx
hdma_sdmmc1_tx
HAL_LTDC_IRQHandler
hltdc
HAL_DMA2D_IRQHandler
hdma2d
