Analysis & Synthesis report for fct_verin
Sat Dec 02 14:32:59 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Source assignments for sld_signaltap:auto_signaltap_0
  6. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
  7. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Dec 02 14:32:59 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; fct_verin                                   ;
; Top-level Entity Name              ; fct_verin                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; fct_verin          ; fct_verin          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 15                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 15                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                        ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                     ; Untyped        ;
; sld_segment_size                                ; 8192                                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                        ; Untyped        ;
; sld_ram_pipeline                                ; 3                                                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                     ; String         ;
; sld_inversion_mask_length                       ; 72                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 15                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Dec 02 14:32:40 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fct_verin -c fct_verin
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 2 design units, including 1 entities, in source file div_1mhz.vhd
    Info (12022): Found design unit 1: div_1Mhz-bhv File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/div_1MHz.vhd Line: 14
    Info (12023): Found entity 1: div_1Mhz File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/div_1MHz.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file div_100khz.vhd
    Info (12022): Found design unit 1: div_100khz-bhv File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/div_100khz.vhd Line: 14
    Info (12023): Found entity 1: div_100khz File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/div_100khz.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cs_conversion.vhd
    Info (12022): Found design unit 1: cs_conversion-bhv File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/cs_conversion.vhd Line: 13
    Info (12023): Found entity 1: cs_conversion File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/cs_conversion.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file traitement.vhd
    Info (12022): Found design unit 1: traitement-bhv_trt File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/traitement.vhd Line: 16
    Info (12023): Found entity 1: traitement File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/traitement.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file fct_verin.bdf
    Info (12023): Found entity 1: fct_verin
Info (12127): Elaborating entity "fct_verin" for the top level hierarchy
Info (12128): Elaborating entity "div_1Mhz" for hierarchy "div_1Mhz:inst"
Warning (10492): VHDL Process Statement warning at div_1MHz.vhd(24): signal "raz_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/div_1MHz.vhd Line: 24
Warning (10492): VHDL Process Statement warning at div_1MHz.vhd(34): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/div_1MHz.vhd Line: 34
Info (12128): Elaborating entity "cs_conversion" for hierarchy "cs_conversion:inst3"
Warning (10492): VHDL Process Statement warning at cs_conversion.vhd(24): signal "start_conv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/cs_conversion.vhd Line: 24
Warning (10492): VHDL Process Statement warning at cs_conversion.vhd(30): signal "stop" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/cs_conversion.vhd Line: 30
Info (12128): Elaborating entity "div_100khz" for hierarchy "div_100khz:inst6"
Warning (10492): VHDL Process Statement warning at div_100khz.vhd(22): signal "raz_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/div_100khz.vhd Line: 22
Warning (10492): VHDL Process Statement warning at div_100khz.vhd(32): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/div_100khz.vhd Line: 32
Info (12128): Elaborating entity "traitement" for hierarchy "traitement:inst2"
Warning (10492): VHDL Process Statement warning at traitement.vhd(44): signal "decalage" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/traitement.vhd Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eb24.tdf
    Info (12023): Found entity 1: altsyncram_eb24 File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/altsyncram_eb24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/mux_vsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/cntr_o9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/cntr_igi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.12.02.14:32:57 Progress: Loading sld160f843a/alt_sld_fab_wrapper_hw.tcl
Error (11176): Factory com.altera.sopcmodel.components.tclmodule.TclModuleFactory reading E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/ip/sld160f843a/alt_sld_fab_wrapper_hw.tcl exception com.altera.utilities.FileUtilities$AlteraIpException: E:\MASTER2\BE_VHDL_2023_G19\Implémentation du verin\fct_verin\db\ip\sld160f843a\alt_sld_fab_wrapper_hw.tcl
Error (11176): No component alt_sld_fab in E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/ip/sld160f843a/alt_sld_fab_wrapper_hw.tcl
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld160f843a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/ip/sld160f843a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld160f843a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/ip/sld160f843a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld160f843a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/ip/sld160f843a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld160f843a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/ip/sld160f843a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld160f843a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/ip/sld160f843a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/ip/sld160f843a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld160f843a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/fct_verin/db/ip/sld160f843a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Error (12154): Can't elaborate inferred hierarchy "sld_hub:auto_hub"
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 8 warnings
    Error: Peak virtual memory: 4813 megabytes
    Error: Processing ended: Sat Dec 02 14:33:00 2023
    Error: Elapsed time: 00:00:20
    Error: Total CPU time (on all processors): 00:00:40


