Wire
====

Wires define the relationship between logic blocks in PyRTL. They are treated like normal wires in traditional RTL systems except the :class:`.Register` wire.
Wires also provide the basic input and output interfaces from the generated :class:`.Block`.

.. automodule:: pyrtl.wire
    :members:
    :show-inheritance:
    :special-members: __init__, __hash__, __str__, __ilshift__, __ior__, __and__, __or__, __xor__, __add__, __sub__, __mul__, __invert__, __getitem___, __len__, __enter__, __exit__, __lt__, __le__, __eq__, __ne__, __gt__, __ge__
