Analysis & Synthesis report for CYCLONE_IV_SDRAM_RTL_Test
Thu May 20 10:01:24 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 17. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated
 18. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p
 19. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p
 20. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram
 21. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp
 22. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp
 23. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 24. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 25. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp
 26. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp
 27. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 28. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 29. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 30. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated
 31. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p
 32. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p
 33. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram
 34. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp
 35. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp
 36. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 37. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 38. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp
 39. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp
 40. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 41. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 42. Source assignments for sld_signaltap:auto_signaltap_0
 43. Parameter Settings for User Entity Instance: Sdram_Control:u1
 44. Parameter Settings for User Entity Instance: Sdram_Control:u1|PLL_SDRAM:sdram_pll0_inst|altpll:altpll_component
 45. Parameter Settings for User Entity Instance: Sdram_Control:u1|control_interface:control1
 46. Parameter Settings for User Entity Instance: Sdram_Control:u1|command:command1
 47. Parameter Settings for User Entity Instance: Sdram_Control:u1|sdr_data_path:data_path1
 48. Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 49. Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 50. Parameter Settings for User Entity Instance: PLL01:u0|altpll:altpll_component
 51. Parameter Settings for User Entity Instance: RW_Test:u2
 52. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 53. altpll Parameter Settings by Entity Instance
 54. dcfifo Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "RW_Test:u2"
 56. Port Connectivity Checks: "PLL01:u0"
 57. Port Connectivity Checks: "Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1"
 58. Port Connectivity Checks: "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1"
 59. Port Connectivity Checks: "Sdram_Control:u1|sdr_data_path:data_path1"
 60. Port Connectivity Checks: "Sdram_Control:u1|control_interface:control1"
 61. Port Connectivity Checks: "Sdram_Control:u1|PLL_SDRAM:sdram_pll0_inst"
 62. Port Connectivity Checks: "Sdram_Control:u1"
 63. Signal Tap Logic Analyzer Settings
 64. Post-Synthesis Netlist Statistics for Top Partition
 65. Elapsed Time Per Partition
 66. Connections to In-System Debugging Instance "auto_signaltap_0"
 67. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 20 10:01:24 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; CYCLONE_IV_SDRAM_RTL_Test                   ;
; Top-level Entity Name              ; CYCLONE_IV_SDRAM_RTL_Test                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,197                                       ;
;     Total combinational functions  ; 1,461                                       ;
;     Dedicated logic registers      ; 2,623                                       ;
; Total registers                    ; 2623                                        ;
; Total pins                         ; 43                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 161,792                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+------------------------------------------------------------------+---------------------------+---------------------------+
; Option                                                           ; Setting                   ; Default Value             ;
+------------------------------------------------------------------+---------------------------+---------------------------+
; Device                                                           ; EP4CE15F23C8              ;                           ;
; Top-level entity name                                            ; CYCLONE_IV_SDRAM_RTL_Test ; CYCLONE_IV_SDRAM_RTL_Test ;
; Family name                                                      ; Cyclone IV E              ; Cyclone V                 ;
; Use smart compilation                                            ; Off                       ; Off                       ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                        ; On                        ;
; Enable compact report table                                      ; Off                       ; Off                       ;
; Restructure Multiplexers                                         ; Auto                      ; Auto                      ;
; Create Debugging Nodes for IP Cores                              ; Off                       ; Off                       ;
; Preserve fewer node names                                        ; On                        ; On                        ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                    ; Enable                    ;
; Verilog Version                                                  ; Verilog_2001              ; Verilog_2001              ;
; VHDL Version                                                     ; VHDL_1993                 ; VHDL_1993                 ;
; State Machine Processing                                         ; Auto                      ; Auto                      ;
; Safe State Machine                                               ; Off                       ; Off                       ;
; Extract Verilog State Machines                                   ; On                        ; On                        ;
; Extract VHDL State Machines                                      ; On                        ; On                        ;
; Ignore Verilog initial constructs                                ; Off                       ; Off                       ;
; Iteration limit for constant Verilog loops                       ; 5000                      ; 5000                      ;
; Iteration limit for non-constant Verilog loops                   ; 250                       ; 250                       ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                        ; On                        ;
; Infer RAMs from Raw Logic                                        ; On                        ; On                        ;
; Parallel Synthesis                                               ; On                        ; On                        ;
; DSP Block Balancing                                              ; Auto                      ; Auto                      ;
; NOT Gate Push-Back                                               ; On                        ; On                        ;
; Power-Up Don't Care                                              ; On                        ; On                        ;
; Remove Redundant Logic Cells                                     ; Off                       ; Off                       ;
; Remove Duplicate Registers                                       ; On                        ; On                        ;
; Ignore CARRY Buffers                                             ; Off                       ; Off                       ;
; Ignore CASCADE Buffers                                           ; Off                       ; Off                       ;
; Ignore GLOBAL Buffers                                            ; Off                       ; Off                       ;
; Ignore ROW GLOBAL Buffers                                        ; Off                       ; Off                       ;
; Ignore LCELL Buffers                                             ; Off                       ; Off                       ;
; Ignore SOFT Buffers                                              ; On                        ; On                        ;
; Limit AHDL Integers to 32 Bits                                   ; Off                       ; Off                       ;
; Optimization Technique                                           ; Balanced                  ; Balanced                  ;
; Carry Chain Length                                               ; 70                        ; 70                        ;
; Auto Carry Chains                                                ; On                        ; On                        ;
; Auto Open-Drain Pins                                             ; On                        ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                       ; Off                       ;
; Auto ROM Replacement                                             ; On                        ; On                        ;
; Auto RAM Replacement                                             ; On                        ; On                        ;
; Auto DSP Block Replacement                                       ; On                        ; On                        ;
; Auto Shift Register Replacement                                  ; Auto                      ; Auto                      ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                      ; Auto                      ;
; Auto Clock Enable Replacement                                    ; On                        ; On                        ;
; Strict RAM Replacement                                           ; Off                       ; Off                       ;
; Allow Synchronous Control Signals                                ; On                        ; On                        ;
; Force Use of Synchronous Clear Signals                           ; Off                       ; Off                       ;
; Auto RAM Block Balancing                                         ; On                        ; On                        ;
; Auto RAM to Logic Cell Conversion                                ; Off                       ; Off                       ;
; Auto Resource Sharing                                            ; Off                       ; Off                       ;
; Allow Any RAM Size For Recognition                               ; Off                       ; Off                       ;
; Allow Any ROM Size For Recognition                               ; Off                       ; Off                       ;
; Allow Any Shift Register Size For Recognition                    ; Off                       ; Off                       ;
; Use LogicLock Constraints during Resource Balancing              ; On                        ; On                        ;
; Ignore translate_off and synthesis_off directives                ; Off                       ; Off                       ;
; Timing-Driven Synthesis                                          ; On                        ; On                        ;
; Report Parameter Settings                                        ; On                        ; On                        ;
; Report Source Assignments                                        ; On                        ; On                        ;
; Report Connectivity Checks                                       ; On                        ; On                        ;
; Ignore Maximum Fan-Out Assignments                               ; Off                       ; Off                       ;
; Synchronization Register Chain Length                            ; 2                         ; 2                         ;
; Power Optimization During Synthesis                              ; Normal compilation        ; Normal compilation        ;
; HDL message level                                                ; Level2                    ; Level2                    ;
; Suppress Register Optimization Related Messages                  ; Off                       ; Off                       ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                      ; 5000                      ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                      ; 5000                      ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                       ; 100                       ;
; Clock MUX Protection                                             ; On                        ; On                        ;
; Auto Gated Clock Conversion                                      ; Off                       ; Off                       ;
; Block Design Naming                                              ; Auto                      ; Auto                      ;
; SDC constraint protection                                        ; Off                       ; Off                       ;
; Synthesis Effort                                                 ; Auto                      ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                        ; On                        ;
; Pre-Mapping Resynthesis Optimization                             ; Off                       ; Off                       ;
; Analysis & Synthesis Message Level                               ; Medium                    ; Medium                    ;
; Disable Register Merging Across Hierarchies                      ; Auto                      ; Auto                      ;
; Resource Aware Inference For Block RAM                           ; On                        ; On                        ;
+------------------------------------------------------------------+---------------------------+---------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; CYCLONE_IV_SDRAM_RTL_Test.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/CYCLONE_IV_SDRAM_RTL_Test.v                                        ;             ;
; v/RW_Test.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/v/RW_Test.v                                                        ;             ;
; Sdram_Control/Sdram_WR_FIFO.v                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/Sdram_WR_FIFO.v                                      ;             ;
; Sdram_Control/Sdram_RD_FIFO.v                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/Sdram_RD_FIFO.v                                      ;             ;
; Sdram_Control/Sdram_Params.h                                       ; yes             ; User File                                    ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/Sdram_Params.h                                       ;             ;
; Sdram_Control/Sdram_Control.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/Sdram_Control.v                                      ;             ;
; Sdram_Control/sdr_data_path.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/sdr_data_path.v                                      ;             ;
; Sdram_Control/control_interface.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/control_interface.v                                  ;             ;
; Sdram_Control/command.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/command.v                                            ;             ;
; PLL01.v                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/PLL01.v                                                            ;             ;
; PLL_SDRAM.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/PLL_SDRAM.v                                                        ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                                ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                            ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                           ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                         ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                         ;             ;
; db/pll_sdram_altpll.v                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/pll_sdram_altpll.v                                              ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                                ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                           ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                              ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                         ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                              ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                            ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                               ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                           ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                       ;             ;
; db/dcfifo_r9q1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/dcfifo_r9q1.tdf                                                 ;             ;
; db/a_gray2bin_6ib.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/a_gray2bin_6ib.tdf                                              ;             ;
; db/a_graycounter_577.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/a_graycounter_577.tdf                                           ;             ;
; db/a_graycounter_1lc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/a_graycounter_1lc.tdf                                           ;             ;
; db/altsyncram_ts81.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/altsyncram_ts81.tdf                                             ;             ;
; db/dffpipe_oe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/dffpipe_oe9.tdf                                                 ;             ;
; db/alt_synch_pipe_8pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/alt_synch_pipe_8pl.tdf                                          ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/dffpipe_pe9.tdf                                                 ;             ;
; db/alt_synch_pipe_9pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/alt_synch_pipe_9pl.tdf                                          ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/dffpipe_qe9.tdf                                                 ;             ;
; db/cmpr_n76.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/cmpr_n76.tdf                                                    ;             ;
; db/pll01_altpll.v                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/pll01_altpll.v                                                  ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                         ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                    ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                       ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                          ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                          ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                                ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                             ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                              ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                            ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                                ;             ;
; db/altsyncram_gd24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/altsyncram_gd24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                              ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                            ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                               ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                       ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                            ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                               ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                                ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                              ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                                              ;             ;
; db/mux_psc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/mux_psc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                            ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                                                                                ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                           ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                              ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                   ;             ;
; db/cntr_3ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/cntr_3ii.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_89j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/cntr_89j.tdf                                                    ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                               ; altera_sld  ;
; db/ip/sld79768e0a/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/ip/sld79768e0a/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                          ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,197                                                                                                               ;
;                                             ;                                                                                                                     ;
; Total combinational functions               ; 1461                                                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                                                     ;
;     -- 4 input functions                    ; 765                                                                                                                 ;
;     -- 3 input functions                    ; 366                                                                                                                 ;
;     -- <=2 input functions                  ; 330                                                                                                                 ;
;                                             ;                                                                                                                     ;
; Logic elements by mode                      ;                                                                                                                     ;
;     -- normal mode                          ; 1256                                                                                                                ;
;     -- arithmetic mode                      ; 205                                                                                                                 ;
;                                             ;                                                                                                                     ;
; Total registers                             ; 2623                                                                                                                ;
;     -- Dedicated logic registers            ; 2623                                                                                                                ;
;     -- I/O registers                        ; 0                                                                                                                   ;
;                                             ;                                                                                                                     ;
; I/O pins                                    ; 43                                                                                                                  ;
; Total memory bits                           ; 161792                                                                                                              ;
;                                             ;                                                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                   ;
;                                             ;                                                                                                                     ;
; Total PLLs                                  ; 2                                                                                                                   ;
;     -- PLLs                                 ; 2                                                                                                                   ;
;                                             ;                                                                                                                     ;
; Maximum fan-out node                        ; Sdram_Control:u1|PLL_SDRAM:sdram_pll0_inst|altpll:altpll_component|PLL_SDRAM_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1804                                                                                                                ;
; Total fan-out                               ; 16751                                                                                                               ;
; Average fan-out                             ; 3.83                                                                                                                ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |CYCLONE_IV_SDRAM_RTL_Test                                                                                                              ; 1461 (2)            ; 2623 (0)                  ; 161792      ; 0            ; 0       ; 0         ; 43   ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test                                                                                                                                                                                                                                                                                                                                            ; CYCLONE_IV_SDRAM_RTL_Test         ; work         ;
;    |PLL01:u0|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|PLL01:u0                                                                                                                                                                                                                                                                                                                                   ; PLL01                             ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|PLL01:u0|altpll:altpll_component                                                                                                                                                                                                                                                                                                           ; altpll                            ; work         ;
;          |PLL01_altpll:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|PLL01:u0|altpll:altpll_component|PLL01_altpll:auto_generated                                                                                                                                                                                                                                                                               ; PLL01_altpll                      ; work         ;
;    |RW_Test:u2|                                                                                                                         ; 81 (81)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|RW_Test:u2                                                                                                                                                                                                                                                                                                                                 ; RW_Test                           ; work         ;
;    |Sdram_Control:u1|                                                                                                                   ; 442 (149)           ; 457 (117)                 ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1                                                                                                                                                                                                                                                                                                                           ; Sdram_Control                     ; work         ;
;       |PLL_SDRAM:sdram_pll0_inst|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|PLL_SDRAM:sdram_pll0_inst                                                                                                                                                                                                                                                                                                 ; PLL_SDRAM                         ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|PLL_SDRAM:sdram_pll0_inst|altpll:altpll_component                                                                                                                                                                                                                                                                         ; altpll                            ; work         ;
;             |PLL_SDRAM_altpll:auto_generated|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|PLL_SDRAM:sdram_pll0_inst|altpll:altpll_component|PLL_SDRAM_altpll:auto_generated                                                                                                                                                                                                                                         ; PLL_SDRAM_altpll                  ; work         ;
;       |Sdram_RD_FIFO:read_fifo1|                                                                                                        ; 83 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                                                                                                                  ; Sdram_RD_FIFO                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 83 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                          ; dcfifo                            ; work         ;
;             |dcfifo_r9q1:auto_generated|                                                                                                ; 83 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated                                                                                                                                                                                                                                               ; dcfifo_r9q1                       ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                                                                                               ; a_gray2bin_6ib                    ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                                                                                               ; a_gray2bin_6ib                    ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                                                   ; a_graycounter_1lc                 ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                                                   ; a_graycounter_577                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                                    ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                                              ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                                    ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                                              ; dffpipe_qe9                       ; work         ;
;                |altsyncram_ts81:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram                                                                                                                                                                                                                      ; altsyncram_ts81                   ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                                                      ; cmpr_n76                          ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                                                       ; cmpr_n76                          ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                                            ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                                            ; dffpipe_oe9                       ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                                                                                                       ; 83 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                                                                                                                 ; Sdram_WR_FIFO                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 83 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                         ; dcfifo                            ; work         ;
;             |dcfifo_r9q1:auto_generated|                                                                                                ; 83 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated                                                                                                                                                                                                                                              ; dcfifo_r9q1                       ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                                                                                                                                                                              ; a_gray2bin_6ib                    ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                                                                                                                                                                              ; a_gray2bin_6ib                    ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                                                  ; a_graycounter_1lc                 ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                                                  ; a_graycounter_577                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                                   ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                                             ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                                   ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                                             ; dffpipe_qe9                       ; work         ;
;                |altsyncram_ts81:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram                                                                                                                                                                                                                     ; altsyncram_ts81                   ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                                                     ; cmpr_n76                          ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                                                      ; cmpr_n76                          ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                                           ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                                           ; dffpipe_oe9                       ; work         ;
;       |command:command1|                                                                                                                ; 63 (63)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|command:command1                                                                                                                                                                                                                                                                                                          ; command                           ; work         ;
;       |control_interface:control1|                                                                                                      ; 64 (64)             ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|control_interface:control1                                                                                                                                                                                                                                                                                                ; control_interface                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 813 (2)             ; 2037 (284)                ; 145408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 811 (0)             ; 1753 (0)                  ; 145408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 811 (88)            ; 1753 (648)                ; 145408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 145408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_gd24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 145408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gd24:auto_generated                                                                                                                                                 ; altsyncram_gd24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 81 (81)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 334 (1)             ; 726 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 284 (0)             ; 710 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 426 (426)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 284 (0)             ; 284 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 49 (49)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 224 (10)            ; 208 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_3ii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_3ii:auto_generated                                                             ; cntr_3ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 142 (142)           ; 142 (142)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYCLONE_IV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gd24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 142          ; 1024         ; 142          ; 145408 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                ; IP Include File               ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CYCLONE_IV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CYCLONE_IV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CYCLONE_IV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CYCLONE_IV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CYCLONE_IV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                               ;
; Altera ; ALTPLL       ; 15.1    ; N/A          ; N/A          ; |CYCLONE_IV_SDRAM_RTL_Test|PLL01:u0                                                                                                                                                                                                                                                            ; PLL01.v                       ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                                           ; Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; ALTPLL       ; 15.1    ; N/A          ; N/A          ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|PLL_SDRAM:sdram_pll0_inst                                                                                                                                                                                                                          ; PLL_SDRAM.v                   ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                                          ; Sdram_Control/Sdram_WR_FIFO.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 80                                                                                                                 ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                                                                               ; Reason for Removal                                               ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]  ; Lost fanout                                                      ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]  ; Lost fanout                                                      ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9] ; Lost fanout                                                      ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9] ; Lost fanout                                                      ;
; RW_Test:u2|writedata[1,3,5,7,9,13,15]                                                                                       ; Merged with RW_Test:u2|writedata[11]                             ;
; RW_Test:u2|writedata[2,4,6,8,10,12,14]                                                                                      ; Merged with RW_Test:u2|writedata[0]                              ;
; Sdram_Control:u1|mLENGTH[1..6,8]                                                                                            ; Merged with Sdram_Control:u1|mLENGTH[0]                          ;
; Sdram_Control:u1|mRD                                                                                                        ; Merged with Sdram_Control:u1|RD_MASK                             ;
; Sdram_Control:u1|control_interface:control1|SADDR[1..6]                                                                     ; Merged with Sdram_Control:u1|control_interface:control1|SADDR[0] ;
; Sdram_Control:u1|mWR                                                                                                        ; Merged with Sdram_Control:u1|WR_MASK                             ;
; Sdram_Control:u1|mADDR[1..6]                                                                                                ; Merged with Sdram_Control:u1|mADDR[0]                            ;
; Sdram_Control:u1|rRD_ADDR[1..6]                                                                                             ; Merged with Sdram_Control:u1|rRD_ADDR[0]                         ;
; Sdram_Control:u1|rWR_ADDR[1..6]                                                                                             ; Merged with Sdram_Control:u1|rWR_ADDR[0]                         ;
; Sdram_Control:u1|rWR_ADDR[0]                                                                                                ; Stuck at GND due to stuck port data_in                           ;
; Sdram_Control:u1|rRD_ADDR[0]                                                                                                ; Stuck at GND due to stuck port data_in                           ;
; Sdram_Control:u1|mLENGTH[0]                                                                                                 ; Stuck at GND due to stuck port data_in                           ;
; Sdram_Control:u1|mADDR[0]                                                                                                   ; Stuck at GND due to stuck port data_in                           ;
; Sdram_Control:u1|control_interface:control1|SADDR[0]                                                                        ; Stuck at GND due to stuck port data_in                           ;
; RW_Test:u2|writedata[11]                                                                                                    ; Stuck at GND due to stuck port data_in                           ;
; Total Number of Removed Registers = 57                                                                                      ;                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                ;
+------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Sdram_Control:u1|rWR_ADDR[0] ; Stuck at GND              ; Sdram_Control:u1|mADDR[0], Sdram_Control:u1|control_interface:control1|SADDR[0] ;
;                              ; due to stuck port data_in ;                                                                                 ;
+------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2623  ;
; Number of registers using Synchronous Clear  ; 124   ;
; Number of registers using Synchronous Load   ; 89    ;
; Number of registers using Asynchronous Clear ; 1120  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 895   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                                             ; 7       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                                             ; 6       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                                                ; 4       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                                                                                ; 4       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                                            ; 7       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                                            ; 6       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                                               ; 4       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 21                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|command:command1|BA[0]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|control_interface:control1|timer[6] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|command:command1|command_done       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|mADDR[14]                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|command:command1|SA[11]             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|command:command1|SA[8]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|command:command1|rp_done            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[9]                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|rWR_ADDR[14]                        ;
; 16:1               ; 24 bits   ; 240 LEs       ; 24 LEs               ; 216 LEs                ; Yes        ; |CYCLONE_IV_SDRAM_RTL_Test|RW_Test:u2|address[23]                               ;
; 18:1               ; 2 bits    ; 24 LEs        ; 2 LEs                ; 22 LEs                 ; Yes        ; |CYCLONE_IV_SDRAM_RTL_Test|RW_Test:u2|writedata[11]                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|CMD[1]                              ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |CYCLONE_IV_SDRAM_RTL_Test|RW_Test:u2|write_count[4]                            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |CYCLONE_IV_SDRAM_RTL_Test|Sdram_Control:u1|ST[7]                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------+
; Assignment                      ; Value ; From ; To                                       ;
+---------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                        ;
+---------------------------------+-------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                            ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|PLL_SDRAM:sdram_pll0_inst|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                              ;
+-------------------------------+-----------------------------+---------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                           ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_SDRAM ; Untyped                                           ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                           ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                           ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                           ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                           ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                           ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                           ;
; LOCK_HIGH                     ; 1                           ; Untyped                                           ;
; LOCK_LOW                      ; 1                           ; Untyped                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                           ;
; SKIP_VCO                      ; OFF                         ; Untyped                                           ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                           ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                           ;
; BANDWIDTH                     ; 0                           ; Untyped                                           ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                           ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                           ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                           ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                           ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                           ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                           ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                           ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                           ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                           ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                                           ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                                           ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer                                    ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer                                    ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                           ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                           ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                           ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                           ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                           ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                           ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                                           ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                                           ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer                                    ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                                    ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                           ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                           ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                           ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                           ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                           ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                           ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                           ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                           ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                                           ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                           ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                           ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                           ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                           ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                           ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                           ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                           ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                           ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                           ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                           ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                           ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                           ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                           ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                                           ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                                           ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                                    ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                           ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                           ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                           ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                           ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                           ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                           ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                           ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                           ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                           ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                           ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                           ;
; VCO_MIN                       ; 0                           ; Untyped                                           ;
; VCO_MAX                       ; 0                           ; Untyped                                           ;
; VCO_CENTER                    ; 0                           ; Untyped                                           ;
; PFD_MIN                       ; 0                           ; Untyped                                           ;
; PFD_MAX                       ; 0                           ; Untyped                                           ;
; M_INITIAL                     ; 0                           ; Untyped                                           ;
; M                             ; 0                           ; Untyped                                           ;
; N                             ; 1                           ; Untyped                                           ;
; M2                            ; 1                           ; Untyped                                           ;
; N2                            ; 1                           ; Untyped                                           ;
; SS                            ; 1                           ; Untyped                                           ;
; C0_HIGH                       ; 0                           ; Untyped                                           ;
; C1_HIGH                       ; 0                           ; Untyped                                           ;
; C2_HIGH                       ; 0                           ; Untyped                                           ;
; C3_HIGH                       ; 0                           ; Untyped                                           ;
; C4_HIGH                       ; 0                           ; Untyped                                           ;
; C5_HIGH                       ; 0                           ; Untyped                                           ;
; C6_HIGH                       ; 0                           ; Untyped                                           ;
; C7_HIGH                       ; 0                           ; Untyped                                           ;
; C8_HIGH                       ; 0                           ; Untyped                                           ;
; C9_HIGH                       ; 0                           ; Untyped                                           ;
; C0_LOW                        ; 0                           ; Untyped                                           ;
; C1_LOW                        ; 0                           ; Untyped                                           ;
; C2_LOW                        ; 0                           ; Untyped                                           ;
; C3_LOW                        ; 0                           ; Untyped                                           ;
; C4_LOW                        ; 0                           ; Untyped                                           ;
; C5_LOW                        ; 0                           ; Untyped                                           ;
; C6_LOW                        ; 0                           ; Untyped                                           ;
; C7_LOW                        ; 0                           ; Untyped                                           ;
; C8_LOW                        ; 0                           ; Untyped                                           ;
; C9_LOW                        ; 0                           ; Untyped                                           ;
; C0_INITIAL                    ; 0                           ; Untyped                                           ;
; C1_INITIAL                    ; 0                           ; Untyped                                           ;
; C2_INITIAL                    ; 0                           ; Untyped                                           ;
; C3_INITIAL                    ; 0                           ; Untyped                                           ;
; C4_INITIAL                    ; 0                           ; Untyped                                           ;
; C5_INITIAL                    ; 0                           ; Untyped                                           ;
; C6_INITIAL                    ; 0                           ; Untyped                                           ;
; C7_INITIAL                    ; 0                           ; Untyped                                           ;
; C8_INITIAL                    ; 0                           ; Untyped                                           ;
; C9_INITIAL                    ; 0                           ; Untyped                                           ;
; C0_MODE                       ; BYPASS                      ; Untyped                                           ;
; C1_MODE                       ; BYPASS                      ; Untyped                                           ;
; C2_MODE                       ; BYPASS                      ; Untyped                                           ;
; C3_MODE                       ; BYPASS                      ; Untyped                                           ;
; C4_MODE                       ; BYPASS                      ; Untyped                                           ;
; C5_MODE                       ; BYPASS                      ; Untyped                                           ;
; C6_MODE                       ; BYPASS                      ; Untyped                                           ;
; C7_MODE                       ; BYPASS                      ; Untyped                                           ;
; C8_MODE                       ; BYPASS                      ; Untyped                                           ;
; C9_MODE                       ; BYPASS                      ; Untyped                                           ;
; C0_PH                         ; 0                           ; Untyped                                           ;
; C1_PH                         ; 0                           ; Untyped                                           ;
; C2_PH                         ; 0                           ; Untyped                                           ;
; C3_PH                         ; 0                           ; Untyped                                           ;
; C4_PH                         ; 0                           ; Untyped                                           ;
; C5_PH                         ; 0                           ; Untyped                                           ;
; C6_PH                         ; 0                           ; Untyped                                           ;
; C7_PH                         ; 0                           ; Untyped                                           ;
; C8_PH                         ; 0                           ; Untyped                                           ;
; C9_PH                         ; 0                           ; Untyped                                           ;
; L0_HIGH                       ; 1                           ; Untyped                                           ;
; L1_HIGH                       ; 1                           ; Untyped                                           ;
; G0_HIGH                       ; 1                           ; Untyped                                           ;
; G1_HIGH                       ; 1                           ; Untyped                                           ;
; G2_HIGH                       ; 1                           ; Untyped                                           ;
; G3_HIGH                       ; 1                           ; Untyped                                           ;
; E0_HIGH                       ; 1                           ; Untyped                                           ;
; E1_HIGH                       ; 1                           ; Untyped                                           ;
; E2_HIGH                       ; 1                           ; Untyped                                           ;
; E3_HIGH                       ; 1                           ; Untyped                                           ;
; L0_LOW                        ; 1                           ; Untyped                                           ;
; L1_LOW                        ; 1                           ; Untyped                                           ;
; G0_LOW                        ; 1                           ; Untyped                                           ;
; G1_LOW                        ; 1                           ; Untyped                                           ;
; G2_LOW                        ; 1                           ; Untyped                                           ;
; G3_LOW                        ; 1                           ; Untyped                                           ;
; E0_LOW                        ; 1                           ; Untyped                                           ;
; E1_LOW                        ; 1                           ; Untyped                                           ;
; E2_LOW                        ; 1                           ; Untyped                                           ;
; E3_LOW                        ; 1                           ; Untyped                                           ;
; L0_INITIAL                    ; 1                           ; Untyped                                           ;
; L1_INITIAL                    ; 1                           ; Untyped                                           ;
; G0_INITIAL                    ; 1                           ; Untyped                                           ;
; G1_INITIAL                    ; 1                           ; Untyped                                           ;
; G2_INITIAL                    ; 1                           ; Untyped                                           ;
; G3_INITIAL                    ; 1                           ; Untyped                                           ;
; E0_INITIAL                    ; 1                           ; Untyped                                           ;
; E1_INITIAL                    ; 1                           ; Untyped                                           ;
; E2_INITIAL                    ; 1                           ; Untyped                                           ;
; E3_INITIAL                    ; 1                           ; Untyped                                           ;
; L0_MODE                       ; BYPASS                      ; Untyped                                           ;
; L1_MODE                       ; BYPASS                      ; Untyped                                           ;
; G0_MODE                       ; BYPASS                      ; Untyped                                           ;
; G1_MODE                       ; BYPASS                      ; Untyped                                           ;
; G2_MODE                       ; BYPASS                      ; Untyped                                           ;
; G3_MODE                       ; BYPASS                      ; Untyped                                           ;
; E0_MODE                       ; BYPASS                      ; Untyped                                           ;
; E1_MODE                       ; BYPASS                      ; Untyped                                           ;
; E2_MODE                       ; BYPASS                      ; Untyped                                           ;
; E3_MODE                       ; BYPASS                      ; Untyped                                           ;
; L0_PH                         ; 0                           ; Untyped                                           ;
; L1_PH                         ; 0                           ; Untyped                                           ;
; G0_PH                         ; 0                           ; Untyped                                           ;
; G1_PH                         ; 0                           ; Untyped                                           ;
; G2_PH                         ; 0                           ; Untyped                                           ;
; G3_PH                         ; 0                           ; Untyped                                           ;
; E0_PH                         ; 0                           ; Untyped                                           ;
; E1_PH                         ; 0                           ; Untyped                                           ;
; E2_PH                         ; 0                           ; Untyped                                           ;
; E3_PH                         ; 0                           ; Untyped                                           ;
; M_PH                          ; 0                           ; Untyped                                           ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                           ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                           ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                           ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                           ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                           ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                           ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                           ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                           ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                           ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                           ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                           ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                           ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                           ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                           ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                           ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                           ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                           ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                           ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                           ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                           ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                           ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                           ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                           ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                           ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                           ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                           ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                           ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                           ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                           ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                           ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                           ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                           ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                           ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                           ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                           ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                           ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                           ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                           ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                           ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                           ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                           ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                           ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                                           ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                           ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                                           ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                           ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                                           ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                           ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                           ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                           ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                           ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                           ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                           ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                           ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                           ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                           ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                           ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                           ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                           ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                           ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                           ;
; CBXI_PARAMETER                ; PLL_SDRAM_altpll            ; Untyped                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                           ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                           ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                           ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                    ;
+-------------------------------+-----------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                  ;
; REF_PER        ; 1024  ; Signed Integer                                                  ;
; SC_CL          ; 3     ; Signed Integer                                                  ;
; SC_RCD         ; 3     ; Signed Integer                                                  ;
; SC_RRD         ; 7     ; Signed Integer                                                  ;
; SC_PM          ; 1     ; Signed Integer                                                  ;
; SC_BL          ; 1     ; Signed Integer                                                  ;
; SDR_BL         ; 111   ; Unsigned Binary                                                 ;
; SDR_BT         ; 0     ; Unsigned Binary                                                 ;
; SDR_CL         ; 011   ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|command:command1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                        ;
; REF_PER        ; 1024  ; Signed Integer                                        ;
; SC_CL          ; 3     ; Signed Integer                                        ;
; SC_RCD         ; 3     ; Signed Integer                                        ;
; SC_RRD         ; 7     ; Signed Integer                                        ;
; SC_PM          ; 1     ; Signed Integer                                        ;
; SC_BL          ; 1     ; Signed Integer                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                ;
; REF_PER        ; 1024  ; Signed Integer                                                ;
; SC_CL          ; 3     ; Signed Integer                                                ;
; SC_RCD         ; 3     ; Signed Integer                                                ;
; SC_RRD         ; 7     ; Signed Integer                                                ;
; SC_PM          ; 1     ; Signed Integer                                                ;
; SC_BL          ; 1     ; Signed Integer                                                ;
; SDR_BL         ; 111   ; Unsigned Binary                                               ;
; SDR_BT         ; 0     ; Unsigned Binary                                               ;
; SDR_CL         ; 011   ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                   ;
+-------------------------+--------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                ;
; CBXI_PARAMETER          ; dcfifo_r9q1  ; Untyped                                                                ;
+-------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                  ;
+-------------------------+--------------+-----------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                        ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                        ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                        ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                               ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                        ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                               ;
; CBXI_PARAMETER          ; dcfifo_r9q1  ; Untyped                                                               ;
+-------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL01:u0|altpll:altpll_component ;
+-------------------------------+-------------------------+---------------------+
; Parameter Name                ; Value                   ; Type                ;
+-------------------------------+-------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped             ;
; PLL_TYPE                      ; AUTO                    ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL01 ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped             ;
; SCAN_CHAIN                    ; LONG                    ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped             ;
; LOCK_HIGH                     ; 1                       ; Untyped             ;
; LOCK_LOW                      ; 1                       ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped             ;
; SKIP_VCO                      ; OFF                     ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped             ;
; BANDWIDTH                     ; 0                       ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped             ;
; DOWN_SPREAD                   ; 0                       ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 1                       ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped             ;
; CLK0_DIVIDE_BY                ; 1                       ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped             ;
; DPA_DIVIDER                   ; 0                       ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped             ;
; VCO_MIN                       ; 0                       ; Untyped             ;
; VCO_MAX                       ; 0                       ; Untyped             ;
; VCO_CENTER                    ; 0                       ; Untyped             ;
; PFD_MIN                       ; 0                       ; Untyped             ;
; PFD_MAX                       ; 0                       ; Untyped             ;
; M_INITIAL                     ; 0                       ; Untyped             ;
; M                             ; 0                       ; Untyped             ;
; N                             ; 1                       ; Untyped             ;
; M2                            ; 1                       ; Untyped             ;
; N2                            ; 1                       ; Untyped             ;
; SS                            ; 1                       ; Untyped             ;
; C0_HIGH                       ; 0                       ; Untyped             ;
; C1_HIGH                       ; 0                       ; Untyped             ;
; C2_HIGH                       ; 0                       ; Untyped             ;
; C3_HIGH                       ; 0                       ; Untyped             ;
; C4_HIGH                       ; 0                       ; Untyped             ;
; C5_HIGH                       ; 0                       ; Untyped             ;
; C6_HIGH                       ; 0                       ; Untyped             ;
; C7_HIGH                       ; 0                       ; Untyped             ;
; C8_HIGH                       ; 0                       ; Untyped             ;
; C9_HIGH                       ; 0                       ; Untyped             ;
; C0_LOW                        ; 0                       ; Untyped             ;
; C1_LOW                        ; 0                       ; Untyped             ;
; C2_LOW                        ; 0                       ; Untyped             ;
; C3_LOW                        ; 0                       ; Untyped             ;
; C4_LOW                        ; 0                       ; Untyped             ;
; C5_LOW                        ; 0                       ; Untyped             ;
; C6_LOW                        ; 0                       ; Untyped             ;
; C7_LOW                        ; 0                       ; Untyped             ;
; C8_LOW                        ; 0                       ; Untyped             ;
; C9_LOW                        ; 0                       ; Untyped             ;
; C0_INITIAL                    ; 0                       ; Untyped             ;
; C1_INITIAL                    ; 0                       ; Untyped             ;
; C2_INITIAL                    ; 0                       ; Untyped             ;
; C3_INITIAL                    ; 0                       ; Untyped             ;
; C4_INITIAL                    ; 0                       ; Untyped             ;
; C5_INITIAL                    ; 0                       ; Untyped             ;
; C6_INITIAL                    ; 0                       ; Untyped             ;
; C7_INITIAL                    ; 0                       ; Untyped             ;
; C8_INITIAL                    ; 0                       ; Untyped             ;
; C9_INITIAL                    ; 0                       ; Untyped             ;
; C0_MODE                       ; BYPASS                  ; Untyped             ;
; C1_MODE                       ; BYPASS                  ; Untyped             ;
; C2_MODE                       ; BYPASS                  ; Untyped             ;
; C3_MODE                       ; BYPASS                  ; Untyped             ;
; C4_MODE                       ; BYPASS                  ; Untyped             ;
; C5_MODE                       ; BYPASS                  ; Untyped             ;
; C6_MODE                       ; BYPASS                  ; Untyped             ;
; C7_MODE                       ; BYPASS                  ; Untyped             ;
; C8_MODE                       ; BYPASS                  ; Untyped             ;
; C9_MODE                       ; BYPASS                  ; Untyped             ;
; C0_PH                         ; 0                       ; Untyped             ;
; C1_PH                         ; 0                       ; Untyped             ;
; C2_PH                         ; 0                       ; Untyped             ;
; C3_PH                         ; 0                       ; Untyped             ;
; C4_PH                         ; 0                       ; Untyped             ;
; C5_PH                         ; 0                       ; Untyped             ;
; C6_PH                         ; 0                       ; Untyped             ;
; C7_PH                         ; 0                       ; Untyped             ;
; C8_PH                         ; 0                       ; Untyped             ;
; C9_PH                         ; 0                       ; Untyped             ;
; L0_HIGH                       ; 1                       ; Untyped             ;
; L1_HIGH                       ; 1                       ; Untyped             ;
; G0_HIGH                       ; 1                       ; Untyped             ;
; G1_HIGH                       ; 1                       ; Untyped             ;
; G2_HIGH                       ; 1                       ; Untyped             ;
; G3_HIGH                       ; 1                       ; Untyped             ;
; E0_HIGH                       ; 1                       ; Untyped             ;
; E1_HIGH                       ; 1                       ; Untyped             ;
; E2_HIGH                       ; 1                       ; Untyped             ;
; E3_HIGH                       ; 1                       ; Untyped             ;
; L0_LOW                        ; 1                       ; Untyped             ;
; L1_LOW                        ; 1                       ; Untyped             ;
; G0_LOW                        ; 1                       ; Untyped             ;
; G1_LOW                        ; 1                       ; Untyped             ;
; G2_LOW                        ; 1                       ; Untyped             ;
; G3_LOW                        ; 1                       ; Untyped             ;
; E0_LOW                        ; 1                       ; Untyped             ;
; E1_LOW                        ; 1                       ; Untyped             ;
; E2_LOW                        ; 1                       ; Untyped             ;
; E3_LOW                        ; 1                       ; Untyped             ;
; L0_INITIAL                    ; 1                       ; Untyped             ;
; L1_INITIAL                    ; 1                       ; Untyped             ;
; G0_INITIAL                    ; 1                       ; Untyped             ;
; G1_INITIAL                    ; 1                       ; Untyped             ;
; G2_INITIAL                    ; 1                       ; Untyped             ;
; G3_INITIAL                    ; 1                       ; Untyped             ;
; E0_INITIAL                    ; 1                       ; Untyped             ;
; E1_INITIAL                    ; 1                       ; Untyped             ;
; E2_INITIAL                    ; 1                       ; Untyped             ;
; E3_INITIAL                    ; 1                       ; Untyped             ;
; L0_MODE                       ; BYPASS                  ; Untyped             ;
; L1_MODE                       ; BYPASS                  ; Untyped             ;
; G0_MODE                       ; BYPASS                  ; Untyped             ;
; G1_MODE                       ; BYPASS                  ; Untyped             ;
; G2_MODE                       ; BYPASS                  ; Untyped             ;
; G3_MODE                       ; BYPASS                  ; Untyped             ;
; E0_MODE                       ; BYPASS                  ; Untyped             ;
; E1_MODE                       ; BYPASS                  ; Untyped             ;
; E2_MODE                       ; BYPASS                  ; Untyped             ;
; E3_MODE                       ; BYPASS                  ; Untyped             ;
; L0_PH                         ; 0                       ; Untyped             ;
; L1_PH                         ; 0                       ; Untyped             ;
; G0_PH                         ; 0                       ; Untyped             ;
; G1_PH                         ; 0                       ; Untyped             ;
; G2_PH                         ; 0                       ; Untyped             ;
; G3_PH                         ; 0                       ; Untyped             ;
; E0_PH                         ; 0                       ; Untyped             ;
; E1_PH                         ; 0                       ; Untyped             ;
; E2_PH                         ; 0                       ; Untyped             ;
; E3_PH                         ; 0                       ; Untyped             ;
; M_PH                          ; 0                       ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped             ;
; CLK0_COUNTER                  ; G0                      ; Untyped             ;
; CLK1_COUNTER                  ; G0                      ; Untyped             ;
; CLK2_COUNTER                  ; G0                      ; Untyped             ;
; CLK3_COUNTER                  ; G0                      ; Untyped             ;
; CLK4_COUNTER                  ; G0                      ; Untyped             ;
; CLK5_COUNTER                  ; G0                      ; Untyped             ;
; CLK6_COUNTER                  ; E0                      ; Untyped             ;
; CLK7_COUNTER                  ; E1                      ; Untyped             ;
; CLK8_COUNTER                  ; E2                      ; Untyped             ;
; CLK9_COUNTER                  ; E3                      ; Untyped             ;
; L0_TIME_DELAY                 ; 0                       ; Untyped             ;
; L1_TIME_DELAY                 ; 0                       ; Untyped             ;
; G0_TIME_DELAY                 ; 0                       ; Untyped             ;
; G1_TIME_DELAY                 ; 0                       ; Untyped             ;
; G2_TIME_DELAY                 ; 0                       ; Untyped             ;
; G3_TIME_DELAY                 ; 0                       ; Untyped             ;
; E0_TIME_DELAY                 ; 0                       ; Untyped             ;
; E1_TIME_DELAY                 ; 0                       ; Untyped             ;
; E2_TIME_DELAY                 ; 0                       ; Untyped             ;
; E3_TIME_DELAY                 ; 0                       ; Untyped             ;
; M_TIME_DELAY                  ; 0                       ; Untyped             ;
; N_TIME_DELAY                  ; 0                       ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped             ;
; ENABLE0_COUNTER               ; L0                      ; Untyped             ;
; ENABLE1_COUNTER               ; L0                      ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped             ;
; LOOP_FILTER_C                 ; 5                       ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped             ;
; VCO_POST_SCALE                ; 0                       ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK0                     ; PORT_USED               ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped             ;
; PORT_ARESET                   ; PORT_USED               ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped             ;
; M_TEST_SOURCE                 ; 5                       ; Untyped             ;
; C0_TEST_SOURCE                ; 5                       ; Untyped             ;
; C1_TEST_SOURCE                ; 5                       ; Untyped             ;
; C2_TEST_SOURCE                ; 5                       ; Untyped             ;
; C3_TEST_SOURCE                ; 5                       ; Untyped             ;
; C4_TEST_SOURCE                ; 5                       ; Untyped             ;
; C5_TEST_SOURCE                ; 5                       ; Untyped             ;
; C6_TEST_SOURCE                ; 5                       ; Untyped             ;
; C7_TEST_SOURCE                ; 5                       ; Untyped             ;
; C8_TEST_SOURCE                ; 5                       ; Untyped             ;
; C9_TEST_SOURCE                ; 5                       ; Untyped             ;
; CBXI_PARAMETER                ; PLL01_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped             ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE      ;
+-------------------------------+-------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: RW_Test:u2 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; ADDR_W         ; 24    ; Signed Integer                 ;
; DATA_W         ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 142                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 142                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 450                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 142                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                       ;
+-------------------------------+--------------------------------------------------------------------+
; Name                          ; Value                                                              ;
+-------------------------------+--------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                  ;
; Entity Instance               ; Sdram_Control:u1|PLL_SDRAM:sdram_pll0_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                             ;
;     -- PLL_TYPE               ; AUTO                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                  ;
; Entity Instance               ; PLL01:u0|altpll:altpll_component                                   ;
;     -- OPERATION_MODE         ; NORMAL                                                             ;
;     -- PLL_TYPE               ; AUTO                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                  ;
+-------------------------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                    ;
+----------------------------+--------------------------------------------------------------------+
; Name                       ; Value                                                              ;
+----------------------------+--------------------------------------------------------------------+
; Number of entity instances ; 2                                                                  ;
; Entity Instance            ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                         ;
;     -- LPM_WIDTH           ; 16                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                ;
;     -- USE_EAB             ; ON                                                                 ;
; Entity Instance            ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                         ;
;     -- LPM_WIDTH           ; 16                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                ;
;     -- USE_EAB             ; ON                                                                 ;
+----------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RW_Test:u2"                                                                                                         ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; drv_status_fail ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; c_state         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; same            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "PLL01:u0"                ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; areset ; Input  ; Info     ; Stuck at GND           ;
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1"                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1"                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|sdr_data_path:data_path1"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|control_interface:control1"                                                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|PLL_SDRAM:sdram_pll0_inst" ;
+--------+--------+----------+-------------------------------------------+
; Port   ; Type   ; Severity ; Details                                   ;
+--------+--------+----------+-------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                              ;
; locked ; Output ; Info     ; Explicitly unconnected                    ;
+--------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1"                                                                                                                                                                             ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (25 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR_ADDR[24..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_MAX_ADDR     ; Input  ; Warning  ; Input port expression (24 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "WR_MAX_ADDR[24..24]" will be connected to GND.                            ;
; WR_MAX_ADDR     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR_LENGTH[6..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_LENGTH[8]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_LENGTH[7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (25 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD_ADDR[24..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_MAX_ADDR     ; Input  ; Warning  ; Input port expression (24 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "RD_MAX_ADDR[24..24]" will be connected to GND.                            ;
; RD_MAX_ADDR     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD_LENGTH[6..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_LENGTH[8]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_LENGTH[7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N            ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; CLK             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR_FULL         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR_USE          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD_EMPTY        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD_USE          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 142                 ; 142              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 120                         ;
; cycloneiii_ff         ; 496                         ;
;     CLR               ; 239                         ;
;     CLR SCLR          ; 7                           ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 5                           ;
;     ENA CLR           ; 99                          ;
;     ENA CLR SCLR      ; 36                          ;
;     ENA SCLR          ; 24                          ;
;     SCLR              ; 9                           ;
;     SLD               ; 3                           ;
;     plain             ; 58                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 525                         ;
;     arith             ; 115                         ;
;         2 data inputs ; 98                          ;
;         3 data inputs ; 17                          ;
;     normal            ; 410                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 70                          ;
;         4 data inputs ; 270                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                             ; Details                                                                                                                                                        ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRAM_CLK                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|PLL_SDRAM:sdram_pll0_inst|altpll:altpll_component|PLL_SDRAM_altpll:auto_generated|wire_pll1_clk[1]           ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[0]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[0]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[10]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[10]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[11]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[11]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[12]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[12]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[13]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[13]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[14]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[14]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[15]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[15]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[16]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[16]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[17]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[17]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[18]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[18]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[19]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[19]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[1]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[1]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[20]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[20]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[21]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[21]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[22]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[22]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[23]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[23]                                                                                                        ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[24]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[24]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[2]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[2]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[3]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[3]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[4]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[4]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[5]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[5]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[6]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[6]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[7]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[7]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[8]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[8]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[9]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|address[9]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|c_state[0]~reg0          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|c_state[0]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|c_state[0]~reg0          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|c_state[0]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|c_state[1]~reg0          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|c_state[1]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|c_state[1]~reg0          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|c_state[1]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|c_state[2]~reg0          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|c_state[2]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|c_state[2]~reg0          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|c_state[2]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|c_state[3]~reg0          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|c_state[3]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|c_state[3]~reg0          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|c_state[3]                                                                                                         ; N/A                                                                                                                                                            ;
; RW_Test:u2|cal_data[0]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[0]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[10]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[10]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[11]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[11]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[12]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[12]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[13]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[13]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[14]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[14]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[15]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[15]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[16]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[16]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[17]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[17]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[18]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[18]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[19]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[19]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[1]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[1]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[20]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[20]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[21]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[21]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[22]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[22]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[23]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[23]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[24]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[24]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[25]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[25]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[26]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[26]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[27]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[27]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[28]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[28]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[29]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[29]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[2]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[2]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[30]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[30]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[31]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[31]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[3]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[3]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[4]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[4]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[5]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[5]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[6]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[6]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[7]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[7]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[8]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[8]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[9]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|cal_data[9]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[0]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[0]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[10]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[10]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[11]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[11]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[12]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[12]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[13]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[13]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[14]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[14]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[15]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[15]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[16]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[16]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[17]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[17]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[18]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[18]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[19]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[19]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[1]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[1]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[20]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[20]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[21]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[21]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[22]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[22]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[23]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[23]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[24]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[24]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[25]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[25]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[26]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[26]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[27]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[27]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[28]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[28]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[29]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[29]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[2]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[2]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[30]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[30]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[31]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[31]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[3]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[3]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[4]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[4]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[5]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[5]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[6]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[6]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[7]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[7]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[8]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[8]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[9]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|clk_cnt[9]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|drv_status_fail          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|Equal2~0                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|drv_status_fail          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|Equal2~0                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|drv_status_pass          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|Equal1~0                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|drv_status_pass          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|Equal1~0                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|drv_status_test_complete ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|drv_status_test_complete                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|drv_status_test_complete ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|drv_status_test_complete                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|iBUTTON                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY                                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|iBUTTON                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY                                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|iCLK                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL01:u0|altpll:altpll_component|PLL01_altpll:auto_generated|wire_pll1_clk[0]                                                 ; N/A                                                                                                                                                            ;
; RW_Test:u2|iCLK                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL01:u0|altpll:altpll_component|PLL01_altpll:auto_generated|wire_pll1_clk[0]                                                 ; N/A                                                                                                                                                            ;
; RW_Test:u2|iRST_n                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RESET_N                                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|iRST_n                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RESET_N                                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|pre_button[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|pre_button[0]                                                                                                      ; N/A                                                                                                                                                            ;
; RW_Test:u2|pre_button[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|pre_button[0]                                                                                                      ; N/A                                                                                                                                                            ;
; RW_Test:u2|pre_button[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|pre_button[1]                                                                                                      ; N/A                                                                                                                                                            ;
; RW_Test:u2|pre_button[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|pre_button[1]                                                                                                      ; N/A                                                                                                                                                            ;
; RW_Test:u2|read                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|read                                                                                                               ; N/A                                                                                                                                                            ;
; RW_Test:u2|read                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|read                                                                                                               ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[0]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[0]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[10] ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[10] ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[11]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[11] ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[11]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[11] ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[12]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[12] ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[12]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[12] ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[13]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[13] ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[13]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[13] ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[14]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[14] ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[14]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[14] ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[15]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[15] ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[15]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[15] ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[1]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[1]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[2]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[2]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[3]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[3]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[4]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[4]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[5]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[5]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[6]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[6]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[7]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[7]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[8]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[8]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[9]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|readdata[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[9]  ; N/A                                                                                                                                                            ;
; RW_Test:u2|same                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|Equal0~5                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|same                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|Equal0~5                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|trigger                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|trigger                                                                                                            ; N/A                                                                                                                                                            ;
; RW_Test:u2|trigger                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|trigger                                                                                                            ; N/A                                                                                                                                                            ;
; RW_Test:u2|write                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|write                                                                                                              ; N/A                                                                                                                                                            ;
; RW_Test:u2|write                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|write                                                                                                              ; N/A                                                                                                                                                            ;
; RW_Test:u2|write_count[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|write_count[0]                                                                                                     ; N/A                                                                                                                                                            ;
; RW_Test:u2|write_count[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|write_count[0]                                                                                                     ; N/A                                                                                                                                                            ;
; RW_Test:u2|write_count[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|write_count[1]                                                                                                     ; N/A                                                                                                                                                            ;
; RW_Test:u2|write_count[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|write_count[1]                                                                                                     ; N/A                                                                                                                                                            ;
; RW_Test:u2|write_count[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|write_count[2]                                                                                                     ; N/A                                                                                                                                                            ;
; RW_Test:u2|write_count[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|write_count[2]                                                                                                     ; N/A                                                                                                                                                            ;
; RW_Test:u2|write_count[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|write_count[3]                                                                                                     ; N/A                                                                                                                                                            ;
; RW_Test:u2|write_count[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|write_count[3]                                                                                                     ; N/A                                                                                                                                                            ;
; RW_Test:u2|write_count[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|write_count[4]                                                                                                     ; N/A                                                                                                                                                            ;
; RW_Test:u2|write_count[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|write_count[4]                                                                                                     ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|writedata[0]                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|writedata[0]                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|writedata[0]                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|writedata[0]                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|writedata[0]                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|writedata[0]                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|writedata[0]                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|writedata[0]                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|writedata[0]                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|writedata[0]                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|writedata[0]                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|writedata[0]                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|writedata[0]                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|writedata[0]                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|writedata[0]                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RW_Test:u2|writedata[0]                                                                                                       ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A                                                                                                                                                            ;
; RW_Test:u2|writedata[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A                                                                                                                                                            ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu May 20 10:00:42 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CYCLONE_IV_SDRAM_RTL_Test -c CYCLONE_IV_SDRAM_RTL_Test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10229): Verilog HDL Expression warning at CYCLONE_IV_SDRAM_RTL_Test.v(50): truncated literal to match 24 bits File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/CYCLONE_IV_SDRAM_RTL_Test.v Line: 50
Warning (10229): Verilog HDL Expression warning at CYCLONE_IV_SDRAM_RTL_Test.v(58): truncated literal to match 24 bits File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/CYCLONE_IV_SDRAM_RTL_Test.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_iv_sdram_rtl_test.v
    Info (12023): Found entity 1: CYCLONE_IV_SDRAM_RTL_Test File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/CYCLONE_IV_SDRAM_RTL_Test.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_pll0.v
    Info (12023): Found entity 1: sdram_pll0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/sdram_pll0.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_pll0/sdram_pll0_0002.v
    Info (12023): Found entity 1: sdram_pll0_0002 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/sdram_pll0/sdram_pll0_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/rw_test.v
    Info (12023): Found entity 1: RW_Test File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/v/RW_Test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/Sdram_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/Sdram_Control.v Line: 1
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/sdr_data_path.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/control_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_test.v
    Info (12023): Found entity 1: pll_test File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/v/pll_test.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_test/pll_test_0002.v
    Info (12023): Found entity 1: pll_test_0002 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/v/pll_test/pll_test_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll01.v
    Info (12023): Found entity 1: PLL01 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/PLL01.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll_sdram.v
    Info (12023): Found entity 1: PLL_SDRAM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/PLL_SDRAM.v Line: 40
Info (12127): Elaborating entity "CYCLONE_IV_SDRAM_RTL_Test" for the top level hierarchy
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/CYCLONE_IV_SDRAM_RTL_Test.v Line: 72
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(314): truncated value with size 32 to match size of target (10) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/Sdram_Control.v Line: 314
Info (12128): Elaborating entity "PLL_SDRAM" for hierarchy "Sdram_Control:u1|PLL_SDRAM:sdram_pll0_inst" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/Sdram_Control.v Line: 154
Info (12128): Elaborating entity "altpll" for hierarchy "Sdram_Control:u1|PLL_SDRAM:sdram_pll0_inst|altpll:altpll_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/PLL_SDRAM.v Line: 108
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u1|PLL_SDRAM:sdram_pll0_inst|altpll:altpll_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/PLL_SDRAM.v Line: 108
Info (12133): Instantiated megafunction "Sdram_Control:u1|PLL_SDRAM:sdram_pll0_inst|altpll:altpll_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/PLL_SDRAM.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_SDRAM"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_sdram_altpll.v
    Info (12023): Found entity 1: PLL_SDRAM_altpll File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/pll_sdram_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_SDRAM_altpll" for hierarchy "Sdram_Control:u1|PLL_SDRAM:sdram_pll0_inst|altpll:altpll_component|PLL_SDRAM_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u1|control_interface:control1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/Sdram_Control.v Line: 173
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/control_interface.v Line: 120
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/control_interface.v Line: 125
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/control_interface.v Line: 150
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u1|command:command1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/Sdram_Control.v Line: 199
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/command.v Line: 239
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u1|sdr_data_path:data_path1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/Sdram_Control.v Line: 208
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/sdr_data_path.v Line: 26
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/Sdram_Control.v Line: 221
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/Sdram_WR_FIFO.v Line: 97
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/Sdram_WR_FIFO.v Line: 97
Info (12133): Instantiated megafunction "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/Sdram_WR_FIFO.v Line: 97
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M10K blocks -- using available memory blocks File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/dcfifo_r9q1.tdf Line: 162
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_r9q1.tdf
    Info (12023): Found entity 1: dcfifo_r9q1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/dcfifo_r9q1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_r9q1" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/a_gray2bin_6ib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/dcfifo_r9q1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/a_graycounter_577.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/dcfifo_r9q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/a_graycounter_1lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/dcfifo_r9q1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ts81.tdf
    Info (12023): Found entity 1: altsyncram_ts81 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/altsyncram_ts81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ts81" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/dcfifo_r9q1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/dffpipe_oe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/dcfifo_r9q1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/alt_synch_pipe_8pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/dcfifo_r9q1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/alt_synch_pipe_8pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/dcfifo_r9q1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/cmpr_n76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|cmpr_n76:rdempty_eq_comp" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/dcfifo_r9q1.tdf Line: 81
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/Sdram_Control/Sdram_Control.v Line: 247
Info (12128): Elaborating entity "PLL01" for hierarchy "PLL01:u0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/CYCLONE_IV_SDRAM_RTL_Test.v Line: 85
Info (12128): Elaborating entity "altpll" for hierarchy "PLL01:u0|altpll:altpll_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/PLL01.v Line: 104
Info (12130): Elaborated megafunction instantiation "PLL01:u0|altpll:altpll_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/PLL01.v Line: 104
Info (12133): Instantiated megafunction "PLL01:u0|altpll:altpll_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/PLL01.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL01"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll01_altpll.v
    Info (12023): Found entity 1: PLL01_altpll File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/pll01_altpll.v Line: 31
Info (12128): Elaborating entity "PLL01_altpll" for hierarchy "PLL01:u0|altpll:altpll_component|PLL01_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "RW_Test" for hierarchy "RW_Test:u2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/CYCLONE_IV_SDRAM_RTL_Test.v Line: 98
Warning (10230): Verilog HDL assignment warning at RW_Test.v(155): truncated value with size 32 to match size of target (1) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/v/RW_Test.v Line: 155
Warning (10230): Verilog HDL assignment warning at RW_Test.v(156): truncated value with size 32 to match size of target (1) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/v/RW_Test.v Line: 156
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gd24.tdf
    Info (12023): Found entity 1: altsyncram_gd24 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/altsyncram_gd24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/mux_psc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3ii.tdf
    Info (12023): Found entity 1: cntr_3ii File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/cntr_3ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/cntr_89j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.05.20.10:01:06 Progress: Loading sld79768e0a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld79768e0a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/ip/sld79768e0a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/ip/sld79768e0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project04_SDRAM/db/a_graycounter_577.tdf Line: 33
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "pll_test" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_test -sip v/pll_test.sip -library lib_pll_test was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.1 -entity pll_test -sip v/pll_test.sip -library lib_pll_test was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_test -sip v/pll_test.sip -library lib_pll_test was ignored
Warning (20013): Ignored 318 assignments for entity "pll_test_0002" -- entity does not exist in design
Warning (20013): Ignored 13 assignments for entity "sdram_pll0" -- entity does not exist in design
Warning (20013): Ignored 318 assignments for entity "sdram_pll0_0002" -- entity does not exist in design
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 187 of its 317 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 130 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3457 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 25 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3233 logic cells
    Info (21064): Implemented 174 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4889 megabytes
    Info: Processing ended: Thu May 20 10:01:24 2021
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:01:20


