// Seed: 1964365526
module module_0 (
    input tri id_0,
    output wire id_1,
    input supply1 id_2,
    input tri id_3
);
  logic id_5 = id_5[1'b0], id_6;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd20
) (
    output supply1 id_0,
    input uwire id_1,
    output wire id_2,
    input tri0 id_3,
    output wor id_4,
    input uwire _id_5,
    input supply0 id_6,
    output wand id_7,
    output tri0 id_8
    , id_10
);
  logic [  id_5 : 1] id_11;
  logic [1 : -1 'h0] id_12 = id_5;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_1,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
