/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [14:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  reg [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_1z ? celloutsig_1_5z : in_data[149];
  assign celloutsig_1_0z = ~(in_data[118] & in_data[133]);
  assign celloutsig_0_2z = ~(_00_ & celloutsig_0_1z);
  assign celloutsig_1_4z = !(celloutsig_1_2z ? celloutsig_1_3z[0] : celloutsig_1_2z);
  assign celloutsig_1_19z = ~(celloutsig_1_11z | celloutsig_1_2z);
  assign celloutsig_1_2z = ~celloutsig_1_1z;
  assign celloutsig_1_5z = ~celloutsig_1_3z[1];
  assign celloutsig_1_11z = ~celloutsig_1_6z;
  assign celloutsig_0_9z = ~(celloutsig_0_6z ^ in_data[7]);
  assign celloutsig_1_13z = ~(celloutsig_1_5z ^ celloutsig_1_2z);
  reg [9:0] _12_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _12_ <= 10'h000;
    else _12_ <= in_data[78:69];
  assign { _01_[9:3], _00_, _01_[1:0] } = _12_;
  assign celloutsig_0_12z = { _01_[3], _00_, _01_[1], celloutsig_0_4z } == { _01_[9], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[43:40] == _01_[9:6];
  assign celloutsig_0_6z = { in_data[42:39], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } >= { in_data[40:34], celloutsig_0_2z };
  assign celloutsig_0_8z = { _01_[8:3], _00_, _01_[1:0] } >= { _01_[9:3], _00_, celloutsig_0_4z };
  assign celloutsig_0_7z = { _01_[5:3], _00_, _01_[1:0], celloutsig_0_3z } < celloutsig_0_5z;
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z } < { in_data[130:125], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_7z = { in_data[181:175], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z } < { in_data[182:176], celloutsig_1_3z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } != in_data[50:40];
  assign celloutsig_1_1z = { in_data[169:159], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } != in_data[121:108];
  assign celloutsig_0_3z = & { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_5z = { in_data[49:45], celloutsig_0_4z, celloutsig_0_2z } ^ { in_data[18:17], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_2z } ^ { in_data[78], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_3z = in_data[156:154] ^ in_data[188:186];
  always_latch
    if (clkin_data[32]) celloutsig_1_18z = 7'h00;
    else if (!clkin_data[64]) celloutsig_1_18z = { celloutsig_1_15z[5:2], celloutsig_1_16z[2:1], 1'h1 };
  assign celloutsig_1_16z[1] = ~ celloutsig_1_4z;
  assign { celloutsig_1_15z[3], celloutsig_1_15z[4], celloutsig_1_15z[2:0], celloutsig_1_15z[14:13], celloutsig_1_15z[11:5] } = { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, in_data[188:187], in_data[185:179] } ~^ { celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_13z };
  assign celloutsig_1_16z[2] = celloutsig_1_10z ~^ celloutsig_1_2z;
  assign _01_[2] = _00_;
  assign celloutsig_1_16z[0] = 1'h1;
  assign { out_data[134:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
