# Vivado Verilog gitignore

# Vivado project files
*.cache
*.data
*.jou
*.log
*.runs
*.sim
*.srcs
*.xdc
*.zip
*.html
*.xml

# Generated output files
*.bit
*.bin
*.dcp
*.ltx
*.mif
*.txt
*.vcd
*.wcfg
*.xdc

# Compiled output files
*.bin
*.bit
*.dat
*.elf
*.o
*.out
*.so

# Temporary files
*.bak
*.swp
*~
.*.sw?