0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/abdul/VHDL PROJECT/SPI_MASTER/SPI_MASTER.srcs/sim_1/new/testbench.vhd,1662377886,vhdl,,,,serial_peripheral_interface_tb,,,,,,,,
C:/Users/abdul/VHDL PROJECT/SPI_MASTER/SPI_MASTER.srcs/sources_1/new/main.vhd,1662378186,vhdl,,,,serial_peripheral_interface,,,,,,,,
