// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\SGBMDisparity\SGBMHDLAl_ip_src_For_Each_Subsystem2.v
// Created: 2021-04-19 19:46:13
// 
// Generated by MATLAB 9.10 and HDL Coder 3.18
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: SGBMHDLAl_ip_src_For_Each_Subsystem2
// Source Path: SGBMDisparity/SGBMHDLAlgorithm/SGBMHDLAlgorithmWorker/MatchingCost/CensusTransform/ctLogic/For Each 
// Subsystem
// Hierarchy Level: 5
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module SGBMHDLAl_ip_src_For_Each_Subsystem2
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  Out1;


  wire Relational_Operator_relop1;


  assign Relational_Operator_relop1 = In1 >= In2;



  assign Out1 = Relational_Operator_relop1;

endmodule  // SGBMHDLAl_ip_src_For_Each_Subsystem2

