A simulation of a CPU pipeline. Instructions are decoded from a 32-bit binary instruction set. Along with the CPU simulator, a least-recently-used (LRU) cache is simulated alongside memory. 
