============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Sep 10 2024  11:08:13 pm
  Module:                 ibex_core
  Library domain:         gpdk045_wc_hi_lib
    Domain index:         0
    Technology libraries: slow_vdd1v2 1.0
                          slow_vdd1v2_extvdd1v2 $Revision: 1.1 $
                          slow_vdd1v2_extvdd1v0 $Revision: 1.1 $
                          slow_vdd1v0_extvdd1v2 $Revision: 1.1 $
  Library domain:         gpdk045_wc_lo_lib
    Domain index:         1
    Technology libraries: slow_vdd1v0 1.0
                          slow_vdd1v0_extvdd1v0 $Revision: 1.1 $
                          slow_vdd1v0_extvdd1v2 $Revision: 1.1 $
  Library domain:         gpdk045_bc_hi_lib
    Domain index:         2
    Technology libraries: fast_vdd1v2 1.0
                          fast_vdd1v2_extvdd1v2 $Revision: 1.1 $
                          fast_vdd1v2_extvdd1v0 $Revision: 1.1 $
                          fast_vdd1v0_extvdd1v2 $Revision: 1.1 $
  Library domain:         gpdk045_bc_lo_lib
    Domain index:         3
    Technology libraries: fast_vdd1v0 1.0
                          fast_vdd1v0_extvdd1v0 $Revision: 1.1 $
                          fast_vdd1v0_extvdd1v2 $Revision: 1.1 $
  Operating conditions:   PVT_1P08V_125C (balanced_tree)
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Operating conditions:   PVT_1P32V_0C (balanced_tree)
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances       34  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances          34  100.00                     69.03  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops               950   98.45                     74.00  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops            950   98.45                         -  
 Total Ungated Flip-flops           15    1.55                         -  
 Enable not found                    5   33.33                         -  
 Register bank width too small      10   66.67                         -  
--------------------------------------------------------------------------
 Total Flip-flops                  965  100.00                         -  
--------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     965        965      950 (98.45%) 15 (1.55%)  
-------------------------------------------------------


