Analysis & Synthesis report for sigma-processor
Mon Jul 25 13:00:51 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|altshift_taps:sREG_rtl_0|shift_taps_5vl:auto_generated|altsyncram_lj51:altsyncram4
 16. Parameter Settings for Inferred Entity Instance: reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|altshift_taps:sREG_rtl_0
 17. altshift_taps Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "PC:pc_i"
 19. Port Connectivity Checks: "reg_top_pipeline:reg_pipeline"
 20. Port Connectivity Checks: "ControlUnit_WB:cu_wb"
 21. Port Connectivity Checks: "ControlUnit_MEM:cu_mem"
 22. Port Connectivity Checks: "ControlUnit_ALU:cu_alu"
 23. Port Connectivity Checks: "ControlUnit_RF:cu_rf"
 24. Port Connectivity Checks: "ControlUnit_IF:cu_if"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 25 13:00:51 2022       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; sigma-processor                             ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 6,294                                       ;
;     Total combinational functions  ; 3,626                                       ;
;     Dedicated logic registers      ; 2,930                                       ;
; Total registers                    ; 2930                                        ;
; Total pins                         ; 41                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 72                                          ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M16SAU169C8G     ;                    ;
; Top-level entity name                                            ; top                ; sigma-processor    ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; reg_top_pipeline.vhd             ; yes             ; User VHDL File               ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/reg_top_pipeline.vhd   ;         ;
; prog_file.vhd                    ; yes             ; User VHDL File               ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/prog_file.vhd          ;         ;
; data_file.vhd                    ; yes             ; User VHDL File               ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/data_file.vhd          ;         ;
; reg_file.vhd                     ; yes             ; User VHDL File               ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/reg_file.vhd           ;         ;
; register.vhd                     ; yes             ; User VHDL File               ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/register.vhd           ;         ;
; ALU.vhd                          ; yes             ; User VHDL File               ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/ALU.vhd                ;         ;
; PC.vhd                           ; yes             ; User VHDL File               ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd                 ;         ;
; top.vhd                          ; yes             ; User VHDL File               ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd                ;         ;
; CU_IF.vhd                        ; yes             ; User VHDL File               ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_IF.vhd              ;         ;
; CU_RF.vhd                        ; yes             ; User VHDL File               ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_RF.vhd              ;         ;
; CU_ALU.vhd                       ; yes             ; User VHDL File               ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_ALU.vhd             ;         ;
; CU_MEM.vhd                       ; yes             ; User VHDL File               ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_MEM.vhd             ;         ;
; CU_WB.vhd                        ; yes             ; User VHDL File               ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_WB.vhd              ;         ;
; register_nWE.vhd                 ; yes             ; User VHDL File               ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/register_nWE.vhd       ;         ;
; CU_bypass.vhd                    ; yes             ; User VHDL File               ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_bypass.vhd          ;         ;
; branch_handler.vhd               ; yes             ; User VHDL File               ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/branch_handler.vhd     ;         ;
; register_nWE_stall.vhd           ; yes             ; User VHDL File               ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/register_nWE_stall.vhd ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altshift_taps.tdf           ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.inc                ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_counter.inc             ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_compare.inc             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_constant.inc            ;         ;
; db/shift_taps_5vl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/db/shift_taps_5vl.tdf  ;         ;
; db/altsyncram_lj51.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/db/altsyncram_lj51.tdf ;         ;
; db/add_sub_oed.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/db/add_sub_oed.tdf     ;         ;
; db/cntr_s3f.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/db/cntr_s3f.tdf        ;         ;
; db/cmpr_erb.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/db/cmpr_erb.tdf        ;         ;
; db/cntr_fjg.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/db/cntr_fjg.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 6,294  ;
;                                             ;        ;
; Total combinational functions               ; 3626   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 2969   ;
;     -- 3 input functions                    ; 477    ;
;     -- <=2 input functions                  ; 180    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 3436   ;
;     -- arithmetic mode                      ; 190    ;
;                                             ;        ;
; Total registers                             ; 2930   ;
;     -- Dedicated logic registers            ; 2930   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 41     ;
; Total memory bits                           ; 72     ;
;                                             ;        ;
; Embedded Multiplier 9-bit elements          ; 0      ;
;                                             ;        ;
; Maximum fan-out node                        ; sCLKrf ;
; Maximum fan-out                             ; 2954   ;
; Total fan-out                               ; 25348  ;
; Average fan-out                             ; 3.80   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                    ; Entity Name      ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |top                                         ; 3626 (193)          ; 2930 (0)                  ; 72          ; 0          ; 0            ; 0       ; 0         ; 41   ; 0            ; 0          ; |top                                                                                                                                   ; top              ; work         ;
;    |ALU:alu_i|                               ; 842 (842)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|ALU:alu_i                                                                                                                         ; ALU              ; work         ;
;    |CU_bypass:cu_bypass|                     ; 814 (814)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|CU_bypass:cu_bypass                                                                                                               ; CU_bypass        ; work         ;
;    |ControlUnit_ALU:cu_alu|                  ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|ControlUnit_ALU:cu_alu                                                                                                            ; ControlUnit_ALU  ; work         ;
;    |ControlUnit_IF:cu_if|                    ; 37 (37)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|ControlUnit_IF:cu_if                                                                                                              ; ControlUnit_IF   ; work         ;
;    |ControlUnit_MEM:cu_mem|                  ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|ControlUnit_MEM:cu_mem                                                                                                            ; ControlUnit_MEM  ; work         ;
;    |ControlUnit_RF:cu_rf|                    ; 36 (36)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|ControlUnit_RF:cu_rf                                                                                                              ; ControlUnit_RF   ; work         ;
;    |ControlUnit_WB:cu_wb|                    ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|ControlUnit_WB:cu_wb                                                                                                              ; ControlUnit_WB   ; work         ;
;    |PC:pc_i|                                 ; 72 (72)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|PC:pc_i                                                                                                                           ; PC               ; work         ;
;    |branch_handler:branch_handler|           ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|branch_handler:branch_handler                                                                                                     ; branch_handler   ; work         ;
;    |data_ram:data_i|                         ; 1449 (1449)         ; 2048 (2048)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|data_ram:data_i                                                                                                                   ; data_ram         ; work         ;
;    |instr_rom:prog_i|                        ; 39 (39)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|instr_rom:prog_i                                                                                                                  ; instr_rom        ; work         ;
;    |reg_file:regf_i|                         ; 32 (32)             ; 512 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_file:regf_i                                                                                                                   ; reg_file         ; work         ;
;       |reg:r0_i|                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_file:regf_i|reg:r0_i                                                                                                          ; reg              ; work         ;
;       |reg:r10_i|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_file:regf_i|reg:r10_i                                                                                                         ; reg              ; work         ;
;       |reg:r11_i|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_file:regf_i|reg:r11_i                                                                                                         ; reg              ; work         ;
;       |reg:r12_i|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_file:regf_i|reg:r12_i                                                                                                         ; reg              ; work         ;
;       |reg:r13_i|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_file:regf_i|reg:r13_i                                                                                                         ; reg              ; work         ;
;       |reg:r14_i|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_file:regf_i|reg:r14_i                                                                                                         ; reg              ; work         ;
;       |reg:r15_i|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_file:regf_i|reg:r15_i                                                                                                         ; reg              ; work         ;
;       |reg:r1_i|                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_file:regf_i|reg:r1_i                                                                                                          ; reg              ; work         ;
;       |reg:r2_i|                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_file:regf_i|reg:r2_i                                                                                                          ; reg              ; work         ;
;       |reg:r3_i|                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_file:regf_i|reg:r3_i                                                                                                          ; reg              ; work         ;
;       |reg:r4_i|                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_file:regf_i|reg:r4_i                                                                                                          ; reg              ; work         ;
;       |reg:r5_i|                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_file:regf_i|reg:r5_i                                                                                                          ; reg              ; work         ;
;       |reg:r6_i|                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_file:regf_i|reg:r6_i                                                                                                          ; reg              ; work         ;
;       |reg:r7_i|                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_file:regf_i|reg:r7_i                                                                                                          ; reg              ; work         ;
;       |reg:r8_i|                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_file:regf_i|reg:r8_i                                                                                                          ; reg              ; work         ;
;       |reg:r9_i|                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_file:regf_i|reg:r9_i                                                                                                          ; reg              ; work         ;
;    |reg_top_pipeline:reg_pipeline|           ; 10 (0)              ; 338 (0)                   ; 72          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline                                                                                                     ; reg_top_pipeline ; work         ;
;       |reg_nwe:r_a_alu|                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_a_alu                                                                                     ; reg_nwe          ; work         ;
;       |reg_nwe:r_b_alu|                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_b_alu                                                                                     ; reg_nwe          ; work         ;
;       |reg_nwe:r_d_alu|                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_d_alu                                                                                     ; reg_nwe          ; work         ;
;       |reg_nwe:r_d_mem|                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_d_mem                                                                                     ; reg_nwe          ; work         ;
;       |reg_nwe:r_d_wb|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_d_wb                                                                                      ; reg_nwe          ; work         ;
;       |reg_nwe:r_ir_alu|                     ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_ir_alu                                                                                    ; reg_nwe          ; work         ;
;       |reg_nwe:r_ir_mem|                     ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_ir_mem                                                                                    ; reg_nwe          ; work         ;
;       |reg_nwe:r_ir_wb|                      ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_ir_wb                                                                                     ; reg_nwe          ; work         ;
;       |reg_nwe:r_pc_alu|                     ; 9 (0)               ; 14 (8)                    ; 72          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu                                                                                    ; reg_nwe          ; work         ;
;          |altshift_taps:sREG_rtl_0|          ; 9 (0)               ; 6 (0)                     ; 72          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|altshift_taps:sREG_rtl_0                                                           ; altshift_taps    ; work         ;
;             |shift_taps_5vl:auto_generated|  ; 9 (2)               ; 6 (3)                     ; 72          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|altshift_taps:sREG_rtl_0|shift_taps_5vl:auto_generated                             ; shift_taps_5vl   ; work         ;
;                |altsyncram_lj51:altsyncram4| ; 0 (0)               ; 0 (0)                     ; 72          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|altshift_taps:sREG_rtl_0|shift_taps_5vl:auto_generated|altsyncram_lj51:altsyncram4 ; altsyncram_lj51  ; work         ;
;                |cntr_fjg:cntr5|              ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|altshift_taps:sREG_rtl_0|shift_taps_5vl:auto_generated|cntr_fjg:cntr5              ; cntr_fjg         ; work         ;
;                |cntr_s3f:cntr1|              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|altshift_taps:sREG_rtl_0|shift_taps_5vl:auto_generated|cntr_s3f:cntr1              ; cntr_s3f         ; work         ;
;       |reg_nwe:r_pc_mem|                     ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_mem                                                                                    ; reg_nwe          ; work         ;
;       |reg_nwe:r_pc_wb|                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_wb                                                                                     ; reg_nwe          ; work         ;
;       |reg_nwe:r_y_mem|                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_y_mem                                                                                     ; reg_nwe          ; work         ;
;       |reg_nwe:r_y_wb|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_y_wb                                                                                      ; reg_nwe          ; work         ;
;       |reg_nwe_stall:r_ir_rf|                ; 1 (1)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe_stall:r_ir_rf                                                                               ; reg_nwe_stall    ; work         ;
;       |reg_nwe_stall:r_pc_rf|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|reg_top_pipeline:reg_pipeline|reg_nwe_stall:r_pc_rf                                                                               ; reg_nwe_stall    ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|altshift_taps:sREG_rtl_0|shift_taps_5vl:auto_generated|altsyncram_lj51:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 24           ; 3            ; 24           ; 72   ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                  ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                            ; Reason for Removal                                                       ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+
; reg_top_pipeline:reg_pipeline|reg_nwe_stall:r_ir_rf|sREG[5..10,13,15,25] ; Stuck at GND due to stuck port data_in                                   ;
; reg_top_pipeline:reg_pipeline|reg_nwe:r_ir_alu|sREG[25]                  ; Stuck at GND due to stuck port data_in                                   ;
; reg_top_pipeline:reg_pipeline|reg_nwe:r_ir_mem|sREG[25]                  ; Stuck at GND due to stuck port data_in                                   ;
; reg_top_pipeline:reg_pipeline|reg_nwe:r_ir_wb|sREG[25]                   ; Stuck at GND due to stuck port data_in                                   ;
; reg_file:regf_i|reg:r17_i|sREG[4]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[4]                            ;
; reg_file:regf_i|reg:r18_i|sREG[4]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[4]                            ;
; reg_file:regf_i|reg:r19_i|sREG[4]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[4]                            ;
; reg_file:regf_i|reg:r20_i|sREG[4]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[4]                            ;
; reg_file:regf_i|reg:r21_i|sREG[4]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[4]                            ;
; reg_file:regf_i|reg:r22_i|sREG[4]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[4]                            ;
; reg_file:regf_i|reg:r23_i|sREG[4]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[4]                            ;
; reg_file:regf_i|reg:r24_i|sREG[4]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[4]                            ;
; reg_file:regf_i|reg:r25_i|sREG[4]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[4]                            ;
; reg_file:regf_i|reg:r26_i|sREG[4]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[4]                            ;
; reg_file:regf_i|reg:r27_i|sREG[4]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[4]                            ;
; reg_file:regf_i|reg:r28_i|sREG[4]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[4]                            ;
; reg_file:regf_i|reg:r29_i|sREG[4]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[4]                            ;
; reg_file:regf_i|reg:r30_i|sREG[4]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[4]                            ;
; reg_file:regf_i|reg:r17_i|sREG[3]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[3]                            ;
; reg_file:regf_i|reg:r18_i|sREG[3]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[3]                            ;
; reg_file:regf_i|reg:r19_i|sREG[3]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[3]                            ;
; reg_file:regf_i|reg:r20_i|sREG[3]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[3]                            ;
; reg_file:regf_i|reg:r21_i|sREG[3]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[3]                            ;
; reg_file:regf_i|reg:r22_i|sREG[3]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[3]                            ;
; reg_file:regf_i|reg:r23_i|sREG[3]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[3]                            ;
; reg_file:regf_i|reg:r24_i|sREG[3]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[3]                            ;
; reg_file:regf_i|reg:r25_i|sREG[3]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[3]                            ;
; reg_file:regf_i|reg:r26_i|sREG[3]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[3]                            ;
; reg_file:regf_i|reg:r27_i|sREG[3]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[3]                            ;
; reg_file:regf_i|reg:r28_i|sREG[3]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[3]                            ;
; reg_file:regf_i|reg:r29_i|sREG[3]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[3]                            ;
; reg_file:regf_i|reg:r30_i|sREG[3]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[3]                            ;
; reg_file:regf_i|reg:r17_i|sREG[2]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[2]                            ;
; reg_file:regf_i|reg:r18_i|sREG[2]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[2]                            ;
; reg_file:regf_i|reg:r19_i|sREG[2]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[2]                            ;
; reg_file:regf_i|reg:r20_i|sREG[2]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[2]                            ;
; reg_file:regf_i|reg:r21_i|sREG[2]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[2]                            ;
; reg_file:regf_i|reg:r22_i|sREG[2]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[2]                            ;
; reg_file:regf_i|reg:r23_i|sREG[2]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[2]                            ;
; reg_file:regf_i|reg:r24_i|sREG[2]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[2]                            ;
; reg_file:regf_i|reg:r25_i|sREG[2]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[2]                            ;
; reg_file:regf_i|reg:r26_i|sREG[2]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[2]                            ;
; reg_file:regf_i|reg:r27_i|sREG[2]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[2]                            ;
; reg_file:regf_i|reg:r28_i|sREG[2]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[2]                            ;
; reg_file:regf_i|reg:r29_i|sREG[2]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[2]                            ;
; reg_file:regf_i|reg:r30_i|sREG[2]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[2]                            ;
; reg_file:regf_i|reg:r17_i|sREG[1]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[1]                            ;
; reg_file:regf_i|reg:r18_i|sREG[1]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[1]                            ;
; reg_file:regf_i|reg:r19_i|sREG[1]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[1]                            ;
; reg_file:regf_i|reg:r20_i|sREG[1]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[1]                            ;
; reg_file:regf_i|reg:r21_i|sREG[1]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[1]                            ;
; reg_file:regf_i|reg:r22_i|sREG[1]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[1]                            ;
; reg_file:regf_i|reg:r23_i|sREG[1]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[1]                            ;
; reg_file:regf_i|reg:r24_i|sREG[1]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[1]                            ;
; reg_file:regf_i|reg:r25_i|sREG[1]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[1]                            ;
; reg_file:regf_i|reg:r26_i|sREG[1]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[1]                            ;
; reg_file:regf_i|reg:r27_i|sREG[1]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[1]                            ;
; reg_file:regf_i|reg:r28_i|sREG[1]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[1]                            ;
; reg_file:regf_i|reg:r29_i|sREG[1]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[1]                            ;
; reg_file:regf_i|reg:r30_i|sREG[1]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[1]                            ;
; reg_file:regf_i|reg:r17_i|sREG[0]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[0]                            ;
; reg_file:regf_i|reg:r18_i|sREG[0]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[0]                            ;
; reg_file:regf_i|reg:r19_i|sREG[0]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[0]                            ;
; reg_file:regf_i|reg:r20_i|sREG[0]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[0]                            ;
; reg_file:regf_i|reg:r21_i|sREG[0]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[0]                            ;
; reg_file:regf_i|reg:r22_i|sREG[0]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[0]                            ;
; reg_file:regf_i|reg:r23_i|sREG[0]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[0]                            ;
; reg_file:regf_i|reg:r24_i|sREG[0]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[0]                            ;
; reg_file:regf_i|reg:r25_i|sREG[0]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[0]                            ;
; reg_file:regf_i|reg:r26_i|sREG[0]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[0]                            ;
; reg_file:regf_i|reg:r27_i|sREG[0]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[0]                            ;
; reg_file:regf_i|reg:r28_i|sREG[0]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[0]                            ;
; reg_file:regf_i|reg:r29_i|sREG[0]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[0]                            ;
; reg_file:regf_i|reg:r30_i|sREG[0]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[0]                            ;
; reg_top_pipeline:reg_pipeline|reg_nwe_stall:r_ir_rf|sREG[24]             ; Merged with reg_top_pipeline:reg_pipeline|reg_nwe_stall:r_ir_rf|sREG[14] ;
; reg_file:regf_i|reg:r17_i|sREG[31]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[31]                           ;
; reg_file:regf_i|reg:r18_i|sREG[31]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[31]                           ;
; reg_file:regf_i|reg:r19_i|sREG[31]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[31]                           ;
; reg_file:regf_i|reg:r20_i|sREG[31]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[31]                           ;
; reg_file:regf_i|reg:r21_i|sREG[31]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[31]                           ;
; reg_file:regf_i|reg:r22_i|sREG[31]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[31]                           ;
; reg_file:regf_i|reg:r23_i|sREG[31]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[31]                           ;
; reg_file:regf_i|reg:r24_i|sREG[31]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[31]                           ;
; reg_file:regf_i|reg:r25_i|sREG[31]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[31]                           ;
; reg_file:regf_i|reg:r26_i|sREG[31]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[31]                           ;
; reg_file:regf_i|reg:r27_i|sREG[31]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[31]                           ;
; reg_file:regf_i|reg:r28_i|sREG[31]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[31]                           ;
; reg_file:regf_i|reg:r29_i|sREG[31]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[31]                           ;
; reg_file:regf_i|reg:r30_i|sREG[31]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[31]                           ;
; reg_file:regf_i|reg:r17_i|sREG[30]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[30]                           ;
; reg_file:regf_i|reg:r18_i|sREG[30]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[30]                           ;
; reg_file:regf_i|reg:r19_i|sREG[30]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[30]                           ;
; reg_file:regf_i|reg:r20_i|sREG[30]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[30]                           ;
; reg_file:regf_i|reg:r21_i|sREG[30]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[30]                           ;
; reg_file:regf_i|reg:r22_i|sREG[30]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[30]                           ;
; reg_file:regf_i|reg:r23_i|sREG[30]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[30]                           ;
; reg_file:regf_i|reg:r24_i|sREG[30]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[30]                           ;
; reg_file:regf_i|reg:r25_i|sREG[30]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[30]                           ;
; reg_file:regf_i|reg:r26_i|sREG[30]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[30]                           ;
; reg_file:regf_i|reg:r27_i|sREG[30]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[30]                           ;
; reg_file:regf_i|reg:r28_i|sREG[30]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[30]                           ;
; reg_file:regf_i|reg:r29_i|sREG[30]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[30]                           ;
; reg_file:regf_i|reg:r30_i|sREG[30]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[30]                           ;
; reg_file:regf_i|reg:r17_i|sREG[29]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[29]                           ;
; reg_file:regf_i|reg:r18_i|sREG[29]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[29]                           ;
; reg_file:regf_i|reg:r19_i|sREG[29]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[29]                           ;
; reg_file:regf_i|reg:r20_i|sREG[29]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[29]                           ;
; reg_file:regf_i|reg:r21_i|sREG[29]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[29]                           ;
; reg_file:regf_i|reg:r22_i|sREG[29]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[29]                           ;
; reg_file:regf_i|reg:r23_i|sREG[29]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[29]                           ;
; reg_file:regf_i|reg:r24_i|sREG[29]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[29]                           ;
; reg_file:regf_i|reg:r25_i|sREG[29]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[29]                           ;
; reg_file:regf_i|reg:r26_i|sREG[29]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[29]                           ;
; reg_file:regf_i|reg:r27_i|sREG[29]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[29]                           ;
; reg_file:regf_i|reg:r28_i|sREG[29]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[29]                           ;
; reg_file:regf_i|reg:r29_i|sREG[29]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[29]                           ;
; reg_file:regf_i|reg:r30_i|sREG[29]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[29]                           ;
; reg_file:regf_i|reg:r17_i|sREG[28]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[28]                           ;
; reg_file:regf_i|reg:r18_i|sREG[28]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[28]                           ;
; reg_file:regf_i|reg:r19_i|sREG[28]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[28]                           ;
; reg_file:regf_i|reg:r20_i|sREG[28]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[28]                           ;
; reg_file:regf_i|reg:r21_i|sREG[28]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[28]                           ;
; reg_file:regf_i|reg:r22_i|sREG[28]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[28]                           ;
; reg_file:regf_i|reg:r23_i|sREG[28]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[28]                           ;
; reg_file:regf_i|reg:r24_i|sREG[28]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[28]                           ;
; reg_file:regf_i|reg:r25_i|sREG[28]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[28]                           ;
; reg_file:regf_i|reg:r26_i|sREG[28]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[28]                           ;
; reg_file:regf_i|reg:r27_i|sREG[28]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[28]                           ;
; reg_file:regf_i|reg:r28_i|sREG[28]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[28]                           ;
; reg_file:regf_i|reg:r29_i|sREG[28]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[28]                           ;
; reg_file:regf_i|reg:r30_i|sREG[28]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[28]                           ;
; reg_file:regf_i|reg:r17_i|sREG[27]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[27]                           ;
; reg_file:regf_i|reg:r18_i|sREG[27]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[27]                           ;
; reg_file:regf_i|reg:r19_i|sREG[27]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[27]                           ;
; reg_file:regf_i|reg:r20_i|sREG[27]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[27]                           ;
; reg_file:regf_i|reg:r21_i|sREG[27]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[27]                           ;
; reg_file:regf_i|reg:r22_i|sREG[27]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[27]                           ;
; reg_file:regf_i|reg:r23_i|sREG[27]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[27]                           ;
; reg_file:regf_i|reg:r24_i|sREG[27]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[27]                           ;
; reg_file:regf_i|reg:r25_i|sREG[27]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[27]                           ;
; reg_file:regf_i|reg:r26_i|sREG[27]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[27]                           ;
; reg_file:regf_i|reg:r27_i|sREG[27]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[27]                           ;
; reg_file:regf_i|reg:r28_i|sREG[27]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[27]                           ;
; reg_file:regf_i|reg:r29_i|sREG[27]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[27]                           ;
; reg_file:regf_i|reg:r30_i|sREG[27]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[27]                           ;
; reg_file:regf_i|reg:r17_i|sREG[26]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[26]                           ;
; reg_file:regf_i|reg:r18_i|sREG[26]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[26]                           ;
; reg_file:regf_i|reg:r19_i|sREG[26]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[26]                           ;
; reg_file:regf_i|reg:r20_i|sREG[26]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[26]                           ;
; reg_file:regf_i|reg:r21_i|sREG[26]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[26]                           ;
; reg_file:regf_i|reg:r22_i|sREG[26]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[26]                           ;
; reg_file:regf_i|reg:r23_i|sREG[26]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[26]                           ;
; reg_file:regf_i|reg:r24_i|sREG[26]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[26]                           ;
; reg_file:regf_i|reg:r25_i|sREG[26]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[26]                           ;
; reg_file:regf_i|reg:r26_i|sREG[26]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[26]                           ;
; reg_file:regf_i|reg:r27_i|sREG[26]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[26]                           ;
; reg_file:regf_i|reg:r28_i|sREG[26]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[26]                           ;
; reg_file:regf_i|reg:r29_i|sREG[26]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[26]                           ;
; reg_file:regf_i|reg:r30_i|sREG[26]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[26]                           ;
; reg_file:regf_i|reg:r17_i|sREG[25]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[25]                           ;
; reg_file:regf_i|reg:r18_i|sREG[25]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[25]                           ;
; reg_file:regf_i|reg:r19_i|sREG[25]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[25]                           ;
; reg_file:regf_i|reg:r20_i|sREG[25]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[25]                           ;
; reg_file:regf_i|reg:r21_i|sREG[25]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[25]                           ;
; reg_file:regf_i|reg:r22_i|sREG[25]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[25]                           ;
; reg_file:regf_i|reg:r23_i|sREG[25]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[25]                           ;
; reg_file:regf_i|reg:r24_i|sREG[25]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[25]                           ;
; reg_file:regf_i|reg:r25_i|sREG[25]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[25]                           ;
; reg_file:regf_i|reg:r26_i|sREG[25]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[25]                           ;
; reg_file:regf_i|reg:r27_i|sREG[25]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[25]                           ;
; reg_file:regf_i|reg:r28_i|sREG[25]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[25]                           ;
; reg_file:regf_i|reg:r29_i|sREG[25]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[25]                           ;
; reg_file:regf_i|reg:r30_i|sREG[25]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[25]                           ;
; reg_file:regf_i|reg:r17_i|sREG[24]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[24]                           ;
; reg_file:regf_i|reg:r18_i|sREG[24]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[24]                           ;
; reg_file:regf_i|reg:r19_i|sREG[24]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[24]                           ;
; reg_file:regf_i|reg:r20_i|sREG[24]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[24]                           ;
; reg_file:regf_i|reg:r21_i|sREG[24]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[24]                           ;
; reg_file:regf_i|reg:r22_i|sREG[24]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[24]                           ;
; reg_file:regf_i|reg:r23_i|sREG[24]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[24]                           ;
; reg_file:regf_i|reg:r24_i|sREG[24]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[24]                           ;
; reg_file:regf_i|reg:r25_i|sREG[24]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[24]                           ;
; reg_file:regf_i|reg:r26_i|sREG[24]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[24]                           ;
; reg_file:regf_i|reg:r27_i|sREG[24]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[24]                           ;
; reg_file:regf_i|reg:r28_i|sREG[24]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[24]                           ;
; reg_file:regf_i|reg:r29_i|sREG[24]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[24]                           ;
; reg_file:regf_i|reg:r30_i|sREG[24]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[24]                           ;
; reg_file:regf_i|reg:r17_i|sREG[23]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[23]                           ;
; reg_file:regf_i|reg:r18_i|sREG[23]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[23]                           ;
; reg_file:regf_i|reg:r19_i|sREG[23]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[23]                           ;
; reg_file:regf_i|reg:r20_i|sREG[23]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[23]                           ;
; reg_file:regf_i|reg:r21_i|sREG[23]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[23]                           ;
; reg_file:regf_i|reg:r22_i|sREG[23]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[23]                           ;
; reg_file:regf_i|reg:r23_i|sREG[23]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[23]                           ;
; reg_file:regf_i|reg:r24_i|sREG[23]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[23]                           ;
; reg_file:regf_i|reg:r25_i|sREG[23]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[23]                           ;
; reg_file:regf_i|reg:r26_i|sREG[23]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[23]                           ;
; reg_file:regf_i|reg:r27_i|sREG[23]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[23]                           ;
; reg_file:regf_i|reg:r28_i|sREG[23]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[23]                           ;
; reg_file:regf_i|reg:r29_i|sREG[23]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[23]                           ;
; reg_file:regf_i|reg:r30_i|sREG[23]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[23]                           ;
; reg_file:regf_i|reg:r17_i|sREG[22]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[22]                           ;
; reg_file:regf_i|reg:r18_i|sREG[22]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[22]                           ;
; reg_file:regf_i|reg:r19_i|sREG[22]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[22]                           ;
; reg_file:regf_i|reg:r20_i|sREG[22]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[22]                           ;
; reg_file:regf_i|reg:r21_i|sREG[22]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[22]                           ;
; reg_file:regf_i|reg:r22_i|sREG[22]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[22]                           ;
; reg_file:regf_i|reg:r23_i|sREG[22]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[22]                           ;
; reg_file:regf_i|reg:r24_i|sREG[22]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[22]                           ;
; reg_file:regf_i|reg:r25_i|sREG[22]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[22]                           ;
; reg_file:regf_i|reg:r26_i|sREG[22]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[22]                           ;
; reg_file:regf_i|reg:r27_i|sREG[22]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[22]                           ;
; reg_file:regf_i|reg:r28_i|sREG[22]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[22]                           ;
; reg_file:regf_i|reg:r29_i|sREG[22]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[22]                           ;
; reg_file:regf_i|reg:r30_i|sREG[22]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[22]                           ;
; reg_file:regf_i|reg:r17_i|sREG[21]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[21]                           ;
; reg_file:regf_i|reg:r18_i|sREG[21]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[21]                           ;
; reg_file:regf_i|reg:r19_i|sREG[21]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[21]                           ;
; reg_file:regf_i|reg:r20_i|sREG[21]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[21]                           ;
; reg_file:regf_i|reg:r21_i|sREG[21]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[21]                           ;
; reg_file:regf_i|reg:r22_i|sREG[21]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[21]                           ;
; reg_file:regf_i|reg:r23_i|sREG[21]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[21]                           ;
; reg_file:regf_i|reg:r24_i|sREG[21]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[21]                           ;
; reg_file:regf_i|reg:r25_i|sREG[21]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[21]                           ;
; reg_file:regf_i|reg:r26_i|sREG[21]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[21]                           ;
; reg_file:regf_i|reg:r27_i|sREG[21]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[21]                           ;
; reg_file:regf_i|reg:r28_i|sREG[21]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[21]                           ;
; reg_file:regf_i|reg:r29_i|sREG[21]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[21]                           ;
; reg_file:regf_i|reg:r30_i|sREG[21]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[21]                           ;
; reg_file:regf_i|reg:r17_i|sREG[20]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[20]                           ;
; reg_file:regf_i|reg:r18_i|sREG[20]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[20]                           ;
; reg_file:regf_i|reg:r19_i|sREG[20]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[20]                           ;
; reg_file:regf_i|reg:r20_i|sREG[20]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[20]                           ;
; reg_file:regf_i|reg:r21_i|sREG[20]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[20]                           ;
; reg_file:regf_i|reg:r22_i|sREG[20]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[20]                           ;
; reg_file:regf_i|reg:r23_i|sREG[20]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[20]                           ;
; reg_file:regf_i|reg:r24_i|sREG[20]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[20]                           ;
; reg_file:regf_i|reg:r25_i|sREG[20]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[20]                           ;
; reg_file:regf_i|reg:r26_i|sREG[20]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[20]                           ;
; reg_file:regf_i|reg:r27_i|sREG[20]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[20]                           ;
; reg_file:regf_i|reg:r28_i|sREG[20]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[20]                           ;
; reg_file:regf_i|reg:r29_i|sREG[20]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[20]                           ;
; reg_file:regf_i|reg:r30_i|sREG[20]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[20]                           ;
; reg_file:regf_i|reg:r17_i|sREG[19]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[19]                           ;
; reg_file:regf_i|reg:r18_i|sREG[19]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[19]                           ;
; reg_file:regf_i|reg:r19_i|sREG[19]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[19]                           ;
; reg_file:regf_i|reg:r20_i|sREG[19]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[19]                           ;
; reg_file:regf_i|reg:r21_i|sREG[19]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[19]                           ;
; reg_file:regf_i|reg:r22_i|sREG[19]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[19]                           ;
; reg_file:regf_i|reg:r23_i|sREG[19]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[19]                           ;
; reg_file:regf_i|reg:r24_i|sREG[19]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[19]                           ;
; reg_file:regf_i|reg:r25_i|sREG[19]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[19]                           ;
; reg_file:regf_i|reg:r26_i|sREG[19]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[19]                           ;
; reg_file:regf_i|reg:r27_i|sREG[19]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[19]                           ;
; reg_file:regf_i|reg:r28_i|sREG[19]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[19]                           ;
; reg_file:regf_i|reg:r29_i|sREG[19]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[19]                           ;
; reg_file:regf_i|reg:r30_i|sREG[19]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[19]                           ;
; reg_file:regf_i|reg:r17_i|sREG[18]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[18]                           ;
; reg_file:regf_i|reg:r18_i|sREG[18]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[18]                           ;
; reg_file:regf_i|reg:r19_i|sREG[18]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[18]                           ;
; reg_file:regf_i|reg:r20_i|sREG[18]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[18]                           ;
; reg_file:regf_i|reg:r21_i|sREG[18]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[18]                           ;
; reg_file:regf_i|reg:r22_i|sREG[18]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[18]                           ;
; reg_file:regf_i|reg:r23_i|sREG[18]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[18]                           ;
; reg_file:regf_i|reg:r24_i|sREG[18]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[18]                           ;
; reg_file:regf_i|reg:r25_i|sREG[18]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[18]                           ;
; reg_file:regf_i|reg:r26_i|sREG[18]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[18]                           ;
; reg_file:regf_i|reg:r27_i|sREG[18]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[18]                           ;
; reg_file:regf_i|reg:r28_i|sREG[18]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[18]                           ;
; reg_file:regf_i|reg:r29_i|sREG[18]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[18]                           ;
; reg_file:regf_i|reg:r30_i|sREG[18]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[18]                           ;
; reg_file:regf_i|reg:r17_i|sREG[17]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[17]                           ;
; reg_file:regf_i|reg:r18_i|sREG[17]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[17]                           ;
; reg_file:regf_i|reg:r19_i|sREG[17]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[17]                           ;
; reg_file:regf_i|reg:r20_i|sREG[17]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[17]                           ;
; reg_file:regf_i|reg:r21_i|sREG[17]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[17]                           ;
; reg_file:regf_i|reg:r22_i|sREG[17]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[17]                           ;
; reg_file:regf_i|reg:r23_i|sREG[17]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[17]                           ;
; reg_file:regf_i|reg:r24_i|sREG[17]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[17]                           ;
; reg_file:regf_i|reg:r25_i|sREG[17]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[17]                           ;
; reg_file:regf_i|reg:r26_i|sREG[17]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[17]                           ;
; reg_file:regf_i|reg:r27_i|sREG[17]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[17]                           ;
; reg_file:regf_i|reg:r28_i|sREG[17]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[17]                           ;
; reg_file:regf_i|reg:r29_i|sREG[17]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[17]                           ;
; reg_file:regf_i|reg:r30_i|sREG[17]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[17]                           ;
; reg_file:regf_i|reg:r17_i|sREG[16]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[16]                           ;
; reg_file:regf_i|reg:r18_i|sREG[16]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[16]                           ;
; reg_file:regf_i|reg:r19_i|sREG[16]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[16]                           ;
; reg_file:regf_i|reg:r20_i|sREG[16]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[16]                           ;
; reg_file:regf_i|reg:r21_i|sREG[16]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[16]                           ;
; reg_file:regf_i|reg:r22_i|sREG[16]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[16]                           ;
; reg_file:regf_i|reg:r23_i|sREG[16]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[16]                           ;
; reg_file:regf_i|reg:r24_i|sREG[16]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[16]                           ;
; reg_file:regf_i|reg:r25_i|sREG[16]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[16]                           ;
; reg_file:regf_i|reg:r26_i|sREG[16]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[16]                           ;
; reg_file:regf_i|reg:r27_i|sREG[16]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[16]                           ;
; reg_file:regf_i|reg:r28_i|sREG[16]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[16]                           ;
; reg_file:regf_i|reg:r29_i|sREG[16]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[16]                           ;
; reg_file:regf_i|reg:r30_i|sREG[16]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[16]                           ;
; reg_file:regf_i|reg:r17_i|sREG[15]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[15]                           ;
; reg_file:regf_i|reg:r18_i|sREG[15]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[15]                           ;
; reg_file:regf_i|reg:r19_i|sREG[15]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[15]                           ;
; reg_file:regf_i|reg:r20_i|sREG[15]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[15]                           ;
; reg_file:regf_i|reg:r21_i|sREG[15]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[15]                           ;
; reg_file:regf_i|reg:r22_i|sREG[15]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[15]                           ;
; reg_file:regf_i|reg:r23_i|sREG[15]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[15]                           ;
; reg_file:regf_i|reg:r24_i|sREG[15]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[15]                           ;
; reg_file:regf_i|reg:r25_i|sREG[15]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[15]                           ;
; reg_file:regf_i|reg:r26_i|sREG[15]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[15]                           ;
; reg_file:regf_i|reg:r27_i|sREG[15]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[15]                           ;
; reg_file:regf_i|reg:r28_i|sREG[15]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[15]                           ;
; reg_file:regf_i|reg:r29_i|sREG[15]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[15]                           ;
; reg_file:regf_i|reg:r30_i|sREG[15]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[15]                           ;
; reg_file:regf_i|reg:r17_i|sREG[14]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[14]                           ;
; reg_file:regf_i|reg:r18_i|sREG[14]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[14]                           ;
; reg_file:regf_i|reg:r19_i|sREG[14]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[14]                           ;
; reg_file:regf_i|reg:r20_i|sREG[14]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[14]                           ;
; reg_file:regf_i|reg:r21_i|sREG[14]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[14]                           ;
; reg_file:regf_i|reg:r22_i|sREG[14]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[14]                           ;
; reg_file:regf_i|reg:r23_i|sREG[14]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[14]                           ;
; reg_file:regf_i|reg:r24_i|sREG[14]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[14]                           ;
; reg_file:regf_i|reg:r25_i|sREG[14]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[14]                           ;
; reg_file:regf_i|reg:r26_i|sREG[14]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[14]                           ;
; reg_file:regf_i|reg:r27_i|sREG[14]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[14]                           ;
; reg_file:regf_i|reg:r28_i|sREG[14]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[14]                           ;
; reg_file:regf_i|reg:r29_i|sREG[14]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[14]                           ;
; reg_file:regf_i|reg:r30_i|sREG[14]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[14]                           ;
; reg_file:regf_i|reg:r17_i|sREG[13]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[13]                           ;
; reg_file:regf_i|reg:r18_i|sREG[13]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[13]                           ;
; reg_file:regf_i|reg:r19_i|sREG[13]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[13]                           ;
; reg_file:regf_i|reg:r20_i|sREG[13]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[13]                           ;
; reg_file:regf_i|reg:r21_i|sREG[13]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[13]                           ;
; reg_file:regf_i|reg:r22_i|sREG[13]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[13]                           ;
; reg_file:regf_i|reg:r23_i|sREG[13]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[13]                           ;
; reg_file:regf_i|reg:r24_i|sREG[13]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[13]                           ;
; reg_file:regf_i|reg:r25_i|sREG[13]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[13]                           ;
; reg_file:regf_i|reg:r26_i|sREG[13]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[13]                           ;
; reg_file:regf_i|reg:r27_i|sREG[13]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[13]                           ;
; reg_file:regf_i|reg:r28_i|sREG[13]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[13]                           ;
; reg_file:regf_i|reg:r29_i|sREG[13]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[13]                           ;
; reg_file:regf_i|reg:r30_i|sREG[13]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[13]                           ;
; reg_file:regf_i|reg:r17_i|sREG[12]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[12]                           ;
; reg_file:regf_i|reg:r18_i|sREG[12]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[12]                           ;
; reg_file:regf_i|reg:r19_i|sREG[12]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[12]                           ;
; reg_file:regf_i|reg:r20_i|sREG[12]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[12]                           ;
; reg_file:regf_i|reg:r21_i|sREG[12]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[12]                           ;
; reg_file:regf_i|reg:r22_i|sREG[12]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[12]                           ;
; reg_file:regf_i|reg:r23_i|sREG[12]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[12]                           ;
; reg_file:regf_i|reg:r24_i|sREG[12]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[12]                           ;
; reg_file:regf_i|reg:r25_i|sREG[12]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[12]                           ;
; reg_file:regf_i|reg:r26_i|sREG[12]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[12]                           ;
; reg_file:regf_i|reg:r27_i|sREG[12]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[12]                           ;
; reg_file:regf_i|reg:r28_i|sREG[12]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[12]                           ;
; reg_file:regf_i|reg:r29_i|sREG[12]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[12]                           ;
; reg_file:regf_i|reg:r30_i|sREG[12]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[12]                           ;
; reg_file:regf_i|reg:r17_i|sREG[11]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[11]                           ;
; reg_file:regf_i|reg:r18_i|sREG[11]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[11]                           ;
; reg_file:regf_i|reg:r19_i|sREG[11]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[11]                           ;
; reg_file:regf_i|reg:r20_i|sREG[11]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[11]                           ;
; reg_file:regf_i|reg:r21_i|sREG[11]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[11]                           ;
; reg_file:regf_i|reg:r22_i|sREG[11]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[11]                           ;
; reg_file:regf_i|reg:r23_i|sREG[11]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[11]                           ;
; reg_file:regf_i|reg:r24_i|sREG[11]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[11]                           ;
; reg_file:regf_i|reg:r25_i|sREG[11]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[11]                           ;
; reg_file:regf_i|reg:r26_i|sREG[11]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[11]                           ;
; reg_file:regf_i|reg:r27_i|sREG[11]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[11]                           ;
; reg_file:regf_i|reg:r28_i|sREG[11]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[11]                           ;
; reg_file:regf_i|reg:r29_i|sREG[11]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[11]                           ;
; reg_file:regf_i|reg:r30_i|sREG[11]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[11]                           ;
; reg_file:regf_i|reg:r17_i|sREG[10]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[10]                           ;
; reg_file:regf_i|reg:r18_i|sREG[10]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[10]                           ;
; reg_file:regf_i|reg:r19_i|sREG[10]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[10]                           ;
; reg_file:regf_i|reg:r20_i|sREG[10]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[10]                           ;
; reg_file:regf_i|reg:r21_i|sREG[10]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[10]                           ;
; reg_file:regf_i|reg:r22_i|sREG[10]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[10]                           ;
; reg_file:regf_i|reg:r23_i|sREG[10]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[10]                           ;
; reg_file:regf_i|reg:r24_i|sREG[10]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[10]                           ;
; reg_file:regf_i|reg:r25_i|sREG[10]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[10]                           ;
; reg_file:regf_i|reg:r26_i|sREG[10]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[10]                           ;
; reg_file:regf_i|reg:r27_i|sREG[10]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[10]                           ;
; reg_file:regf_i|reg:r28_i|sREG[10]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[10]                           ;
; reg_file:regf_i|reg:r29_i|sREG[10]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[10]                           ;
; reg_file:regf_i|reg:r30_i|sREG[10]                                       ; Merged with reg_file:regf_i|reg:r16_i|sREG[10]                           ;
; reg_file:regf_i|reg:r17_i|sREG[9]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[9]                            ;
; reg_file:regf_i|reg:r18_i|sREG[9]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[9]                            ;
; reg_file:regf_i|reg:r19_i|sREG[9]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[9]                            ;
; reg_file:regf_i|reg:r20_i|sREG[9]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[9]                            ;
; reg_file:regf_i|reg:r21_i|sREG[9]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[9]                            ;
; reg_file:regf_i|reg:r22_i|sREG[9]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[9]                            ;
; reg_file:regf_i|reg:r23_i|sREG[9]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[9]                            ;
; reg_file:regf_i|reg:r24_i|sREG[9]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[9]                            ;
; reg_file:regf_i|reg:r25_i|sREG[9]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[9]                            ;
; reg_file:regf_i|reg:r26_i|sREG[9]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[9]                            ;
; reg_file:regf_i|reg:r27_i|sREG[9]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[9]                            ;
; reg_file:regf_i|reg:r28_i|sREG[9]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[9]                            ;
; reg_file:regf_i|reg:r29_i|sREG[9]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[9]                            ;
; reg_file:regf_i|reg:r30_i|sREG[9]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[9]                            ;
; reg_file:regf_i|reg:r17_i|sREG[8]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[8]                            ;
; reg_file:regf_i|reg:r18_i|sREG[8]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[8]                            ;
; reg_file:regf_i|reg:r19_i|sREG[8]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[8]                            ;
; reg_file:regf_i|reg:r20_i|sREG[8]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[8]                            ;
; reg_file:regf_i|reg:r21_i|sREG[8]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[8]                            ;
; reg_file:regf_i|reg:r22_i|sREG[8]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[8]                            ;
; reg_file:regf_i|reg:r23_i|sREG[8]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[8]                            ;
; reg_file:regf_i|reg:r24_i|sREG[8]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[8]                            ;
; reg_file:regf_i|reg:r25_i|sREG[8]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[8]                            ;
; reg_file:regf_i|reg:r26_i|sREG[8]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[8]                            ;
; reg_file:regf_i|reg:r27_i|sREG[8]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[8]                            ;
; reg_file:regf_i|reg:r28_i|sREG[8]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[8]                            ;
; reg_file:regf_i|reg:r29_i|sREG[8]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[8]                            ;
; reg_file:regf_i|reg:r30_i|sREG[8]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[8]                            ;
; reg_file:regf_i|reg:r17_i|sREG[7]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[7]                            ;
; reg_file:regf_i|reg:r18_i|sREG[7]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[7]                            ;
; reg_file:regf_i|reg:r19_i|sREG[7]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[7]                            ;
; reg_file:regf_i|reg:r20_i|sREG[7]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[7]                            ;
; reg_file:regf_i|reg:r21_i|sREG[7]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[7]                            ;
; reg_file:regf_i|reg:r22_i|sREG[7]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[7]                            ;
; reg_file:regf_i|reg:r23_i|sREG[7]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[7]                            ;
; reg_file:regf_i|reg:r24_i|sREG[7]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[7]                            ;
; reg_file:regf_i|reg:r25_i|sREG[7]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[7]                            ;
; reg_file:regf_i|reg:r26_i|sREG[7]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[7]                            ;
; reg_file:regf_i|reg:r27_i|sREG[7]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[7]                            ;
; reg_file:regf_i|reg:r28_i|sREG[7]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[7]                            ;
; reg_file:regf_i|reg:r29_i|sREG[7]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[7]                            ;
; reg_file:regf_i|reg:r30_i|sREG[7]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[7]                            ;
; reg_file:regf_i|reg:r17_i|sREG[6]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[6]                            ;
; reg_file:regf_i|reg:r18_i|sREG[6]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[6]                            ;
; reg_file:regf_i|reg:r19_i|sREG[6]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[6]                            ;
; reg_file:regf_i|reg:r20_i|sREG[6]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[6]                            ;
; reg_file:regf_i|reg:r21_i|sREG[6]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[6]                            ;
; reg_file:regf_i|reg:r22_i|sREG[6]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[6]                            ;
; reg_file:regf_i|reg:r23_i|sREG[6]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[6]                            ;
; reg_file:regf_i|reg:r24_i|sREG[6]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[6]                            ;
; reg_file:regf_i|reg:r25_i|sREG[6]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[6]                            ;
; reg_file:regf_i|reg:r26_i|sREG[6]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[6]                            ;
; reg_file:regf_i|reg:r27_i|sREG[6]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[6]                            ;
; reg_file:regf_i|reg:r28_i|sREG[6]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[6]                            ;
; reg_file:regf_i|reg:r29_i|sREG[6]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[6]                            ;
; reg_file:regf_i|reg:r30_i|sREG[6]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[6]                            ;
; reg_file:regf_i|reg:r17_i|sREG[5]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[5]                            ;
; reg_file:regf_i|reg:r18_i|sREG[5]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[5]                            ;
; reg_file:regf_i|reg:r19_i|sREG[5]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[5]                            ;
; reg_file:regf_i|reg:r20_i|sREG[5]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[5]                            ;
; reg_file:regf_i|reg:r21_i|sREG[5]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[5]                            ;
; reg_file:regf_i|reg:r22_i|sREG[5]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[5]                            ;
; reg_file:regf_i|reg:r23_i|sREG[5]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[5]                            ;
; reg_file:regf_i|reg:r24_i|sREG[5]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[5]                            ;
; reg_file:regf_i|reg:r25_i|sREG[5]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[5]                            ;
; reg_file:regf_i|reg:r26_i|sREG[5]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[5]                            ;
; reg_file:regf_i|reg:r27_i|sREG[5]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[5]                            ;
; reg_file:regf_i|reg:r28_i|sREG[5]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[5]                            ;
; reg_file:regf_i|reg:r29_i|sREG[5]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[5]                            ;
; reg_file:regf_i|reg:r30_i|sREG[5]                                        ; Merged with reg_file:regf_i|reg:r16_i|sREG[5]                            ;
; reg_file:regf_i|reg:r16_i|sREG[0..31]                                    ; Stuck at GND due to stuck port clock_enable                              ;
; Total Number of Removed Registers = 493                                  ;                                                                          ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                   ;
+---------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                                           ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+---------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; reg_top_pipeline:reg_pipeline|reg_nwe:r_ir_alu|sREG[25] ; Stuck at GND              ; reg_top_pipeline:reg_pipeline|reg_nwe:r_ir_mem|sREG[25],                ;
;                                                         ; due to stuck port data_in ; reg_top_pipeline:reg_pipeline|reg_nwe:r_ir_wb|sREG[25],                 ;
;                                                         ;                           ; reg_file:regf_i|reg:r16_i|sREG[31], reg_file:regf_i|reg:r16_i|sREG[30], ;
;                                                         ;                           ; reg_file:regf_i|reg:r16_i|sREG[29], reg_file:regf_i|reg:r16_i|sREG[28], ;
;                                                         ;                           ; reg_file:regf_i|reg:r16_i|sREG[27], reg_file:regf_i|reg:r16_i|sREG[26], ;
;                                                         ;                           ; reg_file:regf_i|reg:r16_i|sREG[25], reg_file:regf_i|reg:r16_i|sREG[24], ;
;                                                         ;                           ; reg_file:regf_i|reg:r16_i|sREG[23], reg_file:regf_i|reg:r16_i|sREG[22], ;
;                                                         ;                           ; reg_file:regf_i|reg:r16_i|sREG[21], reg_file:regf_i|reg:r16_i|sREG[20], ;
;                                                         ;                           ; reg_file:regf_i|reg:r16_i|sREG[19], reg_file:regf_i|reg:r16_i|sREG[18], ;
;                                                         ;                           ; reg_file:regf_i|reg:r16_i|sREG[17], reg_file:regf_i|reg:r16_i|sREG[16], ;
;                                                         ;                           ; reg_file:regf_i|reg:r16_i|sREG[15], reg_file:regf_i|reg:r16_i|sREG[14], ;
;                                                         ;                           ; reg_file:regf_i|reg:r16_i|sREG[13], reg_file:regf_i|reg:r16_i|sREG[12], ;
;                                                         ;                           ; reg_file:regf_i|reg:r16_i|sREG[11], reg_file:regf_i|reg:r16_i|sREG[10], ;
;                                                         ;                           ; reg_file:regf_i|reg:r16_i|sREG[9], reg_file:regf_i|reg:r16_i|sREG[8],   ;
;                                                         ;                           ; reg_file:regf_i|reg:r16_i|sREG[7], reg_file:regf_i|reg:r16_i|sREG[6],   ;
;                                                         ;                           ; reg_file:regf_i|reg:r16_i|sREG[5], reg_file:regf_i|reg:r16_i|sREG[4],   ;
;                                                         ;                           ; reg_file:regf_i|reg:r16_i|sREG[3], reg_file:regf_i|reg:r16_i|sREG[2],   ;
;                                                         ;                           ; reg_file:regf_i|reg:r16_i|sREG[1], reg_file:regf_i|reg:r16_i|sREG[0]    ;
+---------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2930  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 2926  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2647  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                          ;
+-------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                           ; Fan out ;
+-------------------------------------------------------------------------------------------------------------+---------+
; data_ram:data_i|rMEM[0][1]                                                                                  ; 1       ;
; reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|altshift_taps:sREG_rtl_0|shift_taps_5vl:auto_generated|dffe6 ; 24      ;
; Total number of inverted registers = 2                                                                      ;         ;
+-------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                        ;
+------------------------------------------------------------+-----------------------------------------------------------+------------+
; Register Name                                              ; Megafunction                                              ; Type       ;
+------------------------------------------------------------+-----------------------------------------------------------+------------+
; reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_wb|sREG[8..31]  ; reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|sREG_rtl_0 ; SHIFT_TAPS ;
; reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_mem|sREG[8..31] ; reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|sREG_rtl_0 ; SHIFT_TAPS ;
; reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|sREG[8..31] ; reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|sREG_rtl_0 ; SHIFT_TAPS ;
+------------------------------------------------------------+-----------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_b_alu|sREG[11]       ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|PC:pc_i|sPC[15]                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|PC:pc_i|sPC[5]                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|PC:pc_i|sPC[1]                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|PC:pc_i|sPC[11]                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|PC:pc_i|sPC[4]                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|reg_top_pipeline:reg_pipeline|reg_nwe_stall:r_ir_rf|sREG[18] ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|reg_top_pipeline:reg_pipeline|reg_nwe_stall:r_ir_rf|sREG[16] ;
; 65:1               ; 32 bits   ; 1376 LEs      ; 1376 LEs             ; 0 LEs                  ; Yes        ; |top|reg_top_pipeline:reg_pipeline|reg_nwe:r_d_wb|sREG[6]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|Mux18                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|branch_handler:branch_handler|Mux3                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|branch_handler:branch_handler|Mux8                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|instr_rom:prog_i|oQ[3]                                       ;
; 35:1               ; 32 bits   ; 736 LEs       ; 384 LEs              ; 352 LEs                ; No         ; |top|CU_bypass:cu_bypass|oA_by[4]                                 ;
; 19:1               ; 32 bits   ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; No         ; |top|CU_bypass:cu_bypass|oB_by[9]                                 ;
; 67:1               ; 8 bits    ; 352 LEs       ; 112 LEs              ; 240 LEs                ; No         ; |top|ALU:alu_i|Mux21                                              ;
; 68:1               ; 7 bits    ; 315 LEs       ; 112 LEs              ; 203 LEs                ; No         ; |top|ALU:alu_i|Mux8                                               ;
; 68:1               ; 4 bits    ; 180 LEs       ; 56 LEs               ; 124 LEs                ; No         ; |top|ALU:alu_i|Mux26                                              ;
; 69:1               ; 4 bits    ; 184 LEs       ; 64 LEs               ; 120 LEs                ; No         ; |top|ALU:alu_i|Mux4                                               ;
; 69:1               ; 2 bits    ; 92 LEs        ; 32 LEs               ; 60 LEs                 ; No         ; |top|ALU:alu_i|Mux29                                              ;
; 70:1               ; 2 bits    ; 92 LEs        ; 32 LEs               ; 60 LEs                 ; No         ; |top|ALU:alu_i|Mux3                                               ;
; 71:1               ; 2 bits    ; 94 LEs        ; 34 LEs               ; 60 LEs                 ; No         ; |top|ALU:alu_i|Mux1                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|altshift_taps:sREG_rtl_0|shift_taps_5vl:auto_generated|altsyncram_lj51:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|altshift_taps:sREG_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                   ;
+----------------+----------------+----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                ;
; WIDTH          ; 24             ; Untyped                                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                ;
; CBXI_PARAMETER ; shift_taps_5vl ; Untyped                                                                                ;
+----------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                  ;
+----------------------------+-------------------------------------------------------------------------+
; Name                       ; Value                                                                   ;
+----------------------------+-------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                       ;
; Entity Instance            ; reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|altshift_taps:sREG_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                       ;
;     -- TAP_DISTANCE        ; 3                                                                       ;
;     -- WIDTH               ; 24                                                                      ;
+----------------------------+-------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "PC:pc_i"            ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; ijt[31..16]  ; Input ; Info     ; Stuck at GND ;
; isxt[31..16] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_top_pipeline:reg_pipeline"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; o_ir_wb[20..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "ControlUnit_WB:cu_wb" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; iz   ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "ControlUnit_MEM:cu_mem" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; iz   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "ControlUnit_ALU:cu_alu" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; iz   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlUnit_RF:cu_rf"                                                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; oasel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "ControlUnit_IF:cu_if" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; iz   ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 41                          ;
; cycloneiii_ff         ; 2930                        ;
;     CLR               ; 279                         ;
;     ENA CLR           ; 2642                        ;
;     ENA CLR SLD       ; 5                           ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 3626                        ;
;     arith             ; 190                         ;
;         2 data inputs ; 66                          ;
;         3 data inputs ; 124                         ;
;     normal            ; 3436                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 106                         ;
;         3 data inputs ; 353                         ;
;         4 data inputs ; 2969                        ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 33.00                       ;
; Average LUT depth     ; 13.48                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Jul 25 13:00:33 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sigma-processor -c sigma-processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file reg_top_pipeline.vhd
    Info (12022): Found design unit 1: reg_top_pipeline-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/reg_top_pipeline.vhd Line: 49
    Info (12023): Found entity 1: reg_top_pipeline File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/reg_top_pipeline.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file prog_file.vhd
    Info (12022): Found design unit 1: instr_rom-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/prog_file.vhd Line: 10
    Info (12023): Found entity 1: instr_rom File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/prog_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file data_file.vhd
    Info (12022): Found design unit 1: data_ram-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/data_file.vhd Line: 15
    Info (12023): Found entity 1: data_ram File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/data_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reg_file.vhd
    Info (12022): Found design unit 1: reg_file-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/reg_file.vhd Line: 25
    Info (12023): Found entity 1: reg_file File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/reg_file.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register.vhd
    Info (12022): Found design unit 1: reg-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/register.vhd Line: 18
    Info (12023): Found entity 1: reg File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ALU.vhd
    Info (12022): Found design unit 1: ALU-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/ALU.vhd Line: 19
    Info (12023): Found entity 1: ALU File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/ALU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file PC.vhd
    Info (12022): Found design unit 1: PC-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd Line: 24
    Info (12023): Found entity 1: PC File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file simulation/modelsim/PC_tb.vhd
    Info (12022): Found design unit 1: PC_tb-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/PC_tb.vhd Line: 7
    Info (12023): Found entity 1: PC_tb File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/PC_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file simulation/modelsim/ALU_tb.vhd
    Info (12022): Found design unit 1: ALU_tb-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/ALU_tb.vhd Line: 7
    Info (12023): Found entity 1: ALU_tb File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/ALU_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file simulation/modelsim/CU_tb.vhd
    Info (12022): Found design unit 1: CU_tb-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/CU_tb.vhd Line: 7
    Info (12023): Found entity 1: CU_tb File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/CU_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-arch File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd Line: 18
    Info (12023): Found entity 1: top File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file simulation/modelsim/top_tb.vhd
    Info (12022): Found design unit 1: top_tb-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/top_tb.vhd Line: 7
    Info (12023): Found entity 1: top_tb File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/simulation/modelsim/top_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file CU_IF.vhd
    Info (12022): Found design unit 1: ControlUnit_IF-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_IF.vhd Line: 19
    Info (12023): Found entity 1: ControlUnit_IF File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_IF.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file CU_RF.vhd
    Info (12022): Found design unit 1: ControlUnit_RF-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_RF.vhd Line: 23
    Info (12023): Found entity 1: ControlUnit_RF File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_RF.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file CU_ALU.vhd
    Info (12022): Found design unit 1: ControlUnit_ALU-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_ALU.vhd Line: 17
    Info (12023): Found entity 1: ControlUnit_ALU File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file CU_MEM.vhd
    Info (12022): Found design unit 1: ControlUnit_MEM-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_MEM.vhd Line: 18
    Info (12023): Found entity 1: ControlUnit_MEM File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_MEM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file CU_WB.vhd
    Info (12022): Found design unit 1: ControlUnit_WB-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_WB.vhd Line: 18
    Info (12023): Found entity 1: ControlUnit_WB File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_WB.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ins_queue.vhd
    Info (12022): Found design unit 1: ins_queue-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/ins_queue.vhd Line: 19
    Info (12023): Found entity 1: ins_queue File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/ins_queue.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file register_nWE.vhd
    Info (12022): Found design unit 1: reg_nwe-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/register_nWE.vhd Line: 17
    Info (12023): Found entity 1: reg_nwe File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/register_nWE.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file CU_bypass.vhd
    Info (12022): Found design unit 1: CU_bypass-behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_bypass.vhd Line: 32
    Info (12023): Found entity 1: CU_bypass File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_bypass.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file branch_handler.vhd
    Info (12022): Found design unit 1: branch_handler-behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/branch_handler.vhd Line: 21
    Info (12023): Found entity 1: branch_handler File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/branch_handler.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_nWE_stall.vhd
    Info (12022): Found design unit 1: reg_nwe_stall-Behavioral File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/register_nWE_stall.vhd Line: 18
    Info (12023): Found entity 1: reg_nwe_stall File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/register_nWE_stall.vhd Line: 4
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.vhd(44): object "sASEL_RF" assigned a value but never read File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd Line: 44
Info (12128): Elaborating entity "ControlUnit_IF" for hierarchy "ControlUnit_IF:cu_if" File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd Line: 135
Warning (10540): VHDL Signal Declaration warning at CU_IF.vhd(61): used explicit default value for signal "sOpTable" because signal was never assigned a value File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_IF.vhd Line: 61
Info (12128): Elaborating entity "ControlUnit_RF" for hierarchy "ControlUnit_RF:cu_rf" File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd Line: 149
Warning (10540): VHDL Signal Declaration warning at CU_RF.vhd(65): used explicit default value for signal "sOpTable" because signal was never assigned a value File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_RF.vhd Line: 65
Info (12128): Elaborating entity "ControlUnit_ALU" for hierarchy "ControlUnit_ALU:cu_alu" File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd Line: 170
Warning (10540): VHDL Signal Declaration warning at CU_ALU.vhd(59): used explicit default value for signal "sOpTable" because signal was never assigned a value File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_ALU.vhd Line: 59
Info (12128): Elaborating entity "ControlUnit_MEM" for hierarchy "ControlUnit_MEM:cu_mem" File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd Line: 181
Warning (10540): VHDL Signal Declaration warning at CU_MEM.vhd(60): used explicit default value for signal "sOpTable" because signal was never assigned a value File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_MEM.vhd Line: 60
Info (12128): Elaborating entity "ControlUnit_WB" for hierarchy "ControlUnit_WB:cu_wb" File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd Line: 196
Warning (10540): VHDL Signal Declaration warning at CU_WB.vhd(60): used explicit default value for signal "sOpTable" because signal was never assigned a value File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/CU_WB.vhd Line: 60
Info (12128): Elaborating entity "reg_top_pipeline" for hierarchy "reg_top_pipeline:reg_pipeline" File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd Line: 207
Info (12128): Elaborating entity "reg_nwe_stall" for hierarchy "reg_top_pipeline:reg_pipeline|reg_nwe_stall:r_pc_rf" File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/reg_top_pipeline.vhd Line: 51
Warning (10492): VHDL Process Statement warning at register_nWE_stall.vhd(28): signal "iSTL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/register_nWE_stall.vhd Line: 28
Info (12128): Elaborating entity "reg_nwe" for hierarchy "reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu" File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/reg_top_pipeline.vhd Line: 62
Info (12128): Elaborating entity "instr_rom" for hierarchy "instr_rom:prog_i" File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd Line: 264
Info (12128): Elaborating entity "data_ram" for hierarchy "data_ram:data_i" File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd Line: 273
Warning (10492): VHDL Process Statement warning at data_file.vhd(26): signal "sMEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/data_file.vhd Line: 26
Warning (10027): Verilog HDL or VHDL warning at the data_file.vhd(30): index expression is not wide enough to address all of the elements in the array File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/data_file.vhd Line: 30
Warning (10631): VHDL Process Statement warning at data_file.vhd(23): inferring latch(es) for signal or variable "rMEM", which holds its previous value in one or more paths through the process File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/data_file.vhd Line: 23
Info (12128): Elaborating entity "PC" for hierarchy "PC:pc_i" File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd Line: 292
Warning (10492): VHDL Process Statement warning at PC.vhd(59): signal "iSTALL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd Line: 59
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:regf_i" File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd Line: 312
Info (12128): Elaborating entity "reg" for hierarchy "reg_file:regf_i|reg:r0_i" File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/reg_file.vhd Line: 81
Info (12128): Elaborating entity "branch_handler" for hierarchy "branch_handler:branch_handler" File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd Line: 342
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu_i" File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd Line: 358
Info (12128): Elaborating entity "CU_bypass" for hierarchy "CU_bypass:cu_bypass" File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/top.vhd Line: 376
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|sREG_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 24
Info (12130): Elaborated megafunction instantiation "reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|altshift_taps:sREG_rtl_0"
Info (12133): Instantiated megafunction "reg_top_pipeline:reg_pipeline|reg_nwe:r_pc_alu|altshift_taps:sREG_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_5vl.tdf
    Info (12023): Found entity 1: shift_taps_5vl File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/db/shift_taps_5vl.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lj51.tdf
    Info (12023): Found entity 1: altsyncram_lj51 File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/db/altsyncram_lj51.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oed.tdf
    Info (12023): Found entity 1: add_sub_oed File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/db/add_sub_oed.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s3f.tdf
    Info (12023): Found entity 1: cntr_s3f File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/db/cntr_s3f.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf
    Info (12023): Found entity 1: cmpr_erb File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/db/cmpr_erb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjg.tdf
    Info (12023): Found entity 1: cntr_fjg File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/db/cntr_fjg.tdf Line: 26
Info (13000): Registers with preset signals will power-up high File: /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/data_file.vhd Line: 24
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 24 assignments for entity "sigma-processor" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity "sigma-processor" -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity "sigma-processor" -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6504 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 6439 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 481 megabytes
    Info: Processing ended: Mon Jul 25 13:00:51 2022
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:24


