{
  "DESIGN_NAME": "tt_um_seven_segment_seconds",
  "VERILOG_FILES": [
    "dir::project.v",
    "dir::decoder.v"
  ],
  "DIE_AREA": "0 0 161.00 111.52",
  "FP_DEF_TEMPLATE": "dir::../tt/def/tt_block_1x1_pg.def"
}