# CorePerf


**Table 1: Application Processor (AP) Core Comparison**

| Vendor | Product Model | Architecture | Category | Key Configuration | Performance Metrics |Remarks |
|---|---|---|---|---|---|---|
| ARM | Cortex-A720 | Armv9.2-A (AArch64 only) | AP Core | OoO, Superscalar, 64KB L1 I/D Cache, 256KB-512KB Private L2 (typ), Opt. L3 (DSU-120), SVE2, PAC (QARMA3), MTE | 20% efficiency gain vs A715.[1] SPECint2k6/GHz: \~5.7 (Est. based on [2]). CoreMark/DMIPS: N/A in sources. | Premium efficiency core. Target: Mobile (Premium AAA Gaming), Laptops, 5G. Pairs with A520/X4 in DSU-120. Area \~0.8mm² (core).[2] Product Page: [https://www.arm.com/products/silicon-ip-cpu/cortex-a/cortex-a720](https://www.arm.com/products/silicon-ip-cpu/cortex-a/cortex-a720) [1] |
| ARM | Cortex-A520 | Armv9.2-A (AArch64 only, Harvard) | AP Core | In-Order, Superscalar (Merged-core complex up to 2 cores/complex), 32/64KB L1 I/D Cache, Opt. 128KB-512KB L2, Opt. L3 (DSU-120, 256KB-32MB), SVE2, PAC (QARMA3), MTE, ECC | 8% perf uplift, 22% efficiency gain vs A510.[3] SPECint/CoreMark/DMIPS: N/A in sources. Geekbench 6 (Exynos 2400): SC: 352, MC: 1048 (4 cores).[4] | High-efficiency core. Target: Mobile background tasks, Consumer devices. Pairs with A720/X4 in DSU-120. Product Page: [https://developer.arm.com/Processors/Cortex-A520](https://developer.arm.com/Processors/Cortex-A520) [3] |
| ARM | Cortex-A78 | Armv8.2-A (AArch32 at EL0 only) | AP Core | OoO, Superscalar, 64KB L1 I/D Cache, 256KB-512KB Private L2, Opt. L3 (512KB-4MB), ACE/CHI bus | DMIPS/MHz: \~7.3 (Est. based on [5]). SPECint/CoreMark: N/A in sources. PassMark (4 Core @ \~2GHz): CPU Mark \~3000-3500, Single Thread \~1100-1470.[6, 7] +7% IPC vs A77.[8] +8-13% SPECint/fp vs SD865 A77.[9] | High performance core for mobile/infrastructure. Predecessor to A710/A715/A720. Product Page: [https://developer.arm.com/Processors/Cortex-A78](https://developer.arm.com/Processors/Cortex-A78) (Verified External) |
| ARM | Cortex-A55 | Armv8.2-A | AP Core | In-Order, Superscalar, 8-64KB L1 I/D Cache, 64KB-256KB Private L2, Opt. L3 (256KB-4MB), ACE/CHI bus | DMIPS/MHz: \~2.3-3.0.[5] CoreMark/SPECint: N/A in sources. PassMark (8 Core @ 1.8GHz): CPU Mark \~3013, Single Thread \~959.[10] PassMark (4 Core @ 2.1GHz): CPU Mark \~676, Single Thread \~311.[11] | High-efficiency core, often paired with A7x series. Product Page: [https://developer.arm.com/Processors/Cortex-A55](https://developer.arm.com/Processors/Cortex-A55) (Verified External) |
| ARM | Neoverse V3 (Poseidon) | Armv9.2-A (AArch64 only) | AP Core (Infrastructure) | OoO, Superscalar, 64KB L1 I/D Cache (coherent), Private L2 (2MB 8-way or 3MB 12-way), 48-bit PA, SVE2, RME, MTE, RAS, CHI.E bus | Double-digit perf uplift vs V2.[12] Benchmarks N/A in sources. | Highest performance Neoverse core. Target: Cloud, HPC, AI/ML, Confidential Computing. Product Page: [https://www.arm.com/products/silicon-ip-cpu/neoverse/neoverse-v3](https://www.arm.com/products/silicon-ip-cpu/neoverse/neoverse-v3) [12], [https://developer.arm.com/Processors/Neoverse%20V3](https://developer.arm.com/Processors/Neoverse%20V3) [13] |
| ARM | Neoverse N2 (Perseus) | Armv9.0-A (AArch64 only, Cortex-A710 derived) | AP Core (Infrastructure) | 10-stage pipeline, 5-wide Rename/Dispatch, 160+ ROB, 64KB L1 I/D Cache, up to 1MB Private L2 (ECC), up to 64MB Shared L3 (SLC), SVE2, CMN-700 mesh | SPECrate®2017\_int\_base: \~250 (64T@3.0GHz, 5nm).[14] Matrix Ops/cycle/core: 128 INT8, 64 BF16.[15] 40% scalar perf uplift vs N1.[16] PassMark (8 Core @ 2.5GHz): CPU Mark 5544, Single Thread 1361.[17] CoreMark/DMIPS: N/A in sources. | High efficiency infrastructure core. Target: Datacenter, 5G, Networking, Scale-out Cloud. Used in Azure Cobalt 100, Alibaba Yitian 710.[15] Product Page:(((([https://developer.arm.com/Processors/Neoverse%20N2%20Compute%20Subsystem](https://developer.arm.com/Processors/Neoverse%20N2%20Compute%20Subsystem))))) [14] |
| SiFive | Performance P870 / P870-D | RISC-V (RV64GC, RVA23) | AP Core | 6-wide OoO, up to 32 cores (P870) / up to 256 cores (P870-D via CHI bridge), Shared Cluster Cache, RAS, IOMMU, WorldGuard | SPECint2k6/MHz: \~18.[18] SPECint2k7/GHz: \>2.[19] 50% perf uplift vs P670.[18] Freq: \>3GHz target.[18] CoreMark/DMIPS: N/A in sources. | Highest performance SiFive core. Target: Datacenter, AI, Mobile, Consumer, Edge Infrastructure. Product Page: [https://www.sifive.com/cores/performance-p870d](https://www.sifive.com/cores/performance-p870d) [19] |
| SiFive | Performance P670 | RISC-V (RV64GCV, RVA22) | AP Core | 4-issue OoO, 13-stage pipeline, up to 16 cores, Vector v1.0 (2x128b ALU), Vector Crypto, Private L2, ECC, Hypervisor Ext, WorldGuard | SPECint2k6/GHz: \>12.[20] \>50% perf uplift vs P550.[20] CoreMark/DMIPS: N/A in sources. | Very high performance vector core. Target: Mobile, Consumer, Datacenter, Edge Infrastructure. Product Page: [https://www.sifive.com/cores/performance-p650-670](https://www.sifive.com/cores/performance-p650-670) [20] |
| SiFive | Performance P550 | RISC-V (RV64GBC) | AP Core | 3-issue OoO, 13-stage pipeline, up to 4 cores, Sv39/Sv48 VM, Private L2, Prefetcher, ECC | SPECint2k6/GHz: \>8.6.[21] Higher single-thread perf vs Cortex-A75.[21] CoreMark/DMIPS: N/A in sources. Geekbench 6 (HiFive Premier): SC: 136, MC: 423.[22] | High performance core. Target: Mobile, Consumer, Datacenter, Edge Infrastructure. Used in HiFive Premier board @ 1.4GHz.[23] Product Page: [https://www.sifive.com/cores/performance-p550](https://www.sifive.com/cores/performance-p550) [21] |
| Andes | AX65 | RISC-V (RV64GCBK, CMO, Andes ext.) | AP Core | 13-stage OoO, 4-wide decode, 8 functional units, up to 8 cores, L1/L2 Cache (Opt. ECC), TAGE BP, MMU (Sv48), ePMP | CoreMark/MHz: 9.25.[24] DMIPS/MHz: 4.9.[24] SPECint2006/GHz: 8.25.[24] Freq: \>2.0GHz (12nm).[25] | High performance OoO core. Target: Linux Apps, Computing, Networking, High-end Controllers, AI/ML main processor.[24, 25] Product Page: [https://www.andestech.com/en/products-solutions/andescore-processors/riscv-ax65/](https://www.andestech.com/en/products-solutions/andescore-processors/riscv-ax65/) [24] |
| Andes | AX46MPV | RISC-V (RV64GCBPV + Matrix, RVA22) | AP Core | 8-stage dual-issue, up to 16 cores, Private L2, Shared L3, Vector (2048b VLEN), Matrix Ext, BF16, TrustZone-level security (ePMP/IOPMP), ACE\_RVV | CoreMark/MHz: \>6.3.[26] DMIPS/MHz: \>3.9.[26] SPECint2006/GHz: \>4.3.[26] \>15% SPECint2006 uplift vs AX45MPV.[27] | High performance vector/matrix core. Target: Network Processors (Linux), High-perf Embedded, AI/ML.[27] Availability Q1/Q2 2025.[27] Product Page: N/A (Announced Oct 2024) |
| Andes | AX45MPV | RISC-V (RV64GCBPV, Andes ext.) | AP Core | 8-stage dual-issue, up to 8 cores, L1/L2 Cache, VPU (up to 1024b VLEN/DLEN), MMU, PLIC, CoDense | CoreMark/MHz: 5.86.[28] DMIPS/MHz: 3.39.[28] SPECint: N/A in sources. | Vector core for Linux/RTOS. Target: ML/DL, Vision, DSP, Networking.[28] Used in Renesas RZ/Five @ 1.0GHz.[29] Product Page: [https://www.andestech.com/en/products-solutions/andescore-processors/riscv-ax45mpv/](https://www.andestech.com/en/products-solutions/andescore-processors/riscv-ax45mpv/) [28] |
| Nuclei | UX900 | RISC-V (RV64IMACFDPBVK/Zc) | AP Core | 9-stage dual-issue, up to 16 cores SMP, MMU (Sv39/48), Opt. I/D Cache (16-64KB, ECC), Opt. Cluster Cache, FPU(DP), VPU, PMP, TEE | CoreMark/MHz: \~5.0 (Est. based on similar cores [30, 31]). DMIPS/MHz: \~2.9 (Est. based on similar cores [31]). SPECint N/A in sources. | Linux-capable AP core. Target: 64b Linux, Application Processor, ADAS, Robotics.[32] Product Page: [https://nucleisys.com/product/900.php](https://nucleisys.com/product/900.php) [32] |
| SpaceMIT | Key Stone K1 (X60 core) | RISC-V (RV64GCVB, RVA22) | AP Core (Edge/AI) | 8-core (4+4), 8-stage dual-issue in-order, 32KB L1 I/D, 512KB L2/cluster, 512KB TCM (AI cluster), 256b Vector (RVV 1.0), PMP/ePMP, Custom AI instr. [33, 34, 35] | DMIPS: 50K total (8 cores).[33, 36] CoreMark/MHz: \~3.57 (per core, based on OpenBenchmarking total 45662 @ 8x1.6GHz). SPECint: N/A. Geekbench 5 SC:\~80-84, MC:\~334-514 @ 1.6GHz. Single core \~30% faster than A55.[33, 37] 2.0 TOPS AI.[33, 36] | Edge AI CPU. Target: SBC, NAS, Robots, Industrial, Edge.[33, 36] Used in Banana Pi BPI-F3, Bit-Brick K1.[33, 34] Product Page: [https://www.spacemit.com/en/key-stone-k1/](https://www.spacemit.com/en/key-stone-k1/).[38] OpenBenchmarking:(([https://www.google.com/search?q=https://openbenchmarking.org/result/2406158-NE-SPACEMITX17](https://www.google.com/search?q=https://openbenchmarking.org/result/2406158-NE-SPACEMITX17))). Geekbench 5: [https://browser.geekbench.com/v5/cpu/22180854](https://browser.geekbench.com/v5/cpu/22180854). |
| SpaceMIT | VitalStone V100 (X100 core) | RISC-V (RV64GCBV, RVA23) | AP Core (Server) | Up to 64 cores, 12-stage 4-issue OoO, 256b Vector (RVV 1.0), Vector Crypto, Virtualization (H, AIA, IOMMU), RAS, Security (IOPMP, Side-channel prot.), BRS, 12nm [39, 40, 41, 42] | SPECint2k6/GHz: 7.5 [41] (or \>9 [42]). CoreMark/MHz: 7.7.[41] DMIPS/MHz: 6.5.[41] Single core perf \> A75.[41] Freq: up to 2.5GHz.[39, 42] | Server/Datacenter CPU. Target: Server, AI/ML, Edge Compute, Autonomous Driving.[39, 41, 42] Product Page: N/A (Announced Jan 2025 [40, 42, 43]) |

*Note: Performance metrics like SPECint and CoreMark/DMIPS can vary significantly based on compiler flags, memory system, and specific core configuration. Stated values are typically vendor claims or estimates based on available data; refer to linked sources for context. N/A indicates data was not found in the provided sources or readily available verified external sources.*

-----

**Table 2: Microcontroller (MCU) Core Comparison**

| Vendor | Product Model | Architecture | Category | Key Configuration | Performance Metrics | Remarks |
|---|---|---|---|---|---|---|
| ARM | Cortex-M85 | Armv8.1-M Mainline | MCU Core | 7-stage pipeline, Dual-issue (most instr), Opt. FPU (HP/SP/DP), Helium (MVE), Opt. I/D Cache (up to 64KB, ECC), Opt. TCM (up to 16MB, ECC), TrustZone, Opt. Custom Instructions (ACI), NVIC (up to 480 IRQ) | CoreMark/MHz: \>6.0.[44] DMIPS/MHz: \>3.0 (Scalar, up to 8.76 claimed [45]).[44, 45] SPECint: N/A. | Highest performing Cortex-M. Target: High-perf IoT, Industrial, Automotive (ASIL D ready via DCLS/TFP/ECC/MBIST).[44, 46] Product Page: [https://developer.arm.com/Processors/Cortex-M85](https://developer.arm.com/Processors/Cortex-M85) (Verified External) |
| ARM | Cortex-M55 | Armv8.1-M Mainline | MCU Core | 4-5 stage pipeline, Opt. FPU (SP/HP), Helium (MVE), Opt. I/D Cache (up to 64KB, ECC), Opt. TCM (up to 16MB, ECC), TrustZone, NVIC | CoreMark/MHz: 4.2.[47] DMIPS/MHz: 1.6.[47] SPECint: N/A. | ML/DSP focused core. Target: Edge AI/ML, DSP applications.[47] Product Page: [https://developer.arm.com/Processors/Cortex-M55](https://developer.arm.com/Processors/Cortex-M55) (Verified External) |
| ARM | Cortex-M33 | Armv8-M Mainline | MCU Core | 3-stage pipeline, Opt. FPU (SP), Opt. DSP, TrustZone, Opt. MPU (up to 16 regions), AHB5, NVIC (up to 480 IRQ) | CoreMark/MHz: 4.02.[47] DMIPS/MHz: 1.5.[47] SPECint: N/A. | Mainstream secure MCU core. Target: General Purpose MCU, IoT Security.[47] Product Page: [https://developer.arm.com/Processors/Cortex-M33](https://developer.arm.com/Processors/Cortex-M33) (Verified External) |
| ARM | Cortex-M0+ | Armv6-M | MCU Core | 2-stage pipeline, No FPU/DSP, Opt. MPU (8 regions), AHB-Lite, Von Neumann arch., NVIC (up to 32 IRQ) | CoreMark/MHz: 2.46.[47] DMIPS/MHz: 0.95.[47] SPECint: N/A. | Ultra-low power core. Target: 8/16-bit replacement, Simple controllers, Low power IoT.[47, 48] Product Page: [https://developer.arm.com/Processors/Cortex-M0+](https://developer.arm.com/Processors/Cortex-M0+) (Verified External, M0 page: [48]) |
| SiFive | Essential E76 / S76 | RISC-V (RV32IMAFC / RV64GC) | MCU Core | 8-stage dual-issue pipeline, Opt. FPU (SP/DP/HP), Opt. ECC, Opt. Cache/TIM, Security Pkgs | CoreMark/MHz: 5.75.[49] DMIPS/MHz: 3.32.[49] SPECint: N/A. | Highest performance Essential core. Target: High-perf real-time, Industrial, Edge Compute.[49] Product Page: [https://www.sifive.com/cores/essential-7](https://www.sifive.com/cores/essential-7) [49] |
| SiFive | Essential E6 / S6 | RISC-V (RV32IMAFC / RV64GC) | MCU Core | 8-stage single-issue pipeline, Opt. FPU (SP/DP/HP), Opt. ECC, Opt. Cache/TIM, Security Pkgs | CoreMark/MHz: 3.8.[50] DMIPS/MHz: 2.1.[50] SPECint: N/A. | Mid-range performance core. Target: General purpose embedded, Industrial, IoT, Automotive.[50] Product Page: [https://www.sifive.com/cores/essential-6](https://www.sifive.com/cores/essential-6) [50] |
| SiFive | Essential E2 / S2 | RISC-V (RV32EMC / RV64IMC) | MCU Core | 2-4 stage pipeline, Opt. FPU (SP/DP/HP), Bit manip ext, Opt. uICache/TIM, Security Pkgs | CoreMark/MHz: \~3.1 (E21/E24 [30]). DMIPS/MHz: Up to 1.77.[51] SPECint: N/A. | Smallest, most configurable core. Target: Ultra-low power, Area optimized, 8/32-bit replacement, PMIC, FSM.[51] Product Page: [https://www.sifive.com/cores/essential-2](https://www.sifive.com/cores/essential-2) [51] |
| Andes | D23 | RISC-V (RV32IMACBZceFDKP) | MCU Core | 3-stage pipeline (single/dual issue), Opt. Cache, ECC, ePMP, sPMP, CMO, ACE support | CoreMark/MHz: 4.55.[52] DMIPS/MHz: 2.08.[52] SPECint: N/A. | Compact core with DSP/FPU. Target: IoT, Embedded, Wearables, Sensors, Automotive/Industrial.[52] Product Page: [https://www.google.com/search?q=https://www.andestech.com/en/products-solutions/andescore-processors/d23/](https://www.google.com/search?q=https://www.andestech.com/en/products-solutions/andescore-processors/d23/) (Verified External) |
| Andes | N225 | RISC-V (RV32IMACBZce) | MCU Core | 3-stage pipeline (single/dual issue), ePMP | CoreMark/MHz: 4.4.[52] DMIPS/MHz: 1.92.[52] SPECint: N/A. | Compact, low-power core. Target: IoT, Embedded, Wearables, Sensors.[52] Product Page: [https://www.google.com/search?q=https://www.andestech.com/en/products-solutions/andescore-processors/n225/](https://www.google.com/search?q=https://www.andestech.com/en/products-solutions/andescore-processors/n225/) (Verified External) |
| Andes | D45-SE | RISC-V (RV32GCBP, Andes P-ext) | MCU Core | 8-stage dual-issue pipeline, FPU (SP/DP), DCLS, ECC, Bus Protection, StackSafe, Split-mode | CoreMark/MHz: 6.12.[53] DMIPS/MHz: 2.96.[54] SPECint: N/A. | Functional Safety core. Target: Automotive ASIL-D applications.[53] Product Page: [https://www.google.com/search?q=https://www.andestech.com/en/products-solutions/andescore-processors/d45-se/](https://www.google.com/search?q=https://www.andestech.com/en/products-solutions/andescore-processors/d45-se/) (Verified External) |
| Andes | N22 | RISC-V (RV32EMAC, Andes ext.) | MCU Core | 2-stage pipeline | CoreMark/MHz: 3.95.[52] DMIPS/MHz: 1.8.[52] SPECint: N/A. | Low-power, small core. Target: Deeply embedded.[52] Product Page: [https://www.google.com/search?q=https://www.andestech.com/en/products-solutions/andescore-processors/n22/](https://www.google.com/search?q=https://www.andestech.com/en/products-solutions/andescore-processors/n22/) (Verified External) |
| Nuclei | N300 Series (e.g., N309) | RISC-V (RV32IMACFDBPKC/Zc) | MCU Core | 3-stage pipeline (Opt. Dual-issue), FPU (SP/DP), DSP (SIMD), Opt. Cache (ECC), Opt. ILM/DLM, TEE, NICE, ECLIC | CoreMark/MHz: N/A in sources. DMIPS/MHz: N/A in sources. SPECint: N/A. | High efficiency core with DSP/FPU. Target: AIoT, Industrial Control, Smart Speaker, Wi-Fi/BLE.[55, 56] ASIL-D Ready (NA300D).[57] Product Page: [https://nucleisys.com/product/300.php](https://nucleisys.com/product/300.php) [56] |
| Nuclei | N200 Series (e.g., N205) | RISC-V (RV32EMACB/Zc) | MCU Core | 2-stage pipeline, Opt. ICache, Opt. ILM/DLM (N205), TEE, NICE, ECLIC | CoreMark/MHz: \~3.33 (Inferred from GD32VF103 [58]). DMIPS/MHz: N/A in sources. SPECint: N/A. | Low power, area efficient core. Target: Deeply embedded, Secure elements.[59] Used in GD32VF103, Amlogic Secure Proc.[59] Product Page: [https://www.google.com/search?q=https://nucleisys.com/product/200.php](https://www.google.com/search?q=https://nucleisys.com/product/200.php) [59] |
| Synopsys | ARC HS5x (e.g., HS56) | ARCv3 (32-bit) | MCU Core | Dual-issue superscalar, L1 Cache, Opt. CCM, Opt. FPU | CoreMark/MHz: 6.16.[60] DMIPS/MHz: 3.0.[60] Freq: Up to 1.8GHz (16FFC).[60] SPECint: N/A. | High performance classic ARC core. Target: Real-time embedded.[60] Product Page: [https://www.synopsys.com/dw/ipdir.php?ds=arc-hs5x-processors](https://www.synopsys.com/dw/ipdir.php?ds=arc-hs5x-processors) [60] |
| Synopsys | ARC EM Series (EM4/EM6) | ARCv2 (32-bit) | MCU Core | Pipeline N/S, Opt. Cache (EM6), ICCM/DCCM, AHB/AHB-Lite | CoreMark/MHz: 4.18.[61] DMIPS/MHz: 1.81.[61] Area: 0.01mm² (28HPM).[61] SPECint: N/A. | Ultra-low power, area-sensitive core. Target: Power/Area critical embedded.[61, 62] Product Page: [https://www.synopsys.com/dw/ipdir.php?ds=arc-em4-em6](https://www.synopsys.com/dw/ipdir.php?ds=arc-em4-em6) [61] |
| Synopsys | ARC-V RMX-500(D) | RISC-V (RV32) | MCU Core | 5-stage Harvard pipeline, Opt. L1 Cache (64KB), Opt. CCM (2MB), Opt. DSP (RMX-500D), Custom Instr, ECC/Parity, APLIC | CoreMark/MHz: N/A in sources. DMIPS/MHz: N/A in sources. SPECint: N/A. | Power/Performance efficient RISC-V core. Target: Embedded, IoT Wearables (DSP).[63] Product Page: [https://www.synopsys.com/dw/ipdir.php?ds=arc-v-rmx-500](https://www.synopsys.com/dw/ipdir.php?ds=arc-v-rmx-500) [63] |
| Synopsys | ARC-V RHX-100(V) / 105(V) | RISC-V (RV32) | MCU Core | Dual-issue superscalar, up to 16 cores (105), Opt. Vector (RVV), Opt. MMU/L2 (105), Real-Time Trace | CoreMark/MHz: N/A in sources. DMIPS/MHz: N/A in sources. SPECint: N/A. | High performance real-time RISC-V core. Target: Real-time applications.[64] RHX-110-FS targets ASIL D.[64] Product Page: [https://www.synopsys.com/designware-ip/processor-solutions/arc-v-processors/arc-v-rhx.html](https://www.synopsys.com/designware-ip/processor-solutions/arc-v-processors/arc-v-rhx.html) [64] |
| Cadence | Tensilica Fusion F1 | Xtensa (Configurable) | MCU Core (DSP) | Dual-issue VLIW (HiFi 3 based), Flexible MAC, Opt. FPU (SP), Opt. Quad MAC, Opt. AES, Opt. Bit manip | CoreMark/MHz: Up to 4.61.[65] DMIPS/MHz: N/A in sources. SPECint: N/A. | Ultra-low energy DSP/Controller. Target: IoT, Wearables, NB-IoT, Sensor Fusion, Always-on.[65, 66] Used in NXP i.MX RT500.[67] Product Page: [https://www.design-reuse.com/sip/tensilica-fusion-f1-dsp-ip-45117/](https://www.design-reuse.com/sip/tensilica-fusion-f1-dsp-ip-45117/) [66] |
| Cadence | Tensilica HiFi 5 | Xtensa (Configurable) | MCU Core (DSP) | 5-slot VLIW, DSP (8x 32x32 MACs/cycle), NN Accel (32x 16x8 MACs/cycle), Opt. FPU (SP/HP), HiFi NN Lib | CoreMark/MHz: N/A in sources. DMIPS/MHz: N/A in sources. SPECint: N/A. | High performance AI/Audio DSP. Target: AI Speech/Audio, Voice Control, Automotive Infotainment (FuSa certified).[68, 69] Product Page: [https://www.design-reuse.com/sip/tensilica-hifi-5-dsp-ip-45673/](https://www.design-reuse.com/sip/tensilica-hifi-5-dsp-ip-45673/) [70] |
| Cadence | Xtensa LX7 | Xtensa (Configurable) | MCU Core (DSP/Controller) | Configurable 5/7 stage pipeline, Configurable FP (2-64 FLOPS/cycle), Opt. DSP blocks (Vision P6, Fusion G3, ConnX BBE), AXI, Opt. iDMA/MPU/ECC | CoreMark/MHz: N/A (Config dependent). DMIPS/MHz: N/A (Config dependent). (Older LX EEMBC scores high but dated [71, 72]). SPECint: N/A. | Highly configurable DSP/Controller platform.[73, 74] Target: Custom DSP/Controller applications. Product Page: N/A (Platform IP) |

*Note: Performance metrics like CoreMark/MHz and DMIPS/MHz can vary significantly based on compiler flags, memory system (Cache/TCM usage), and specific core configuration. Stated values are typically vendor claims or estimates based on available data; refer to linked sources for context. N/A indicates data was not found in the provided sources or readily available verified external sources.*
