TRACE::2021-07-14.19:00:09::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:09::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:09::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:15::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:15::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-14.19:00:21::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-07-14.19:00:21::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-07-14.19:00:21::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2021-07-14.19:00:21::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-07-14.19:00:21::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-14.19:00:21::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-07-14.19:00:21::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-07-14.19:00:21::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:21::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:21::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:21::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:21::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-07-14.19:00:21::SCWPlatform::Generating the sources  .
TRACE::2021-07-14.19:00:21::SCWBDomain::Generating boot domain sources.
TRACE::2021-07-14.19:00:21::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-07-14.19:00:21::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:21::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:21::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-14.19:00:21::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:21::SCWMssOS::mss does not exists at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:21::SCWMssOS::Creating sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:21::SCWMssOS::Adding the swdes entry, created swdb C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:21::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:21::SCWMssOS::Writing mss at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:21::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-07-14.19:00:21::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-07-14.19:00:21::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-07-14.19:00:21::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-07-14.19:00:55::SCWPlatform::Generating sources Done.
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-07-14.19:00:55::SCWMssOS::Could not open the swdb for C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-07-14.19:00:55::SCWMssOS::Could not open the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-07-14.19:00:55::SCWMssOS::Cleared the swdb table entry
TRACE::2021-07-14.19:00:55::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-07-14.19:00:55::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-14.19:00:55::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:55::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:55::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:55::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1273392cf105dfc8739da2287a56ba60",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:55::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:55::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:55::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1273392cf105dfc8739da2287a56ba60",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-14.19:00:55::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-14.19:00:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-07-14.19:00:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:55::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::mss does not exists at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::Creating sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::Adding the swdes entry, created swdb C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::Writing mss at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-07-14.19:00:56::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-07-14.19:00:56::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:56::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:56::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:56::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:56::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:56::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:56::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:56::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:56::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:56::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:56::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:56::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:56::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:56::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:56::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:56::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:56::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:56::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:56::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1273392cf105dfc8739da2287a56ba60",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:56::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:56::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:56::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-07-14.19:00:56::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-07-14.19:00:59::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-14.19:00:59::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-14.19:00:59::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-14.19:00:59::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-07-14.19:00:59::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-07-14.19:00:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-07-14.19:00:59::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-07-14.19:00:59::SCWSystem::Checking the domain standalone_domain
LOG::2021-07-14.19:00:59::SCWSystem::Not a boot domain 
LOG::2021-07-14.19:00:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-14.19:00:59::SCWDomain::Generating domain artifcats
TRACE::2021-07-14.19:00:59::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-14.19:00:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-07-14.19:00:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-07-14.19:00:59::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:59::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:59::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-07-14.19:00:59::SCWMssOS::Could not open the swdb for C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-07-14.19:00:59::SCWMssOS::Could not open the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-07-14.19:00:59::SCWMssOS::Cleared the swdb table entry
TRACE::2021-07-14.19:00:59::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-07-14.19:00:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-14.19:00:59::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-07-14.19:00:59::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-14.19:00:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-14.19:00:59::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-07-14.19:00:59::SCWMssOS::skipping the bsp build ... 
TRACE::2021-07-14.19:00:59::SCWMssOS::Copying to export directory.
TRACE::2021-07-14.19:00:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-14.19:00:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-07-14.19:00:59::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-07-14.19:00:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-14.19:00:59::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-14.19:00:59::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-14.19:00:59::SCWPlatform::Started preparing the platform 
TRACE::2021-07-14.19:00:59::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-14.19:00:59::SCWSystem::dir created 
TRACE::2021-07-14.19:00:59::SCWSystem::Writing the bif 
TRACE::2021-07-14.19:00:59::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-14.19:00:59::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-14.19:00:59::SCWPlatform::Completed generating the platform
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:59::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:59::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:59::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:59::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:59::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:59::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:59::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:59::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:59::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:59::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:59::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:59::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:59::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:59::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:59::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:59::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:59::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:59::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1273392cf105dfc8739da2287a56ba60",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"26bd1060b97cef5ac9690a03af1cc8c4",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-14.19:00:59::SCWPlatform::updated the xpfm file.
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1273392cf105dfc8739da2287a56ba60",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"26bd1060b97cef5ac9690a03af1cc8c4",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1273392cf105dfc8739da2287a56ba60",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"26bd1060b97cef5ac9690a03af1cc8c4",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-07-14.19:01:00::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-14.19:01:00::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-14.19:01:00::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-14.19:01:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-14.19:01:00::SCWDomain::Generating domain artifcats
TRACE::2021-07-14.19:01:00::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-14.19:01:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-07-14.19:01:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-07-14.19:01:00::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-07-14.19:01:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-14.19:01:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-14.19:01:00::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-07-14.19:01:00::SCWMssOS::skipping the bsp build ... 
TRACE::2021-07-14.19:01:00::SCWMssOS::Copying to export directory.
TRACE::2021-07-14.19:01:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-14.19:01:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-07-14.19:01:00::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-07-14.19:01:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-14.19:01:00::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-14.19:01:00::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-14.19:01:00::SCWPlatform::Started preparing the platform 
TRACE::2021-07-14.19:01:00::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-14.19:01:00::SCWSystem::dir created 
TRACE::2021-07-14.19:01:00::SCWSystem::Writing the bif 
TRACE::2021-07-14.19:01:00::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-14.19:01:00::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-14.19:01:00::SCWPlatform::Completed generating the platform
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1273392cf105dfc8739da2287a56ba60",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"26bd1060b97cef5ac9690a03af1cc8c4",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-14.19:01:00::SCWPlatform::updated the xpfm file.
