INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/Simple_bus_SMMS/Simple_bus_SMMS.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_MMMS/simple_bus_MMMS.srcs/sources_1/imports/new/master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_MMMS/simple_bus_MMMS.srcs/sources_1/new/master2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_MMMS/simple_bus_MMMS.srcs/sources_1/imports/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_MMMS/simple_bus_MMMS.srcs/sources_1/imports/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_MMMS/simple_bus_MMMS.srcs/sources_1/new/mux_2to1_addr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2to1_addr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/Simple_bus_SMMS/Simple_bus_SMMS.srcs/sources_1/new/mux_3to1_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3to1_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_MMMS/simple_bus_MMMS.srcs/sources_1/new/mux_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/Simple_bus_SMMS/Simple_bus_SMMS.srcs/sources_1/new/simple_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_MMMS/simple_bus_MMMS.srcs/sources_1/imports/new/simple_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_MMMS/simple_bus_MMMS.srcs/sources_1/new/simple_processor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_MMMS/simple_bus_MMMS.srcs/sources_1/imports/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_MMMS/simple_bus_MMMS.srcs/sources_1/imports/new/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus_MMMS/simple_bus_MMMS.srcs/sources_1/new/MMMS_bus_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMMS_bus_tb
