------------------------------------------------------------------------
EPFL Combinational Benchmark Suite -- Luca Amaru 
Copyright (C) 2015                         
Integrated Systems Laboratory - Ecole Polytechnique Federale de Lausanne  
All Rights Reserved
------------------------------------------------------------------------
-- compact version: no 10M gates benchmarks --


All benchmarks are fully combinational. They are distributed in 
	-Verilog 
	-VHDL
	-BLIF 
	-AIGER
formats.

A functional description of each benchmark is contained in the sub-folder READMEfiles. 

10 arithmetic functions (initial implementation)
	1) adder (1020 gates/ 255 levels) 
	2) barrel shifter (3336 gates/ 12 levels)
	3) divisor (57247 gates/ 4372 levels)
	4) hypotenuse (214335 gates/ 24801 levels)
	5) log2 (32060 gates/ 444 levels)
	6) max (2865 gates/ 287 levels)
	7) multiplier (27062 gates/ 274 levels)
	8) sine (5416 gates/ 225 levels)
	9) square-root (24618 gates/ 5058 levels)
	10) square (18484 gates/ 250 levels)

10 random/control functions (initial implementation)
	1) alu control unit (174 gates/ 10 levels)
	2) coding-cavlc (693 gates/ 16 levels)
	3) decoder (304 gates/ 3 levels)
	4) i2c controller (1342 gates/ 20 levels)
	5) int to float converter (260 gates/ 16 levels)
	6) memory controller (46836 gates/ 114 levels)
	7) priority encoder (978 gates/ 250 levels)
	8) round-robin arbiter (11839 gates/ 87 levels)
	9) lookahead XY router (257 gates/ 54 levels)
	10) voter (13758 gates/ 70 levels)

For questions regarding the benchmarks feel free to contact me at luca.amaru@epfl.ch

