@INPROCEEDINGS{Zick2008, 
	author={K. M. Zick and J. P. Hayes}, 
	booktitle={2008 IEEE International High Level Design Validation and Test Workshop}, 
	title={High-level vulnerability over space and time to insidious soft errors}, 
	year={2008}, 
	pages={161-168}, 
	keywords={fast Fourier transforms;fault tolerant computing;FFT computations;floating-point addition;insidious soft errors;intrinsic vulnerability over space;intrinsic vulnerability over time;silent data corruption;soft error estimation;Computer architecture;Computer errors;Embedded computing;Error analysis;High performance computing;Laboratories;Large-scale systems;Neutrons;Single event transient;Single event upset}, 
	doi={10.1109/HLDVT.2008.4695897}, 
	ISSN={1552-6674}, 
	month={Nov},}

@ARTICLE{DICE, 
	author={T. Calin and M. Nicolaidis and R. Velazco}, 
	journal={IEEE Transactions on Nuclear Science}, 
	title={Upset hardened memory design for submicron CMOS technology}, 
	year={1996}, 
	volume={43}, 
	number={6}, 
	pages={2874-2878}, 
	keywords={CMOS memory circuits;SRAM chips;application specific integrated circuits;integrated circuit design;radiation hardening (electronics);high density ASIC;memory design;radiation hardening;single-event upsets;static RAM;storage element;submicron CMOS technology;CMOS process;CMOS technology;Delay;Feedback circuits;Image storage;Laboratories;Latches;Power dissipation;Single event upset;Space technology}, 
	doi={10.1109/23.556880}, 
	ISSN={0018-9499}, 
	month={Dec},}

@ARTICLE{HIPER, 
	author={M. Omana and D. Rossi and C. Metra}, 
	journal={IEEE Transactions on Computers}, 
	title={High-Performance Robust Latches}, 
	year={2010}, 
	volume={59}, 
	number={11}, 
	pages={1455-1465}, 
	keywords={fault tolerant computing;flip-flops;HiPeR-CG latch;clock gating;high-performance robust latch;transient faults;transistors;Capacitance;Circuit faults;Costs;Error correction codes;Latches;Logic;Neutrons;Robustness;Space technology;Voltage;Transient faults;hardened latch;robust design.;soft errors;static latch}, 
	doi={10.1109/TC.2010.24}, 
	ISSN={0018-9340}, 
	month={Nov},}

@ARTICLE{FERST, 
	author={M. Fazeli and S. G. Miremadi and A. Ejlali and A. Patooghy}, 
	journal={IET Computers Digital Techniques}, 
	title={Low energy single event upset/single event transient-tolerant latch for deep subMicron technologies}, 
	year={2009}, 
	volume={3}, 
	number={3}, 
	pages={289-303}, 
	keywords={flip-flops;SPICE simulation;deep submicron technology;digital circuits;latch design;low energy single event upset;redundant feedback lines;single event transient-tolerant latch;single event transients;single event upsets;triple modular redundancy latch}, 
	doi={10.1049/iet-cdt.2008.0099}, 
	ISSN={1751-8601}, 
	month={May},}

@INPROCEEDINGS{Hazucha, 
	author={P. Hazucha and T. Karnik and S. Walstra and B. Bloechel and J. Tschanz and J. Maiz and K. Soumyanath and G. Dermer and S. Narendra and V. De and S. Borkar}, 
	booktitle={Custom Integrated Circuits Conference, 2003. Proceedings of the IEEE 2003}, 
	title={Measurements and analysis of SER tolerant latch in a 90 nm dual-Vt CMOS process}, 
	year={2003}, 
	pages={617-620}, 
	keywords={CMOS integrated circuits;flip-flops;integrated circuit testing;leakage currents;logic testing;neutron effects;radiation hardening (electronics);90 nm;SER robustness;SER tolerant;dual-Vt CMOS process;energy penalty;hardened latches;leakage effects;neutron soft error rate;recovery time effects;speed degradation;standard latches;CMOS process;Circuits;Clocks;Cosmic rays;Degradation;Flip-flops;Latches;Neutrons;Robustness;Space technology}, 
	doi={10.1109/CICC.2003.1249472}, 
	month={Sept},}

@article{SEMULatch,
	author = {Rajaei, Ramin and Tabandeh, Mahmoud and Fazeli, Mahdi},
	title = {Single Event Multiple Upset (SEMU) Tolerant Latch Designs in Presence of Process and Temperature Variations},
	journal = {Journal of Circuits, Systems and Computers},
	volume = {24},
	number = {01},
	pages = {1550007},
	year = {2015},
	doi = {10.1142/S0218126615500073}
}

@INPROCEEDINGS{Multivdd, 
	author={S. Lin and H. Yang and R. Luo}, 
	booktitle={IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07)}, 
	title={types o}, 
	year={2007}, 
	pages={273-278}, 
	keywords={cosmic rays;flip-flops;logic design;radiation hardening (electronics);cosmic rays;flip-flop design;level converter;particle strikes;single event transient;soft errors;CMOS technology;Circuit synthesis;Clocks;Delay;Error correction codes;Flip-flops;Latches;Output feedback;Redundancy;Voltage}, 
	doi={10.1109/ISVLSI.2007.50}, 
	ISSN={2159-3469}, 
	month={March},}

@ARTICLE{BISER, 
	author={M. Zhang and S. Mitra and T. M. Mak and N. Seifert and N. J. Wang and Q. Shi and K. S. Kim and N. R. Shanbhag and S. J. Patel}, 
	journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
	title={Sequential Element Design With Built-In Soft Error Resilience}, 
	year={2006}, 
	volume={14}, 
	number={12}, 
	pages={1368-1378}, 
	keywords={error correction codes;flip-flops;integrated circuit design;integrated circuit modelling;logic design;microprocessor chips;built-in soft error resilience technique;circuit simulations;design-for-debug resources;error correcting latch;error correction code;flip-flop designs;microprocessor model;on-chip scan design-for-testability;radiation-induced soft errors;sequential element design;Circuit faults;Circuit simulation;Coupling circuits;Error analysis;Error correction;Flip-flops;Latches;Microprocessors;Resilience;Tunable circuits and devices;Circuit simulation;error correction;fault injection;sequential element design;soft error rate (SER)}, 
	doi={10.1109/TVLSI.2006.887832}, 
	ISSN={1063-8210}, 
	month={Dec},}

@INPROCEEDINGS{NicoFeedback, 
	author={M. Nicolaidis and R. Perez and D. Alexandrescu}, 
	booktitle={26th IEEE VLSI Test Symposium (vts 2008)}, 
	title={Low-Cost Highly-Robust Hardened Cells Using Blocking Feedback Transistors}, 
	year={2008}, 
	pages={371-376}, 
	keywords={radiation hardening (electronics);semiconductor storage;blocking feedback transistors;hardened storage cells;highly-robust hardened cells;single event upsets;soft error rate;CMOS logic circuits;CMOS technology;Capacitance;Costs;Feedback;Flip-flops;Logic testing;Protection;Robustness;Single event transient;SEUs;radiation hardened cells;soft errors}, 
	doi={10.1109/VTS.2008.15}, 
	ISSN={1093-0167}, 
	month={April},}

@INPROCEEDINGS{DNCS, 
	author={K. Katsarou and Y. Tsiatouhas}, 
	booktitle={2014 IEEE 20th International On-Line Testing Symposium (IOLTS)}, 
	title={Double node charge sharing SEU tolerant latch design}, 
	year={2014}, 
	pages={122-127}, 
	keywords={flip-flops;radiation hardening (electronics);SEU tolerant latch design;double node charge sharing SEU;latch operation;latch topology;single event upsets;soft error tolerance;Decision support systems;Testing;SEU tolerant latch design;double node charge sharing SEUs;soft error tolerance}, 
	doi={10.1109/IOLTS.2014.6873683}, 
	ISSN={1942-9398}, 
	month={July},}

@ARTICLE{InterOther, 
	author={K. Katsarou and Y. Tsiatouhas}, 
	journal={Electronics Letters}, 
	title={Soft error interception latch: double node charge sharing SEU tolerant design}, 
	year={2015}, 
	volume={51}, 
	number={4}, 
	pages={330-332}, 
	keywords={flip-flops;logic design;nanoelectronics;radiation hardening (electronics);BISER;C-elements;FERST;TPDICE;double node charge sharing SEU tolerant design;latch topology;multiple node charge sharing;nanometre technology integrated circuits;positive feedback loop;radiation hardening techniques;single event upsets;soft error hardening techniques;soft error interception latch;soft error tolerance}, 
	doi={10.1049/el.2014.4374}, 
	ISSN={0013-5194}, 
	month={},}

@INPROCEEDINGS{Inter, 
	author={K. Katsarou and Y. Tsiatouhas}, 
	booktitle={2015 IEEE 21st International On-Line Testing Symposium (IOLTS)}, 
	title={Soft error immune latch under SEU related double-node charge collection}, 
	year={2015}, 
	pages={46-49}, 
	keywords={CMOS logic circuits;flip-flops;network topology;radiation hardening (electronics);CMOS technology;SEU tolerant techniques;double node charge sharing;double-node charge collection;latch topology;memory elements susceptibility;multinode charge collection;soft error immune latch;CMOS integrated circuits;Latches;MOSFET;Silicon;Single event upsets;Topology;Transient analysis;SEU tolerant latch design;double node charge sharing SEUs;soft error tolerance}, 
	doi={10.1109/IOLTS.2015.7229830}, 
	ISSN={1942-9398}, 
	month={July},}

@ARTICLE{HSMUF, 
	author={A. Yan and H. Liang and Z. Huang and C. Jiang}, 
	journal={Electronics Letters}, 
	title={High-performance, low-cost, and highly reliable radiation hardened latch design}, 
	year={2016}, 
	volume={52}, 
	number={2}, 
	pages={139-141}, 
	keywords={flip-flops;logic design;radiation hardening (electronics);HSMUF latch;SEDU-immune latch;SEDU-immunity;charge sharing;clock gating-based triple path DICE;double nodes;multiple-input Muller C-element;nanoscale CMOS technology;particle striking;power dissipation;propagation delay;radiation-induced single event double-upset;silicon area;soft errors;technology scaling results}, 
	doi={10.1049/el.2015.3020}, 
	ISSN={0013-5194}, 
	month={},}

@ARTICLE{TPDICE, 
	author={D. R. Blum and J. G. Delgado-Frias}, 
	journal={IEEE Transactions on Nuclear Science}, 
	title={Schemes for eliminating transient-width clock overhead from SET-tolerant memory-based systems}, 
	year={2006}, 
	volume={53}, 
	number={3}, 
	pages={1564-1573}, 
	keywords={CMOS integrated circuits;clocks;digital integrated circuits;fault tolerance;radiation hardening (electronics);DICE;SET pulse widths;bypass transient pulses;clock periods;combinational logic;external voting circuitry;fully-differential dual-interlocked storage cell;integrated circuits;radiation effects;single event transients;single event upsets;temporary signal errors;tolerant memory-based systems;triple modular redundancy;triple path DICE;Circuits;Clocks;Computer science;Fault tolerance;Logic;Radiation hardening;Redundancy;Single event transient;Single event upset;Space vector pulse width modulation;Single-event upsets;hardened by design;radiation effects;single-event transients;soft errors}, 
	doi={10.1109/TNS.2006.874496}, 
	ISSN={0018-9499}, 
	month={June},}

@INPROCEEDINGS{DONUT, 
	author={N. Eftaxiopoulos and N. Axelos and K. Pekmestzi}, 
	booktitle={2015 IEEE Computer Society Annual Symposium on VLSI}, 
	title={DONUT: A Double Node Upset Tolerant Latch}, 
	year={2015}, 
	pages={509-514}, 
	keywords={flip-flops;logic design;radiation hardening (electronics);BISER-based latches;DICE cells;DNU;DONUT latch;SNU;double node upset tolerant latch;double node upsets;latch design;multiinterlocked scheme;power dissipation;propagation delay;single node upsets;soft error tolerant latch;Junctions;Latches;Logic gates;Rendering (computer graphics);Resilience;Transient analysis;Transistors;charge sharing;double node upset;radiation tolerant latch;soft error}, 
	doi={10.1109/ISVLSI.2015.72}, 
	ISSN={2159-3469}, 
	month={July},}
	
@article{PTM,
	author = {Zhao, Wei and Cao, Yu},
	title = {Predictive Technology Model for nano-CMOS Design Exploration},
	journal = {J. Emerg. Technol. Comput. Syst.},
	issue_date = {April 2007},
	volume = {3},
	number = {1},
	month = apr,
	year = {2007},
	issn = {1550-4832},
	articleno = {1},
	url = {http://doi.acm.org/10.1145/1229175.1229176},
	doi = {10.1145/1229175.1229176},
	acmid = {1229176},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {FinFET, Technology scaling, early design exploration, predictive modeling, process variations},
} 

@ARTICLE{injeq, 
	author={J. F. Ziegler}, 
	journal={IBM Journal of Research and Development}, 
	title={Terrestrial cosmic rays}, 
	year={1996}, 
	volume={40}, 
	number={1}, 
	pages={19-39}, 
	doi={10.1147/rd.401.0019}, 
	ISSN={0018-8646}, 
	month={Jan},
}
	
@INPROCEEDINGS{Blum2007, 
	author={D. R. Blum and J. G. Delgado-Frias}, 
	booktitle={2007 IEEE International Symposium on Circuits and Systems}, 
	title={Hardened by Design Techniques for Implementing Multiple-Bit Upset Tolerant Static Memories}, 
	year={2007}, 
	pages={2786-2789}, 
	keywords={flip-flops;integrated memory circuits;memory architecture;layout-based interleaving;memory latches;multiple-bit upset tolerant static memories;multiple-node disruption tolerant;spatial separation;Error correction codes;Integrated circuit layout;Interleaved codes;Latches;Logic;Particle scattering;Protection;Redundancy;Robustness;Single event upset}, 
	doi={10.1109/ISCAS.2007.378631}, 
	ISSN={0271-4302}, 
	month={May},}

@ARTICLE{Schwank2013, 
	author={J. R. Schwank and M. R. Shaneyfelt and P. E. Dodd}, 
	journal={IEEE Transactions on Nuclear Science}, 
	title={Radiation Hardness Assurance Testing of Microelectronic Devices and Integrated Circuits: Radiation Environments, Physical Mechanisms, and Foundations for Hardness Assurance}, 
	year={2013}, 
	volume={60}, 
	number={3}, 
	pages={2074-2100}, 
	keywords={integrated circuits;ionisation;proton effects;shielding;indirect ionization;integrated circuits;microelectronic devices;physical mechanisms;radiation environments;radiation hardness assurance testing;shielding effects;test philosophies;test protocols;Earth;Ions;Laboratories;Materials;Protons;Space vehicles;Enhanced low dose rate sensitivity;hardness assurance;interaction of radiation with materials;preirradiation elevated temperature stress;single-event effects;single-event gate burnout;single-event gate latchup;single-event gate rupture;single-event upset;space radiation environment;total ionizing dose}, 
	doi={10.1109/TNS.2013.2254722}, 
	ISSN={0018-9499}, 
	month={June},}

@INPROCEEDINGS{Watkins2016, 
	author={A. Watkins and S. Tragouodas}, 
	booktitle={2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)}, 
	title={A Highly Robust Double Node Upset Tolerant latch}, 
	year={2016}, 
	pages={15-20}, 
	keywords={clocks;flip-flops;integrated circuit design;DNU;clock gating;data storage elements;external nodes;highly robust double node upset tolerant latch;internal nodes;latch design;single node upset;Clocks;Delays;Impedance;Latches;Power demand;Robustness;Transistors}, 
	doi={10.1109/DFT.2016.7684062}, 
	month={Sept},}

@ARTICLE{Clark2015, 
	author={S. Shambhulingaiah and C. Lieb and L. T. Clark}, 
	journal={IEEE Transactions on Nuclear Science}, 
	title={Circuit Simulation Based Validation of Flip-Flop Robustness to Multiple Node Charge Collection}, 
	year={2015}, 
	volume={62}, 
	number={4}, 
	pages={1577-1588}, 
	keywords={flip-flops;integrated circuit layout;ion beams;logic design;radiation hardening (electronics);circuit design;circuit nodes;circuit simulation;flip-flop robustness;flip-flops;ion beam;logic transients;multi-node upsets;multiple node charge collection;pre-layout hardness validation;soft error rate;Circuit simulation;Clocks;Delays;Latches;Layout;Radiation hardening (electronics);Transient analysis;Flip-flop;latch;sequential logic circuits;single event transient (SET);single event upset (SEU);soft-errors}, 
	doi={10.1109/TNS.2015.2453795}, 
	ISSN={0018-9499}, 
	month={Aug},}