Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Nov 20 17:04:28 2022
| Host         : LAPTOP-RHBK633D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file openmips_min_sopc_board_timing_summary_routed.rpt -rpx openmips_min_sopc_board_timing_summary_routed.rpx
| Design       : openmips_min_sopc_board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 103 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 18572 register/latch pins with no clock driven by root clock pin: PIL0/clk_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_cause_reg[8]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[10]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[11]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[12]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[13]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[14]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[15]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[8]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/CP0_0/o_status_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/DIV0/ready_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/cp0_reg_read_addr_reg[0]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/cp0_reg_read_addr_reg[1]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/cp0_reg_read_addr_reg[2]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/cp0_reg_read_addr_reg[3]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/cp0_reg_read_addr_reg[4]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX0/stall_req_for_madd_msub_reg/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[10]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[11]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[12]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[13]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[14]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[15]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[16]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[17]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[18]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[19]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[20]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[21]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[22]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[23]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[24]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[25]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[26]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[27]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[28]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[29]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[30]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[31]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[3]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[4]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[5]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[6]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[7]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[8]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_current_inst_addr_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_excepttype_reg[10]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_excepttype_reg[11]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_excepttype_reg[13]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_excepttype_reg[8]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/mem_excepttype_reg[9]/C (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/o_cnt_reg[0]/C (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: sccpu/EX_MEM0/o_cnt_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[10]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[11]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[12]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[13]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[14]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[15]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[8]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_data_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_waddr_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_waddr_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_waddr_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_waddr_reg[3]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_waddr_reg[4]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/MEM_WB0/wb_cp0_reg_we_reg/C (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[1]/C (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[1]_rep/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[1]_rep__0/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[1]_rep__1/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[2]/C (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[2]_rep/C (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[2]_rep__0/C (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[3]/C (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[4]/C (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[5]/C (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[6]/C (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_aluop_reg[7]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_wd_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_wd_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_wd_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_wd_reg[3]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/ex_wd_reg[4]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/id_ex0/o_is_in_dalay_slot_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[10]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[16]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[17]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[18]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[19]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[20]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[21]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[22]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[23]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[24]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[25]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[26]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[27]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[28]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[29]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[31]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[3]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[4]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[5]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[6]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[7]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[8]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/if_id0/id_inst_reg[9]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg7x16_0/cnt_reg[14]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 170462 pins that are not constrained for maximum delay. (HIGH)

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.900        0.000                      0                  107        0.252        0.000                      0                  107       49.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            73.900        0.000                      0                   53        0.252        0.000                      0                   53       49.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pin            clk_pin                 85.737        0.000                      0                   54        1.200        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       73.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.900ns  (required time - arrival time)
  Source:                 PIL0/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        26.047ns  (logic 10.075ns (38.680%)  route 15.972ns (61.320%))
  Logic Levels:           31  (CARRY4=18 LUT1=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 105.135 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X78Y158        FDRE                                         r  PIL0/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDRE (Prop_fdre_C_Q)         0.518     5.969 r  PIL0/i_reg[0]/Q
                         net (fo=14, routed)          0.657     6.625    PIL0/i[0]
    SLICE_X77Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.205 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.205    PIL0/i3_carry_n_5
    SLICE_X77Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    PIL0/i3_carry__0_n_5
    SLICE_X77Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.653 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.861     8.515    PIL0/p_1_in[10]
    SLICE_X79Y160        LUT1 (Prop_lut1_I0_O)        0.303     8.818 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.818    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X79Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.368    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.681 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[3]
                         net (fo=4, routed)           1.169    10.850    PIL0/i4[16]
    SLICE_X78Y157        LUT3 (Prop_lut3_I0_O)        0.330    11.180 r  PIL0/i2_inferred__0__2_carry__2_i_13/O
                         net (fo=9, routed)           1.927    13.107    PIL0/i3[16]
    SLICE_X78Y164        LUT6 (Prop_lut6_I3_O)        0.328    13.435 f  PIL0/i2_inferred__0__2_carry__4_i_9/O
                         net (fo=2, routed)           0.813    14.249    PIL0/i2_inferred__0__2_carry__4_i_9_n_5
    SLICE_X81Y162        LUT5 (Prop_lut5_I0_O)        0.124    14.373 r  PIL0/i2_inferred__0__2_carry__4_i_1/O
                         net (fo=2, routed)           0.580    14.953    PIL0/i2_inferred__0__2_carry__4_i_1_n_5
    SLICE_X80Y162        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.349 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.349    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X80Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.466 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.466    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X80Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.789 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.133    16.921    PIL0/i2_inferred__0__2_carry__6_n_11
    SLICE_X78Y166        LUT3 (Prop_lut3_I0_O)        0.332    17.253 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.816    18.069    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.355    18.424 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.424    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    19.032 r  PIL0/i2_inferred__0__90_carry__1/O[3]
                         net (fo=2, routed)           0.649    19.681    PIL0/i2_inferred__0__90_carry__1_n_9
    SLICE_X79Y167        LUT3 (Prop_lut3_I1_O)        0.307    19.988 r  PIL0/i2_inferred__0__137_carry_i_1/O
                         net (fo=1, routed)           0.000    19.988    PIL0/i2_inferred__0__137_carry_i_1_n_5
    SLICE_X79Y167        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.236 r  PIL0/i2_inferred__0__137_carry/O[3]
                         net (fo=1, routed)           1.118    21.353    PIL0/i2_inferred__0__137_carry_n_9
    SLICE_X78Y163        LUT4 (Prop_lut4_I3_O)        0.306    21.659 r  PIL0/i2_inferred__0__149_carry__4_i_4/O
                         net (fo=1, routed)           0.000    21.659    PIL0/i2_inferred__0__149_carry__4_i_4_n_5
    SLICE_X78Y163        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.237 f  PIL0/i2_inferred__0__149_carry__4/O[2]
                         net (fo=1, routed)           0.899    23.136    PIL0/i2_inferred__0__149_carry__4_n_10
    SLICE_X76Y164        LUT1 (Prop_lut1_I0_O)        0.301    23.437 r  PIL0/i2_inferred__0__208_carry__2_i_1/O
                         net (fo=1, routed)           0.000    23.437    PIL0/i2_inferred__0__208_carry__2_i_1_n_5
    SLICE_X76Y164        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    23.755 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.639    25.395    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X75Y160        LUT3 (Prop_lut3_I1_O)        0.310    25.705 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.705    PIL0/i[8]_i_3_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.106 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.106    PIL0/i_reg[8]_i_2_n_5
    SLICE_X75Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.220 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.220    PIL0/i_reg[12]_i_2_n_5
    SLICE_X75Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.334 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.334    PIL0/i_reg[16]_i_2_n_5
    SLICE_X75Y163        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.573 r  PIL0/i_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.959    27.532    PIL0/i1[19]
    SLICE_X75Y166        LUT5 (Prop_lut5_I0_O)        0.302    27.834 r  PIL0/i[19]_i_1/O
                         net (fo=7, routed)           1.308    29.142    PIL0/i[19]_i_1_n_5
    SLICE_X73Y161        LUT6 (Prop_lut6_I5_O)        0.124    29.266 r  PIL0/clk1_inferred__0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    29.266    PIL0/clk1_inferred__0_carry__1_i_4_n_5
    SLICE_X73Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.816 r  PIL0/clk1_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.816    PIL0/clk1_inferred__0_carry__1_n_5
    SLICE_X73Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.930 r  PIL0/clk1_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           1.444    31.374    PIL0/clk10_in
    SLICE_X73Y166        LUT5 (Prop_lut5_I1_O)        0.124    31.498 r  PIL0/clk_i_1/O
                         net (fo=1, routed)           0.000    31.498    PIL0/clk_i_1_n_5
    SLICE_X73Y166        FDRE                                         r  PIL0/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.713   105.135    PIL0/clk_in_IBUF_BUFG
    SLICE_X73Y166        FDRE                                         r  PIL0/clk_reg/C
                         clock pessimism              0.268   105.404    
                         clock uncertainty           -0.035   105.368    
    SLICE_X73Y166        FDRE (Setup_fdre_C_D)        0.029   105.397    PIL0/clk_reg
  -------------------------------------------------------------------
                         required time                        105.397    
                         arrival time                         -31.498    
  -------------------------------------------------------------------
                         slack                                 73.900    

Slack (MET) :             76.314ns  (required time - arrival time)
  Source:                 PIL0/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.547ns  (logic 9.163ns (38.913%)  route 14.384ns (61.087%))
  Logic Levels:           27  (CARRY4=16 LUT1=2 LUT3=4 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 105.137 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X78Y158        FDRE                                         r  PIL0/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDRE (Prop_fdre_C_Q)         0.518     5.969 r  PIL0/i_reg[0]/Q
                         net (fo=14, routed)          0.657     6.625    PIL0/i[0]
    SLICE_X77Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.205 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.205    PIL0/i3_carry_n_5
    SLICE_X77Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    PIL0/i3_carry__0_n_5
    SLICE_X77Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.653 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.861     8.515    PIL0/p_1_in[10]
    SLICE_X79Y160        LUT1 (Prop_lut1_I0_O)        0.303     8.818 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.818    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X79Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.368    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.681 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[3]
                         net (fo=4, routed)           1.169    10.850    PIL0/i4[16]
    SLICE_X78Y157        LUT3 (Prop_lut3_I0_O)        0.330    11.180 r  PIL0/i2_inferred__0__2_carry__2_i_13/O
                         net (fo=9, routed)           1.927    13.107    PIL0/i3[16]
    SLICE_X78Y164        LUT6 (Prop_lut6_I3_O)        0.328    13.435 f  PIL0/i2_inferred__0__2_carry__4_i_9/O
                         net (fo=2, routed)           0.813    14.249    PIL0/i2_inferred__0__2_carry__4_i_9_n_5
    SLICE_X81Y162        LUT5 (Prop_lut5_I0_O)        0.124    14.373 r  PIL0/i2_inferred__0__2_carry__4_i_1/O
                         net (fo=2, routed)           0.580    14.953    PIL0/i2_inferred__0__2_carry__4_i_1_n_5
    SLICE_X80Y162        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.349 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.349    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X80Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.466 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.466    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X80Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.789 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.133    16.921    PIL0/i2_inferred__0__2_carry__6_n_11
    SLICE_X78Y166        LUT3 (Prop_lut3_I0_O)        0.332    17.253 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.816    18.069    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.355    18.424 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.424    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    19.032 r  PIL0/i2_inferred__0__90_carry__1/O[3]
                         net (fo=2, routed)           0.649    19.681    PIL0/i2_inferred__0__90_carry__1_n_9
    SLICE_X79Y167        LUT3 (Prop_lut3_I1_O)        0.307    19.988 r  PIL0/i2_inferred__0__137_carry_i_1/O
                         net (fo=1, routed)           0.000    19.988    PIL0/i2_inferred__0__137_carry_i_1_n_5
    SLICE_X79Y167        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.236 r  PIL0/i2_inferred__0__137_carry/O[3]
                         net (fo=1, routed)           1.118    21.353    PIL0/i2_inferred__0__137_carry_n_9
    SLICE_X78Y163        LUT4 (Prop_lut4_I3_O)        0.306    21.659 r  PIL0/i2_inferred__0__149_carry__4_i_4/O
                         net (fo=1, routed)           0.000    21.659    PIL0/i2_inferred__0__149_carry__4_i_4_n_5
    SLICE_X78Y163        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.237 f  PIL0/i2_inferred__0__149_carry__4/O[2]
                         net (fo=1, routed)           0.899    23.136    PIL0/i2_inferred__0__149_carry__4_n_10
    SLICE_X76Y164        LUT1 (Prop_lut1_I0_O)        0.301    23.437 r  PIL0/i2_inferred__0__208_carry__2_i_1/O
                         net (fo=1, routed)           0.000    23.437    PIL0/i2_inferred__0__208_carry__2_i_1_n_5
    SLICE_X76Y164        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    23.755 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.639    25.395    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X75Y160        LUT3 (Prop_lut3_I1_O)        0.310    25.705 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.705    PIL0/i[8]_i_3_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.106 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.106    PIL0/i_reg[8]_i_2_n_5
    SLICE_X75Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.220 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.220    PIL0/i_reg[12]_i_2_n_5
    SLICE_X75Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.334 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.334    PIL0/i_reg[16]_i_2_n_5
    SLICE_X75Y163        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.573 r  PIL0/i_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.959    27.532    PIL0/i1[19]
    SLICE_X75Y166        LUT5 (Prop_lut5_I0_O)        0.302    27.834 r  PIL0/i[19]_i_1/O
                         net (fo=7, routed)           1.164    28.998    PIL0/i[19]_i_1_n_5
    SLICE_X76Y162        FDRE                                         r  PIL0/i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.715   105.137    PIL0/clk_in_IBUF_BUFG
    SLICE_X76Y162        FDRE                                         r  PIL0/i_reg[19]/C
                         clock pessimism              0.268   105.406    
                         clock uncertainty           -0.035   105.370    
    SLICE_X76Y162        FDRE (Setup_fdre_C_D)       -0.058   105.312    PIL0/i_reg[19]
  -------------------------------------------------------------------
                         required time                        105.312    
                         arrival time                         -28.998    
  -------------------------------------------------------------------
                         slack                                 76.314    

Slack (MET) :             76.323ns  (required time - arrival time)
  Source:                 PIL0/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.492ns  (logic 9.143ns (38.920%)  route 14.349ns (61.080%))
  Logic Levels:           27  (CARRY4=16 LUT1=2 LUT3=4 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 105.137 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X78Y158        FDRE                                         r  PIL0/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDRE (Prop_fdre_C_Q)         0.518     5.969 r  PIL0/i_reg[0]/Q
                         net (fo=14, routed)          0.657     6.625    PIL0/i[0]
    SLICE_X77Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.205 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.205    PIL0/i3_carry_n_5
    SLICE_X77Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    PIL0/i3_carry__0_n_5
    SLICE_X77Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.653 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.861     8.515    PIL0/p_1_in[10]
    SLICE_X79Y160        LUT1 (Prop_lut1_I0_O)        0.303     8.818 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.818    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X79Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.368    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.681 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[3]
                         net (fo=4, routed)           1.169    10.850    PIL0/i4[16]
    SLICE_X78Y157        LUT3 (Prop_lut3_I0_O)        0.330    11.180 r  PIL0/i2_inferred__0__2_carry__2_i_13/O
                         net (fo=9, routed)           1.927    13.107    PIL0/i3[16]
    SLICE_X78Y164        LUT6 (Prop_lut6_I3_O)        0.328    13.435 f  PIL0/i2_inferred__0__2_carry__4_i_9/O
                         net (fo=2, routed)           0.813    14.249    PIL0/i2_inferred__0__2_carry__4_i_9_n_5
    SLICE_X81Y162        LUT5 (Prop_lut5_I0_O)        0.124    14.373 r  PIL0/i2_inferred__0__2_carry__4_i_1/O
                         net (fo=2, routed)           0.580    14.953    PIL0/i2_inferred__0__2_carry__4_i_1_n_5
    SLICE_X80Y162        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.349 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.349    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X80Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.466 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.466    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X80Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.789 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.133    16.921    PIL0/i2_inferred__0__2_carry__6_n_11
    SLICE_X78Y166        LUT3 (Prop_lut3_I0_O)        0.332    17.253 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.816    18.069    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.355    18.424 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.424    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    19.032 r  PIL0/i2_inferred__0__90_carry__1/O[3]
                         net (fo=2, routed)           0.649    19.681    PIL0/i2_inferred__0__90_carry__1_n_9
    SLICE_X79Y167        LUT3 (Prop_lut3_I1_O)        0.307    19.988 r  PIL0/i2_inferred__0__137_carry_i_1/O
                         net (fo=1, routed)           0.000    19.988    PIL0/i2_inferred__0__137_carry_i_1_n_5
    SLICE_X79Y167        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.236 r  PIL0/i2_inferred__0__137_carry/O[3]
                         net (fo=1, routed)           1.118    21.353    PIL0/i2_inferred__0__137_carry_n_9
    SLICE_X78Y163        LUT4 (Prop_lut4_I3_O)        0.306    21.659 r  PIL0/i2_inferred__0__149_carry__4_i_4/O
                         net (fo=1, routed)           0.000    21.659    PIL0/i2_inferred__0__149_carry__4_i_4_n_5
    SLICE_X78Y163        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.237 f  PIL0/i2_inferred__0__149_carry__4/O[2]
                         net (fo=1, routed)           0.899    23.136    PIL0/i2_inferred__0__149_carry__4_n_10
    SLICE_X76Y164        LUT1 (Prop_lut1_I0_O)        0.301    23.437 r  PIL0/i2_inferred__0__208_carry__2_i_1/O
                         net (fo=1, routed)           0.000    23.437    PIL0/i2_inferred__0__208_carry__2_i_1_n_5
    SLICE_X76Y164        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    23.755 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.639    25.395    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X75Y160        LUT3 (Prop_lut3_I1_O)        0.310    25.705 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.705    PIL0/i[8]_i_3_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.106 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.106    PIL0/i_reg[8]_i_2_n_5
    SLICE_X75Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.220 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.220    PIL0/i_reg[12]_i_2_n_5
    SLICE_X75Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.334 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.334    PIL0/i_reg[16]_i_2_n_5
    SLICE_X75Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.556 r  PIL0/i_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.802    27.358    PIL0/i1[17]
    SLICE_X72Y165        LUT5 (Prop_lut5_I0_O)        0.299    27.657 r  PIL0/i[17]_i_1/O
                         net (fo=8, routed)           1.286    28.943    PIL0/i[17]_i_1_n_5
    SLICE_X75Y162        FDRE                                         r  PIL0/i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.715   105.137    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y162        FDRE                                         r  PIL0/i_reg[17]/C
                         clock pessimism              0.268   105.406    
                         clock uncertainty           -0.035   105.370    
    SLICE_X75Y162        FDRE (Setup_fdre_C_D)       -0.105   105.265    PIL0/i_reg[17]
  -------------------------------------------------------------------
                         required time                        105.265    
                         arrival time                         -28.943    
  -------------------------------------------------------------------
                         slack                                 76.323    

Slack (MET) :             76.731ns  (required time - arrival time)
  Source:                 PIL0/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.085ns  (logic 9.029ns (39.112%)  route 14.056ns (60.888%))
  Logic Levels:           26  (CARRY4=15 LUT1=2 LUT3=4 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 105.138 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X78Y158        FDRE                                         r  PIL0/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDRE (Prop_fdre_C_Q)         0.518     5.969 r  PIL0/i_reg[0]/Q
                         net (fo=14, routed)          0.657     6.625    PIL0/i[0]
    SLICE_X77Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.205 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.205    PIL0/i3_carry_n_5
    SLICE_X77Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    PIL0/i3_carry__0_n_5
    SLICE_X77Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.653 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.861     8.515    PIL0/p_1_in[10]
    SLICE_X79Y160        LUT1 (Prop_lut1_I0_O)        0.303     8.818 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.818    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X79Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.368    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.681 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[3]
                         net (fo=4, routed)           1.169    10.850    PIL0/i4[16]
    SLICE_X78Y157        LUT3 (Prop_lut3_I0_O)        0.330    11.180 r  PIL0/i2_inferred__0__2_carry__2_i_13/O
                         net (fo=9, routed)           1.927    13.107    PIL0/i3[16]
    SLICE_X78Y164        LUT6 (Prop_lut6_I3_O)        0.328    13.435 f  PIL0/i2_inferred__0__2_carry__4_i_9/O
                         net (fo=2, routed)           0.813    14.249    PIL0/i2_inferred__0__2_carry__4_i_9_n_5
    SLICE_X81Y162        LUT5 (Prop_lut5_I0_O)        0.124    14.373 r  PIL0/i2_inferred__0__2_carry__4_i_1/O
                         net (fo=2, routed)           0.580    14.953    PIL0/i2_inferred__0__2_carry__4_i_1_n_5
    SLICE_X80Y162        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.349 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.349    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X80Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.466 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.466    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X80Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.789 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.133    16.921    PIL0/i2_inferred__0__2_carry__6_n_11
    SLICE_X78Y166        LUT3 (Prop_lut3_I0_O)        0.332    17.253 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.816    18.069    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.355    18.424 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.424    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    19.032 r  PIL0/i2_inferred__0__90_carry__1/O[3]
                         net (fo=2, routed)           0.649    19.681    PIL0/i2_inferred__0__90_carry__1_n_9
    SLICE_X79Y167        LUT3 (Prop_lut3_I1_O)        0.307    19.988 r  PIL0/i2_inferred__0__137_carry_i_1/O
                         net (fo=1, routed)           0.000    19.988    PIL0/i2_inferred__0__137_carry_i_1_n_5
    SLICE_X79Y167        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.236 r  PIL0/i2_inferred__0__137_carry/O[3]
                         net (fo=1, routed)           1.118    21.353    PIL0/i2_inferred__0__137_carry_n_9
    SLICE_X78Y163        LUT4 (Prop_lut4_I3_O)        0.306    21.659 r  PIL0/i2_inferred__0__149_carry__4_i_4/O
                         net (fo=1, routed)           0.000    21.659    PIL0/i2_inferred__0__149_carry__4_i_4_n_5
    SLICE_X78Y163        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.237 f  PIL0/i2_inferred__0__149_carry__4/O[2]
                         net (fo=1, routed)           0.899    23.136    PIL0/i2_inferred__0__149_carry__4_n_10
    SLICE_X76Y164        LUT1 (Prop_lut1_I0_O)        0.301    23.437 r  PIL0/i2_inferred__0__208_carry__2_i_1/O
                         net (fo=1, routed)           0.000    23.437    PIL0/i2_inferred__0__208_carry__2_i_1_n_5
    SLICE_X76Y164        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    23.755 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.639    25.395    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X75Y160        LUT3 (Prop_lut3_I1_O)        0.310    25.705 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.705    PIL0/i[8]_i_3_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.106 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.106    PIL0/i_reg[8]_i_2_n_5
    SLICE_X75Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.220 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.220    PIL0/i_reg[12]_i_2_n_5
    SLICE_X75Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.442 r  PIL0/i_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.800    27.242    PIL0/i1[13]
    SLICE_X74Y163        LUT5 (Prop_lut5_I0_O)        0.299    27.541 r  PIL0/i[13]_i_1/O
                         net (fo=6, routed)           0.995    28.536    PIL0/i[13]_i_1_n_5
    SLICE_X77Y161        FDRE                                         r  PIL0/i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.716   105.138    PIL0/clk_in_IBUF_BUFG
    SLICE_X77Y161        FDRE                                         r  PIL0/i_reg[13]/C
                         clock pessimism              0.268   105.407    
                         clock uncertainty           -0.035   105.371    
    SLICE_X77Y161        FDRE (Setup_fdre_C_D)       -0.105   105.266    PIL0/i_reg[13]
  -------------------------------------------------------------------
                         required time                        105.266    
                         arrival time                         -28.536    
  -------------------------------------------------------------------
                         slack                                 76.731    

Slack (MET) :             76.918ns  (required time - arrival time)
  Source:                 PIL0/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.899ns  (logic 9.049ns (39.516%)  route 13.850ns (60.484%))
  Logic Levels:           26  (CARRY4=15 LUT1=2 LUT3=4 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 105.138 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X78Y158        FDRE                                         r  PIL0/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDRE (Prop_fdre_C_Q)         0.518     5.969 r  PIL0/i_reg[0]/Q
                         net (fo=14, routed)          0.657     6.625    PIL0/i[0]
    SLICE_X77Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.205 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.205    PIL0/i3_carry_n_5
    SLICE_X77Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    PIL0/i3_carry__0_n_5
    SLICE_X77Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.653 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.861     8.515    PIL0/p_1_in[10]
    SLICE_X79Y160        LUT1 (Prop_lut1_I0_O)        0.303     8.818 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.818    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X79Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.368    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.681 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[3]
                         net (fo=4, routed)           1.169    10.850    PIL0/i4[16]
    SLICE_X78Y157        LUT3 (Prop_lut3_I0_O)        0.330    11.180 r  PIL0/i2_inferred__0__2_carry__2_i_13/O
                         net (fo=9, routed)           1.927    13.107    PIL0/i3[16]
    SLICE_X78Y164        LUT6 (Prop_lut6_I3_O)        0.328    13.435 f  PIL0/i2_inferred__0__2_carry__4_i_9/O
                         net (fo=2, routed)           0.813    14.249    PIL0/i2_inferred__0__2_carry__4_i_9_n_5
    SLICE_X81Y162        LUT5 (Prop_lut5_I0_O)        0.124    14.373 r  PIL0/i2_inferred__0__2_carry__4_i_1/O
                         net (fo=2, routed)           0.580    14.953    PIL0/i2_inferred__0__2_carry__4_i_1_n_5
    SLICE_X80Y162        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.349 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.349    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X80Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.466 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.466    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X80Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.789 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.133    16.921    PIL0/i2_inferred__0__2_carry__6_n_11
    SLICE_X78Y166        LUT3 (Prop_lut3_I0_O)        0.332    17.253 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.816    18.069    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.355    18.424 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.424    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    19.032 r  PIL0/i2_inferred__0__90_carry__1/O[3]
                         net (fo=2, routed)           0.649    19.681    PIL0/i2_inferred__0__90_carry__1_n_9
    SLICE_X79Y167        LUT3 (Prop_lut3_I1_O)        0.307    19.988 r  PIL0/i2_inferred__0__137_carry_i_1/O
                         net (fo=1, routed)           0.000    19.988    PIL0/i2_inferred__0__137_carry_i_1_n_5
    SLICE_X79Y167        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.236 r  PIL0/i2_inferred__0__137_carry/O[3]
                         net (fo=1, routed)           1.118    21.353    PIL0/i2_inferred__0__137_carry_n_9
    SLICE_X78Y163        LUT4 (Prop_lut4_I3_O)        0.306    21.659 r  PIL0/i2_inferred__0__149_carry__4_i_4/O
                         net (fo=1, routed)           0.000    21.659    PIL0/i2_inferred__0__149_carry__4_i_4_n_5
    SLICE_X78Y163        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.237 f  PIL0/i2_inferred__0__149_carry__4/O[2]
                         net (fo=1, routed)           0.899    23.136    PIL0/i2_inferred__0__149_carry__4_n_10
    SLICE_X76Y164        LUT1 (Prop_lut1_I0_O)        0.301    23.437 r  PIL0/i2_inferred__0__208_carry__2_i_1/O
                         net (fo=1, routed)           0.000    23.437    PIL0/i2_inferred__0__208_carry__2_i_1_n_5
    SLICE_X76Y164        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    23.755 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.639    25.395    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X75Y160        LUT3 (Prop_lut3_I1_O)        0.310    25.705 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.705    PIL0/i[8]_i_3_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.106 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.106    PIL0/i_reg[8]_i_2_n_5
    SLICE_X75Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.220 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.220    PIL0/i_reg[12]_i_2_n_5
    SLICE_X75Y162        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.459 r  PIL0/i_reg[16]_i_2/O[2]
                         net (fo=2, routed)           0.515    26.974    PIL0/i1[15]
    SLICE_X74Y163        LUT5 (Prop_lut5_I0_O)        0.302    27.276 r  PIL0/i[15]_i_1/O
                         net (fo=7, routed)           1.074    28.350    PIL0/i[15]_i_1_n_5
    SLICE_X75Y161        FDRE                                         r  PIL0/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.716   105.138    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y161        FDRE                                         r  PIL0/i_reg[15]/C
                         clock pessimism              0.268   105.407    
                         clock uncertainty           -0.035   105.371    
    SLICE_X75Y161        FDRE (Setup_fdre_C_D)       -0.103   105.268    PIL0/i_reg[15]
  -------------------------------------------------------------------
                         required time                        105.268    
                         arrival time                         -28.350    
  -------------------------------------------------------------------
                         slack                                 76.918    

Slack (MET) :             76.994ns  (required time - arrival time)
  Source:                 PIL0/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.008ns  (logic 9.222ns (40.081%)  route 13.786ns (59.919%))
  Logic Levels:           28  (CARRY4=17 LUT1=2 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 105.139 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X78Y158        FDRE                                         r  PIL0/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDRE (Prop_fdre_C_Q)         0.518     5.969 r  PIL0/i_reg[0]/Q
                         net (fo=14, routed)          0.657     6.625    PIL0/i[0]
    SLICE_X77Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.205 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.205    PIL0/i3_carry_n_5
    SLICE_X77Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    PIL0/i3_carry__0_n_5
    SLICE_X77Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.653 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.861     8.515    PIL0/p_1_in[10]
    SLICE_X79Y160        LUT1 (Prop_lut1_I0_O)        0.303     8.818 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.818    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X79Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.368    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.681 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[3]
                         net (fo=4, routed)           1.169    10.850    PIL0/i4[16]
    SLICE_X78Y157        LUT3 (Prop_lut3_I0_O)        0.330    11.180 r  PIL0/i2_inferred__0__2_carry__2_i_13/O
                         net (fo=9, routed)           1.927    13.107    PIL0/i3[16]
    SLICE_X78Y164        LUT6 (Prop_lut6_I3_O)        0.328    13.435 f  PIL0/i2_inferred__0__2_carry__4_i_9/O
                         net (fo=2, routed)           0.813    14.249    PIL0/i2_inferred__0__2_carry__4_i_9_n_5
    SLICE_X81Y162        LUT5 (Prop_lut5_I0_O)        0.124    14.373 r  PIL0/i2_inferred__0__2_carry__4_i_1/O
                         net (fo=2, routed)           0.580    14.953    PIL0/i2_inferred__0__2_carry__4_i_1_n_5
    SLICE_X80Y162        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.349 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.349    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X80Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.466 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.466    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X80Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.789 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.133    16.921    PIL0/i2_inferred__0__2_carry__6_n_11
    SLICE_X78Y166        LUT3 (Prop_lut3_I0_O)        0.332    17.253 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.816    18.069    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.355    18.424 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.424    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    19.032 r  PIL0/i2_inferred__0__90_carry__1/O[3]
                         net (fo=2, routed)           0.649    19.681    PIL0/i2_inferred__0__90_carry__1_n_9
    SLICE_X79Y167        LUT3 (Prop_lut3_I1_O)        0.307    19.988 r  PIL0/i2_inferred__0__137_carry_i_1/O
                         net (fo=1, routed)           0.000    19.988    PIL0/i2_inferred__0__137_carry_i_1_n_5
    SLICE_X79Y167        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.236 r  PIL0/i2_inferred__0__137_carry/O[3]
                         net (fo=1, routed)           1.118    21.353    PIL0/i2_inferred__0__137_carry_n_9
    SLICE_X78Y163        LUT4 (Prop_lut4_I3_O)        0.306    21.659 r  PIL0/i2_inferred__0__149_carry__4_i_4/O
                         net (fo=1, routed)           0.000    21.659    PIL0/i2_inferred__0__149_carry__4_i_4_n_5
    SLICE_X78Y163        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.237 f  PIL0/i2_inferred__0__149_carry__4/O[2]
                         net (fo=1, routed)           0.899    23.136    PIL0/i2_inferred__0__149_carry__4_n_10
    SLICE_X76Y164        LUT1 (Prop_lut1_I0_O)        0.301    23.437 r  PIL0/i2_inferred__0__208_carry__2_i_1/O
                         net (fo=1, routed)           0.000    23.437    PIL0/i2_inferred__0__208_carry__2_i_1_n_5
    SLICE_X76Y164        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    23.755 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.639    25.395    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X75Y160        LUT3 (Prop_lut3_I1_O)        0.310    25.705 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.705    PIL0/i[8]_i_3_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.106 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.106    PIL0/i_reg[8]_i_2_n_5
    SLICE_X75Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.220 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.220    PIL0/i_reg[12]_i_2_n_5
    SLICE_X75Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.334 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.334    PIL0/i_reg[16]_i_2_n_5
    SLICE_X75Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.448 r  PIL0/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.448    PIL0/i_reg[20]_i_2_n_5
    SLICE_X75Y164        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.605 f  PIL0/i_reg[27]_i_2/CO[1]
                         net (fo=21, routed)          1.525    28.130    PIL0/i_reg[27]_i_2_n_7
    SLICE_X76Y159        LUT2 (Prop_lut2_I1_O)        0.329    28.459 r  PIL0/i[27]_i_1/O
                         net (fo=1, routed)           0.000    28.459    PIL0/i[27]_i_1_n_5
    SLICE_X76Y159        FDRE                                         r  PIL0/i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.717   105.139    PIL0/clk_in_IBUF_BUFG
    SLICE_X76Y159        FDRE                                         r  PIL0/i_reg[27]/C
                         clock pessimism              0.268   105.408    
                         clock uncertainty           -0.035   105.372    
    SLICE_X76Y159        FDRE (Setup_fdre_C_D)        0.081   105.453    PIL0/i_reg[27]
  -------------------------------------------------------------------
                         required time                        105.453    
                         arrival time                         -28.459    
  -------------------------------------------------------------------
                         slack                                 76.994    

Slack (MET) :             77.031ns  (required time - arrival time)
  Source:                 PIL0/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.830ns  (logic 9.257ns (40.548%)  route 13.573ns (59.452%))
  Logic Levels:           28  (CARRY4=17 LUT1=2 LUT3=4 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 105.136 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X78Y158        FDRE                                         r  PIL0/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDRE (Prop_fdre_C_Q)         0.518     5.969 r  PIL0/i_reg[0]/Q
                         net (fo=14, routed)          0.657     6.625    PIL0/i[0]
    SLICE_X77Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.205 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.205    PIL0/i3_carry_n_5
    SLICE_X77Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    PIL0/i3_carry__0_n_5
    SLICE_X77Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.653 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.861     8.515    PIL0/p_1_in[10]
    SLICE_X79Y160        LUT1 (Prop_lut1_I0_O)        0.303     8.818 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.818    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X79Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.368    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.681 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[3]
                         net (fo=4, routed)           1.169    10.850    PIL0/i4[16]
    SLICE_X78Y157        LUT3 (Prop_lut3_I0_O)        0.330    11.180 r  PIL0/i2_inferred__0__2_carry__2_i_13/O
                         net (fo=9, routed)           1.927    13.107    PIL0/i3[16]
    SLICE_X78Y164        LUT6 (Prop_lut6_I3_O)        0.328    13.435 f  PIL0/i2_inferred__0__2_carry__4_i_9/O
                         net (fo=2, routed)           0.813    14.249    PIL0/i2_inferred__0__2_carry__4_i_9_n_5
    SLICE_X81Y162        LUT5 (Prop_lut5_I0_O)        0.124    14.373 r  PIL0/i2_inferred__0__2_carry__4_i_1/O
                         net (fo=2, routed)           0.580    14.953    PIL0/i2_inferred__0__2_carry__4_i_1_n_5
    SLICE_X80Y162        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.349 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.349    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X80Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.466 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.466    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X80Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.789 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.133    16.921    PIL0/i2_inferred__0__2_carry__6_n_11
    SLICE_X78Y166        LUT3 (Prop_lut3_I0_O)        0.332    17.253 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.816    18.069    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.355    18.424 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.424    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    19.032 r  PIL0/i2_inferred__0__90_carry__1/O[3]
                         net (fo=2, routed)           0.649    19.681    PIL0/i2_inferred__0__90_carry__1_n_9
    SLICE_X79Y167        LUT3 (Prop_lut3_I1_O)        0.307    19.988 r  PIL0/i2_inferred__0__137_carry_i_1/O
                         net (fo=1, routed)           0.000    19.988    PIL0/i2_inferred__0__137_carry_i_1_n_5
    SLICE_X79Y167        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.236 r  PIL0/i2_inferred__0__137_carry/O[3]
                         net (fo=1, routed)           1.118    21.353    PIL0/i2_inferred__0__137_carry_n_9
    SLICE_X78Y163        LUT4 (Prop_lut4_I3_O)        0.306    21.659 r  PIL0/i2_inferred__0__149_carry__4_i_4/O
                         net (fo=1, routed)           0.000    21.659    PIL0/i2_inferred__0__149_carry__4_i_4_n_5
    SLICE_X78Y163        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.237 f  PIL0/i2_inferred__0__149_carry__4/O[2]
                         net (fo=1, routed)           0.899    23.136    PIL0/i2_inferred__0__149_carry__4_n_10
    SLICE_X76Y164        LUT1 (Prop_lut1_I0_O)        0.301    23.437 r  PIL0/i2_inferred__0__208_carry__2_i_1/O
                         net (fo=1, routed)           0.000    23.437    PIL0/i2_inferred__0__208_carry__2_i_1_n_5
    SLICE_X76Y164        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    23.755 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.639    25.395    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X75Y160        LUT3 (Prop_lut3_I1_O)        0.310    25.705 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.705    PIL0/i[8]_i_3_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.106 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.106    PIL0/i_reg[8]_i_2_n_5
    SLICE_X75Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.220 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.220    PIL0/i_reg[12]_i_2_n_5
    SLICE_X75Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.334 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.334    PIL0/i_reg[16]_i_2_n_5
    SLICE_X75Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.448 r  PIL0/i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.448    PIL0/i_reg[20]_i_2_n_5
    SLICE_X75Y164        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.670 r  PIL0/i_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.298    26.968    PIL0/i1[21]
    SLICE_X75Y165        LUT5 (Prop_lut5_I0_O)        0.299    27.267 r  PIL0/i[21]_i_1/O
                         net (fo=9, routed)           1.014    28.281    PIL0/i[21]_i_1_n_5
    SLICE_X76Y163        FDRE                                         r  PIL0/i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.714   105.136    PIL0/clk_in_IBUF_BUFG
    SLICE_X76Y163        FDRE                                         r  PIL0/i_reg[21]/C
                         clock pessimism              0.268   105.405    
                         clock uncertainty           -0.035   105.369    
    SLICE_X76Y163        FDRE (Setup_fdre_C_D)       -0.058   105.311    PIL0/i_reg[21]
  -------------------------------------------------------------------
                         required time                        105.311    
                         arrival time                         -28.281    
  -------------------------------------------------------------------
                         slack                                 77.031    

Slack (MET) :             77.078ns  (required time - arrival time)
  Source:                 PIL0/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.867ns  (logic 9.259ns (40.490%)  route 13.608ns (59.510%))
  Logic Levels:           27  (CARRY4=16 LUT1=2 LUT3=4 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 105.134 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X78Y158        FDRE                                         r  PIL0/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDRE (Prop_fdre_C_Q)         0.518     5.969 r  PIL0/i_reg[0]/Q
                         net (fo=14, routed)          0.657     6.625    PIL0/i[0]
    SLICE_X77Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.205 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.205    PIL0/i3_carry_n_5
    SLICE_X77Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    PIL0/i3_carry__0_n_5
    SLICE_X77Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.653 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.861     8.515    PIL0/p_1_in[10]
    SLICE_X79Y160        LUT1 (Prop_lut1_I0_O)        0.303     8.818 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.818    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X79Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.368    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.681 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[3]
                         net (fo=4, routed)           1.169    10.850    PIL0/i4[16]
    SLICE_X78Y157        LUT3 (Prop_lut3_I0_O)        0.330    11.180 r  PIL0/i2_inferred__0__2_carry__2_i_13/O
                         net (fo=9, routed)           1.927    13.107    PIL0/i3[16]
    SLICE_X78Y164        LUT6 (Prop_lut6_I3_O)        0.328    13.435 f  PIL0/i2_inferred__0__2_carry__4_i_9/O
                         net (fo=2, routed)           0.813    14.249    PIL0/i2_inferred__0__2_carry__4_i_9_n_5
    SLICE_X81Y162        LUT5 (Prop_lut5_I0_O)        0.124    14.373 r  PIL0/i2_inferred__0__2_carry__4_i_1/O
                         net (fo=2, routed)           0.580    14.953    PIL0/i2_inferred__0__2_carry__4_i_1_n_5
    SLICE_X80Y162        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.349 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.349    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X80Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.466 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.466    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X80Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.789 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.133    16.921    PIL0/i2_inferred__0__2_carry__6_n_11
    SLICE_X78Y166        LUT3 (Prop_lut3_I0_O)        0.332    17.253 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.816    18.069    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.355    18.424 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.424    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    19.032 r  PIL0/i2_inferred__0__90_carry__1/O[3]
                         net (fo=2, routed)           0.649    19.681    PIL0/i2_inferred__0__90_carry__1_n_9
    SLICE_X79Y167        LUT3 (Prop_lut3_I1_O)        0.307    19.988 r  PIL0/i2_inferred__0__137_carry_i_1/O
                         net (fo=1, routed)           0.000    19.988    PIL0/i2_inferred__0__137_carry_i_1_n_5
    SLICE_X79Y167        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.236 r  PIL0/i2_inferred__0__137_carry/O[3]
                         net (fo=1, routed)           1.118    21.353    PIL0/i2_inferred__0__137_carry_n_9
    SLICE_X78Y163        LUT4 (Prop_lut4_I3_O)        0.306    21.659 r  PIL0/i2_inferred__0__149_carry__4_i_4/O
                         net (fo=1, routed)           0.000    21.659    PIL0/i2_inferred__0__149_carry__4_i_4_n_5
    SLICE_X78Y163        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.237 f  PIL0/i2_inferred__0__149_carry__4/O[2]
                         net (fo=1, routed)           0.899    23.136    PIL0/i2_inferred__0__149_carry__4_n_10
    SLICE_X76Y164        LUT1 (Prop_lut1_I0_O)        0.301    23.437 r  PIL0/i2_inferred__0__208_carry__2_i_1/O
                         net (fo=1, routed)           0.000    23.437    PIL0/i2_inferred__0__208_carry__2_i_1_n_5
    SLICE_X76Y164        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    23.755 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.639    25.395    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X75Y160        LUT3 (Prop_lut3_I1_O)        0.310    25.705 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.705    PIL0/i[8]_i_3_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.106 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.106    PIL0/i_reg[8]_i_2_n_5
    SLICE_X75Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.220 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.220    PIL0/i_reg[12]_i_2_n_5
    SLICE_X75Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.334 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.334    PIL0/i_reg[16]_i_2_n_5
    SLICE_X75Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.668 r  PIL0/i_reg[20]_i_2/O[1]
                         net (fo=7, routed)           1.347    28.015    PIL0/i1[18]
    SLICE_X75Y166        LUT5 (Prop_lut5_I0_O)        0.303    28.318 r  PIL0/i[18]_i_1/O
                         net (fo=1, routed)           0.000    28.318    PIL0/i[18]_i_1_n_5
    SLICE_X75Y166        FDRE                                         r  PIL0/i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.712   105.134    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y166        FDRE                                         r  PIL0/i_reg[18]/C
                         clock pessimism              0.268   105.403    
                         clock uncertainty           -0.035   105.367    
    SLICE_X75Y166        FDRE (Setup_fdre_C_D)        0.029   105.396    PIL0/i_reg[18]
  -------------------------------------------------------------------
                         required time                        105.396    
                         arrival time                         -28.318    
  -------------------------------------------------------------------
                         slack                                 77.078    

Slack (MET) :             77.133ns  (required time - arrival time)
  Source:                 PIL0/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.814ns  (logic 9.241ns (40.506%)  route 13.573ns (59.494%))
  Logic Levels:           27  (CARRY4=16 LUT1=2 LUT3=4 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 105.135 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X78Y158        FDRE                                         r  PIL0/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDRE (Prop_fdre_C_Q)         0.518     5.969 r  PIL0/i_reg[0]/Q
                         net (fo=14, routed)          0.657     6.625    PIL0/i[0]
    SLICE_X77Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.205 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.205    PIL0/i3_carry_n_5
    SLICE_X77Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    PIL0/i3_carry__0_n_5
    SLICE_X77Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.653 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.861     8.515    PIL0/p_1_in[10]
    SLICE_X79Y160        LUT1 (Prop_lut1_I0_O)        0.303     8.818 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.818    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X79Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.368    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.681 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[3]
                         net (fo=4, routed)           1.169    10.850    PIL0/i4[16]
    SLICE_X78Y157        LUT3 (Prop_lut3_I0_O)        0.330    11.180 r  PIL0/i2_inferred__0__2_carry__2_i_13/O
                         net (fo=9, routed)           1.927    13.107    PIL0/i3[16]
    SLICE_X78Y164        LUT6 (Prop_lut6_I3_O)        0.328    13.435 f  PIL0/i2_inferred__0__2_carry__4_i_9/O
                         net (fo=2, routed)           0.813    14.249    PIL0/i2_inferred__0__2_carry__4_i_9_n_5
    SLICE_X81Y162        LUT5 (Prop_lut5_I0_O)        0.124    14.373 r  PIL0/i2_inferred__0__2_carry__4_i_1/O
                         net (fo=2, routed)           0.580    14.953    PIL0/i2_inferred__0__2_carry__4_i_1_n_5
    SLICE_X80Y162        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.349 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.349    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X80Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.466 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.466    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X80Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.789 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.133    16.921    PIL0/i2_inferred__0__2_carry__6_n_11
    SLICE_X78Y166        LUT3 (Prop_lut3_I0_O)        0.332    17.253 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.816    18.069    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.355    18.424 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.424    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    19.032 r  PIL0/i2_inferred__0__90_carry__1/O[3]
                         net (fo=2, routed)           0.649    19.681    PIL0/i2_inferred__0__90_carry__1_n_9
    SLICE_X79Y167        LUT3 (Prop_lut3_I1_O)        0.307    19.988 r  PIL0/i2_inferred__0__137_carry_i_1/O
                         net (fo=1, routed)           0.000    19.988    PIL0/i2_inferred__0__137_carry_i_1_n_5
    SLICE_X79Y167        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.236 r  PIL0/i2_inferred__0__137_carry/O[3]
                         net (fo=1, routed)           1.118    21.353    PIL0/i2_inferred__0__137_carry_n_9
    SLICE_X78Y163        LUT4 (Prop_lut4_I3_O)        0.306    21.659 r  PIL0/i2_inferred__0__149_carry__4_i_4/O
                         net (fo=1, routed)           0.000    21.659    PIL0/i2_inferred__0__149_carry__4_i_4_n_5
    SLICE_X78Y163        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.237 f  PIL0/i2_inferred__0__149_carry__4/O[2]
                         net (fo=1, routed)           0.899    23.136    PIL0/i2_inferred__0__149_carry__4_n_10
    SLICE_X76Y164        LUT1 (Prop_lut1_I0_O)        0.301    23.437 r  PIL0/i2_inferred__0__208_carry__2_i_1/O
                         net (fo=1, routed)           0.000    23.437    PIL0/i2_inferred__0__208_carry__2_i_1_n_5
    SLICE_X76Y164        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    23.755 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.639    25.395    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X75Y160        LUT3 (Prop_lut3_I1_O)        0.310    25.705 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.705    PIL0/i[8]_i_3_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.106 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.106    PIL0/i_reg[8]_i_2_n_5
    SLICE_X75Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.220 r  PIL0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.220    PIL0/i_reg[12]_i_2_n_5
    SLICE_X75Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.334 r  PIL0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.334    PIL0/i_reg[16]_i_2_n_5
    SLICE_X75Y163        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.647 r  PIL0/i_reg[20]_i_2/O[3]
                         net (fo=8, routed)           1.312    27.958    PIL0/i1[20]
    SLICE_X75Y165        LUT5 (Prop_lut5_I0_O)        0.306    28.264 r  PIL0/i[20]_i_1/O
                         net (fo=1, routed)           0.000    28.264    PIL0/i[20]_i_1_n_5
    SLICE_X75Y165        FDRE                                         r  PIL0/i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.713   105.135    PIL0/clk_in_IBUF_BUFG
    SLICE_X75Y165        FDRE                                         r  PIL0/i_reg[20]/C
                         clock pessimism              0.268   105.404    
                         clock uncertainty           -0.035   105.368    
    SLICE_X75Y165        FDRE (Setup_fdre_C_D)        0.029   105.397    PIL0/i_reg[20]
  -------------------------------------------------------------------
                         required time                        105.397    
                         arrival time                         -28.264    
  -------------------------------------------------------------------
                         slack                                 77.133    

Slack (MET) :             77.232ns  (required time - arrival time)
  Source:                 PIL0/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.659ns  (logic 8.935ns (39.432%)  route 13.724ns (60.568%))
  Logic Levels:           25  (CARRY4=14 LUT1=2 LUT3=4 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 105.139 - 100.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.848     5.451    PIL0/clk_in_IBUF_BUFG
    SLICE_X78Y158        FDRE                                         r  PIL0/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDRE (Prop_fdre_C_Q)         0.518     5.969 r  PIL0/i_reg[0]/Q
                         net (fo=14, routed)          0.657     6.625    PIL0/i[0]
    SLICE_X77Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.205 r  PIL0/i3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.205    PIL0/i3_carry_n_5
    SLICE_X77Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  PIL0/i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    PIL0/i3_carry__0_n_5
    SLICE_X77Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.653 f  PIL0/i3_carry__1/O[1]
                         net (fo=8, routed)           0.861     8.515    PIL0/p_1_in[10]
    SLICE_X79Y160        LUT1 (Prop_lut1_I0_O)        0.303     8.818 r  PIL0/i2_inferred__0__149_carry__1_i_12/O
                         net (fo=1, routed)           0.000     8.818    PIL0/i2_inferred__0__149_carry__1_i_12_n_5
    SLICE_X79Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  PIL0/i2_inferred__0__149_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.368    PIL0/i2_inferred__0__149_carry__1_i_9_n_5
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.681 r  PIL0/i2_inferred__0__149_carry__2_i_9/O[3]
                         net (fo=4, routed)           1.169    10.850    PIL0/i4[16]
    SLICE_X78Y157        LUT3 (Prop_lut3_I0_O)        0.330    11.180 r  PIL0/i2_inferred__0__2_carry__2_i_13/O
                         net (fo=9, routed)           1.927    13.107    PIL0/i3[16]
    SLICE_X78Y164        LUT6 (Prop_lut6_I3_O)        0.328    13.435 f  PIL0/i2_inferred__0__2_carry__4_i_9/O
                         net (fo=2, routed)           0.813    14.249    PIL0/i2_inferred__0__2_carry__4_i_9_n_5
    SLICE_X81Y162        LUT5 (Prop_lut5_I0_O)        0.124    14.373 r  PIL0/i2_inferred__0__2_carry__4_i_1/O
                         net (fo=2, routed)           0.580    14.953    PIL0/i2_inferred__0__2_carry__4_i_1_n_5
    SLICE_X80Y162        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.349 r  PIL0/i2_inferred__0__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.349    PIL0/i2_inferred__0__2_carry__4_n_5
    SLICE_X80Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.466 r  PIL0/i2_inferred__0__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.466    PIL0/i2_inferred__0__2_carry__5_n_5
    SLICE_X80Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.789 r  PIL0/i2_inferred__0__2_carry__6/O[1]
                         net (fo=8, routed)           1.133    16.921    PIL0/i2_inferred__0__2_carry__6_n_11
    SLICE_X78Y166        LUT3 (Prop_lut3_I0_O)        0.332    17.253 r  PIL0/i2_inferred__0__90_carry__1_i_4/O
                         net (fo=2, routed)           0.816    18.069    PIL0/i2_inferred__0__90_carry__1_i_4_n_5
    SLICE_X78Y167        LUT4 (Prop_lut4_I0_O)        0.355    18.424 r  PIL0/i2_inferred__0__90_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.424    PIL0/i2_inferred__0__90_carry__1_i_8_n_5
    SLICE_X78Y167        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    19.032 r  PIL0/i2_inferred__0__90_carry__1/O[3]
                         net (fo=2, routed)           0.649    19.681    PIL0/i2_inferred__0__90_carry__1_n_9
    SLICE_X79Y167        LUT3 (Prop_lut3_I1_O)        0.307    19.988 r  PIL0/i2_inferred__0__137_carry_i_1/O
                         net (fo=1, routed)           0.000    19.988    PIL0/i2_inferred__0__137_carry_i_1_n_5
    SLICE_X79Y167        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.236 r  PIL0/i2_inferred__0__137_carry/O[3]
                         net (fo=1, routed)           1.118    21.353    PIL0/i2_inferred__0__137_carry_n_9
    SLICE_X78Y163        LUT4 (Prop_lut4_I3_O)        0.306    21.659 r  PIL0/i2_inferred__0__149_carry__4_i_4/O
                         net (fo=1, routed)           0.000    21.659    PIL0/i2_inferred__0__149_carry__4_i_4_n_5
    SLICE_X78Y163        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.237 f  PIL0/i2_inferred__0__149_carry__4/O[2]
                         net (fo=1, routed)           0.899    23.136    PIL0/i2_inferred__0__149_carry__4_n_10
    SLICE_X76Y164        LUT1 (Prop_lut1_I0_O)        0.301    23.437 r  PIL0/i2_inferred__0__208_carry__2_i_1/O
                         net (fo=1, routed)           0.000    23.437    PIL0/i2_inferred__0__208_carry__2_i_1_n_5
    SLICE_X76Y164        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    23.755 r  PIL0/i2_inferred__0__208_carry__2/CO[2]
                         net (fo=74, routed)          1.639    25.395    PIL0/i2_inferred__0__208_carry__2_n_6
    SLICE_X75Y160        LUT3 (Prop_lut3_I1_O)        0.310    25.705 r  PIL0/i[8]_i_3/O
                         net (fo=1, routed)           0.000    25.705    PIL0/i[8]_i_3_n_5
    SLICE_X75Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.106 r  PIL0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.106    PIL0/i_reg[8]_i_2_n_5
    SLICE_X75Y161        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.345 r  PIL0/i_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.754    27.099    PIL0/i1[11]
    SLICE_X72Y159        LUT5 (Prop_lut5_I0_O)        0.302    27.401 r  PIL0/i[11]_i_1/O
                         net (fo=8, routed)           0.709    28.110    PIL0/i[11]_i_1_n_5
    SLICE_X76Y160        FDRE                                         r  PIL0/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.717   105.139    PIL0/clk_in_IBUF_BUFG
    SLICE_X76Y160        FDRE                                         r  PIL0/i_reg[11]/C
                         clock pessimism              0.268   105.408    
                         clock uncertainty           -0.035   105.372    
    SLICE_X76Y160        FDRE (Setup_fdre_C_D)       -0.031   105.341    PIL0/i_reg[11]
  -------------------------------------------------------------------
                         required time                        105.341    
                         arrival time                         -28.110    
  -------------------------------------------------------------------
                         slack                                 77.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  seg7x16_0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16_0/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.773    seg7x16_0/cnt_reg_n_5_[11]
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  seg7x16_0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    seg7x16_0/cnt_reg[8]_i_1_n_9
    SLICE_X1Y53          FDCE                                         r  seg7x16_0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  seg7x16_0/cnt_reg[11]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y53          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.605     1.524    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  seg7x16_0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7x16_0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    seg7x16_0/cnt_reg_n_5_[3]
    SLICE_X1Y51          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  seg7x16_0/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    seg7x16_0/cnt_reg[0]_i_1_n_9
    SLICE_X1Y51          FDCE                                         r  seg7x16_0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  seg7x16_0/cnt_reg[3]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y51          FDCE (Hold_fdce_C_D)         0.105     1.629    seg7x16_0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.605     1.524    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  seg7x16_0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7x16_0/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    seg7x16_0/cnt_reg_n_5_[7]
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  seg7x16_0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    seg7x16_0/cnt_reg[4]_i_1_n_9
    SLICE_X1Y52          FDCE                                         r  seg7x16_0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  seg7x16_0/cnt_reg[7]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y52          FDCE (Hold_fdce_C_D)         0.105     1.629    seg7x16_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y54          FDCE                                         r  seg7x16_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16_0/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.770    seg7x16_0/cnt_reg_n_5_[12]
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  seg7x16_0/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    seg7x16_0/cnt_reg[12]_i_1_n_12
    SLICE_X1Y54          FDCE                                         r  seg7x16_0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y54          FDCE                                         r  seg7x16_0/cnt_reg[12]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y54          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16_0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.605     1.524    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  seg7x16_0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7x16_0/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.771    seg7x16_0/cnt_reg_n_5_[4]
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  seg7x16_0/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    seg7x16_0/cnt_reg[4]_i_1_n_12
    SLICE_X1Y52          FDCE                                         r  seg7x16_0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  seg7x16_0/cnt_reg[4]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y52          FDCE (Hold_fdce_C_D)         0.105     1.629    seg7x16_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  seg7x16_0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16_0/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.770    seg7x16_0/cnt_reg_n_5_[8]
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  seg7x16_0/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    seg7x16_0/cnt_reg[8]_i_1_n_12
    SLICE_X1Y53          FDCE                                         r  seg7x16_0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  seg7x16_0/cnt_reg[8]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y53          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16_0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.604     1.523    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  seg7x16_0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16_0/cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     1.774    seg7x16_0/cnt_reg_n_5_[10]
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  seg7x16_0/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    seg7x16_0/cnt_reg[8]_i_1_n_10
    SLICE_X1Y53          FDCE                                         r  seg7x16_0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.877     2.042    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  seg7x16_0/cnt_reg[10]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y53          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.605     1.524    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  seg7x16_0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7x16_0/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     1.775    seg7x16_0/cnt_reg_n_5_[2]
    SLICE_X1Y51          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  seg7x16_0/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    seg7x16_0/cnt_reg[0]_i_1_n_10
    SLICE_X1Y51          FDCE                                         r  seg7x16_0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  seg7x16_0/cnt_reg[2]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y51          FDCE (Hold_fdce_C_D)         0.105     1.629    seg7x16_0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7x16_0/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.605     1.524    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  seg7x16_0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  seg7x16_0/cnt_reg[6]/Q
                         net (fo=1, routed)           0.109     1.775    seg7x16_0/cnt_reg_n_5_[6]
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  seg7x16_0/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    seg7x16_0/cnt_reg[4]_i_1_n_10
    SLICE_X1Y52          FDCE                                         r  seg7x16_0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.878     2.043    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  seg7x16_0/cnt_reg[6]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y52          FDCE (Hold_fdce_C_D)         0.105     1.629    seg7x16_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 PIL0/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PIL0/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.659     1.579    PIL0/clk_in_IBUF_BUFG
    SLICE_X73Y166        FDRE                                         r  PIL0/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y166        FDRE (Prop_fdre_C_Q)         0.141     1.720 r  PIL0/clk_reg/Q
                         net (fo=2, routed)           0.170     1.890    PIL0/clk
    SLICE_X73Y166        LUT5 (Prop_lut5_I0_O)        0.045     1.935 r  PIL0/clk_i_1/O
                         net (fo=1, routed)           0.000     1.935    PIL0/clk_i_1_n_5
    SLICE_X73Y166        FDRE                                         r  PIL0/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.933     2.098    PIL0/clk_in_IBUF_BUFG
    SLICE_X73Y166        FDRE                                         r  PIL0/clk_reg/C
                         clock pessimism             -0.519     1.579    
    SLICE_X73Y166        FDRE (Hold_fdre_C_D)         0.091     1.670    PIL0/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X73Y166   PIL0/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X78Y158   PIL0/i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y159   PIL0/i_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y160   PIL0/i_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X72Y160   PIL0/i_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X77Y161   PIL0/i_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X72Y160   PIL0/i_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X75Y161   PIL0/i_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y160   PIL0/i_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y160   PIL0/i_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y160   PIL0/i_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y162   PIL0/i_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y162   PIL0/i_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y20    seg7x16_0/i_data_store_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y20    seg7x16_0/i_data_store_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y20    seg7x16_0/i_data_store_reg[6]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X63Y24    seg7x16_0/o_seg_r_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X63Y25    seg7x16_0/o_seg_r_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X73Y166   PIL0/clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X78Y158   PIL0/i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y161   PIL0/i_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X75Y161   PIL0/i_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y158   PIL0/i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y163   PIL0/i_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y158   PIL0/i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y158   PIL0/i_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y51     seg7x16_0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y51     seg7x16_0/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y51     seg7x16_0/cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       85.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.737ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/o_seg_r_reg[6]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.950ns  (logic 1.477ns (8.226%)  route 16.473ns (91.774%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 105.081 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2628, routed)       16.473    18.950    seg7x16_0/rst_IBUF
    SLICE_X63Y25         FDPE                                         f  seg7x16_0/o_seg_r_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.659   105.081    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X63Y25         FDPE                                         r  seg7x16_0/o_seg_r_reg[6]/C
                         clock pessimism              0.000   105.081    
                         clock uncertainty           -0.035   105.046    
    SLICE_X63Y25         FDPE (Recov_fdpe_C_PRE)     -0.359   104.687    seg7x16_0/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        104.687    
                         arrival time                         -18.950    
  -------------------------------------------------------------------
                         slack                                 85.737    

Slack (MET) :             85.842ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.800ns  (logic 1.477ns (8.296%)  route 16.323ns (91.704%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 105.082 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2628, routed)       16.323    18.800    seg7x16_0/rst_IBUF
    SLICE_X65Y25         FDCE                                         f  seg7x16_0/i_data_store_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.660   105.082    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  seg7x16_0/i_data_store_reg[12]/C
                         clock pessimism              0.000   105.082    
                         clock uncertainty           -0.035   105.047    
    SLICE_X65Y25         FDCE (Recov_fdce_C_CLR)     -0.405   104.642    seg7x16_0/i_data_store_reg[12]
  -------------------------------------------------------------------
                         required time                        104.642    
                         arrival time                         -18.800    
  -------------------------------------------------------------------
                         slack                                 85.842    

Slack (MET) :             85.842ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[13]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.800ns  (logic 1.477ns (8.296%)  route 16.323ns (91.704%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 105.082 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2628, routed)       16.323    18.800    seg7x16_0/rst_IBUF
    SLICE_X65Y25         FDCE                                         f  seg7x16_0/i_data_store_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.660   105.082    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  seg7x16_0/i_data_store_reg[13]/C
                         clock pessimism              0.000   105.082    
                         clock uncertainty           -0.035   105.047    
    SLICE_X65Y25         FDCE (Recov_fdce_C_CLR)     -0.405   104.642    seg7x16_0/i_data_store_reg[13]
  -------------------------------------------------------------------
                         required time                        104.642    
                         arrival time                         -18.800    
  -------------------------------------------------------------------
                         slack                                 85.842    

Slack (MET) :             85.842ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.800ns  (logic 1.477ns (8.296%)  route 16.323ns (91.704%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 105.082 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2628, routed)       16.323    18.800    seg7x16_0/rst_IBUF
    SLICE_X65Y25         FDCE                                         f  seg7x16_0/i_data_store_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.660   105.082    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  seg7x16_0/i_data_store_reg[14]/C
                         clock pessimism              0.000   105.082    
                         clock uncertainty           -0.035   105.047    
    SLICE_X65Y25         FDCE (Recov_fdce_C_CLR)     -0.405   104.642    seg7x16_0/i_data_store_reg[14]
  -------------------------------------------------------------------
                         required time                        104.642    
                         arrival time                         -18.800    
  -------------------------------------------------------------------
                         slack                                 85.842    

Slack (MET) :             85.842ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[15]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.800ns  (logic 1.477ns (8.296%)  route 16.323ns (91.704%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 105.082 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2628, routed)       16.323    18.800    seg7x16_0/rst_IBUF
    SLICE_X65Y25         FDCE                                         f  seg7x16_0/i_data_store_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.660   105.082    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  seg7x16_0/i_data_store_reg[15]/C
                         clock pessimism              0.000   105.082    
                         clock uncertainty           -0.035   105.047    
    SLICE_X65Y25         FDCE (Recov_fdce_C_CLR)     -0.405   104.642    seg7x16_0/i_data_store_reg[15]
  -------------------------------------------------------------------
                         required time                        104.642    
                         arrival time                         -18.800    
  -------------------------------------------------------------------
                         slack                                 85.842    

Slack (MET) :             85.889ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/o_seg_r_reg[4]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.800ns  (logic 1.477ns (8.295%)  route 16.324ns (91.705%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 105.083 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2628, routed)       16.324    18.800    seg7x16_0/rst_IBUF
    SLICE_X63Y26         FDPE                                         f  seg7x16_0/o_seg_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.661   105.083    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X63Y26         FDPE                                         r  seg7x16_0/o_seg_r_reg[4]/C
                         clock pessimism              0.000   105.083    
                         clock uncertainty           -0.035   105.048    
    SLICE_X63Y26         FDPE (Recov_fdpe_C_PRE)     -0.359   104.689    seg7x16_0/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        104.689    
                         arrival time                         -18.800    
  -------------------------------------------------------------------
                         slack                                 85.889    

Slack (MET) :             87.822ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/o_seg_r_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.865ns  (logic 1.477ns (9.307%)  route 14.388ns (90.693%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 105.081 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2628, routed)       14.388    16.865    seg7x16_0/rst_IBUF
    SLICE_X63Y24         FDPE                                         f  seg7x16_0/o_seg_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.659   105.081    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X63Y24         FDPE                                         r  seg7x16_0/o_seg_r_reg[0]/C
                         clock pessimism              0.000   105.081    
                         clock uncertainty           -0.035   105.046    
    SLICE_X63Y24         FDPE (Recov_fdpe_C_PRE)     -0.359   104.687    seg7x16_0/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        104.687    
                         arrival time                         -16.865    
  -------------------------------------------------------------------
                         slack                                 87.822    

Slack (MET) :             88.019ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[16]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.623ns  (logic 1.477ns (9.451%)  route 14.146ns (90.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 105.082 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2628, routed)       14.146    16.623    seg7x16_0/rst_IBUF
    SLICE_X61Y22         FDCE                                         f  seg7x16_0/i_data_store_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.660   105.082    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  seg7x16_0/i_data_store_reg[16]/C
                         clock pessimism              0.000   105.082    
                         clock uncertainty           -0.035   105.047    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.405   104.642    seg7x16_0/i_data_store_reg[16]
  -------------------------------------------------------------------
                         required time                        104.642    
                         arrival time                         -16.623    
  -------------------------------------------------------------------
                         slack                                 88.019    

Slack (MET) :             88.019ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.623ns  (logic 1.477ns (9.451%)  route 14.146ns (90.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 105.082 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2628, routed)       14.146    16.623    seg7x16_0/rst_IBUF
    SLICE_X61Y22         FDCE                                         f  seg7x16_0/i_data_store_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.660   105.082    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  seg7x16_0/i_data_store_reg[17]/C
                         clock pessimism              0.000   105.082    
                         clock uncertainty           -0.035   105.047    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.405   104.642    seg7x16_0/i_data_store_reg[17]
  -------------------------------------------------------------------
                         required time                        104.642    
                         arrival time                         -16.623    
  -------------------------------------------------------------------
                         slack                                 88.019    

Slack (MET) :             88.019ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/i_data_store_reg[18]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.623ns  (logic 1.477ns (9.451%)  route 14.146ns (90.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 105.082 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  rst_IBUF_inst/O
                         net (fo=2628, routed)       14.146    16.623    seg7x16_0/rst_IBUF
    SLICE_X61Y22         FDCE                                         f  seg7x16_0/i_data_store_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.660   105.082    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  seg7x16_0/i_data_store_reg[18]/C
                         clock pessimism              0.000   105.082    
                         clock uncertainty           -0.035   105.047    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.405   104.642    seg7x16_0/i_data_store_reg[18]
  -------------------------------------------------------------------
                         required time                        104.642    
                         arrival time                         -16.623    
  -------------------------------------------------------------------
                         slack                                 88.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 1.406ns (26.428%)  route 3.914ns (73.572%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2628, routed)        3.914     6.320    seg7x16_0/rst_IBUF
    SLICE_X1Y52          FDCE                                         f  seg7x16_0/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.726     5.329    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  seg7x16_0/cnt_reg[4]/C
                         clock pessimism              0.000     5.329    
    SLICE_X1Y52          FDCE (Remov_fdce_C_CLR)     -0.208     5.121    seg7x16_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.121    
                         arrival time                           6.320    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 1.406ns (26.428%)  route 3.914ns (73.572%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2628, routed)        3.914     6.320    seg7x16_0/rst_IBUF
    SLICE_X1Y52          FDCE                                         f  seg7x16_0/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.726     5.329    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  seg7x16_0/cnt_reg[5]/C
                         clock pessimism              0.000     5.329    
    SLICE_X1Y52          FDCE (Remov_fdce_C_CLR)     -0.208     5.121    seg7x16_0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.121    
                         arrival time                           6.320    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 1.406ns (26.428%)  route 3.914ns (73.572%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2628, routed)        3.914     6.320    seg7x16_0/rst_IBUF
    SLICE_X1Y52          FDCE                                         f  seg7x16_0/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.726     5.329    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  seg7x16_0/cnt_reg[6]/C
                         clock pessimism              0.000     5.329    
    SLICE_X1Y52          FDCE (Remov_fdce_C_CLR)     -0.208     5.121    seg7x16_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.121    
                         arrival time                           6.320    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 1.406ns (26.428%)  route 3.914ns (73.572%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2628, routed)        3.914     6.320    seg7x16_0/rst_IBUF
    SLICE_X1Y52          FDCE                                         f  seg7x16_0/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.726     5.329    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  seg7x16_0/cnt_reg[7]/C
                         clock pessimism              0.000     5.329    
    SLICE_X1Y52          FDCE (Remov_fdce_C_CLR)     -0.208     5.121    seg7x16_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.121    
                         arrival time                           6.320    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.406ns (25.829%)  route 4.038ns (74.171%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2628, routed)        4.038     6.444    seg7x16_0/rst_IBUF
    SLICE_X1Y51          FDCE                                         f  seg7x16_0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.726     5.329    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  seg7x16_0/cnt_reg[0]/C
                         clock pessimism              0.000     5.329    
    SLICE_X1Y51          FDCE (Remov_fdce_C_CLR)     -0.208     5.121    seg7x16_0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.121    
                         arrival time                           6.444    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.406ns (25.829%)  route 4.038ns (74.171%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2628, routed)        4.038     6.444    seg7x16_0/rst_IBUF
    SLICE_X1Y51          FDCE                                         f  seg7x16_0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.726     5.329    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  seg7x16_0/cnt_reg[1]/C
                         clock pessimism              0.000     5.329    
    SLICE_X1Y51          FDCE (Remov_fdce_C_CLR)     -0.208     5.121    seg7x16_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.121    
                         arrival time                           6.444    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.406ns (25.829%)  route 4.038ns (74.171%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2628, routed)        4.038     6.444    seg7x16_0/rst_IBUF
    SLICE_X1Y51          FDCE                                         f  seg7x16_0/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.726     5.329    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  seg7x16_0/cnt_reg[2]/C
                         clock pessimism              0.000     5.329    
    SLICE_X1Y51          FDCE (Remov_fdce_C_CLR)     -0.208     5.121    seg7x16_0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.121    
                         arrival time                           6.444    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.406ns (25.829%)  route 4.038ns (74.171%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2628, routed)        4.038     6.444    seg7x16_0/rst_IBUF
    SLICE_X1Y51          FDCE                                         f  seg7x16_0/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.726     5.329    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  seg7x16_0/cnt_reg[3]/C
                         clock pessimism              0.000     5.329    
    SLICE_X1Y51          FDCE (Remov_fdce_C_CLR)     -0.208     5.121    seg7x16_0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.121    
                         arrival time                           6.444    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 1.406ns (25.820%)  route 4.040ns (74.180%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2628, routed)        4.040     6.446    seg7x16_0/rst_IBUF
    SLICE_X1Y53          FDCE                                         f  seg7x16_0/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.725     5.328    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  seg7x16_0/cnt_reg[10]/C
                         clock pessimism              0.000     5.328    
    SLICE_X1Y53          FDCE (Remov_fdce_C_CLR)     -0.208     5.120    seg7x16_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.120    
                         arrival time                           6.446    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16_0/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 1.406ns (25.820%)  route 4.040ns (74.180%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.406     2.406 f  rst_IBUF_inst/O
                         net (fo=2628, routed)        4.040     6.446    seg7x16_0/rst_IBUF
    SLICE_X1Y53          FDCE                                         f  seg7x16_0/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.725     5.328    seg7x16_0/clk_in_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  seg7x16_0/cnt_reg[11]/C
                         clock pessimism              0.000     5.328    
    SLICE_X1Y53          FDCE (Remov_fdce_C_CLR)     -0.208     5.120    seg7x16_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.120    
                         arrival time                           6.446    
  -------------------------------------------------------------------
                         slack                                  1.326    





