-- $Id: $
-- File name:   controller_decoder.vhd
-- Created:     11/19/2012
-- Author:      Bryan Dallas
-- Lab Section: 337-01
-- Version:     1.0  Initial Design Entry
-- Description: Switches between using the bus controller addresses and the master controller addresses.


LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;

entity controller_decoder is
    port (
        clk : in std_logic;
        rst : in std_logic;
        SRAM_control : in std_logic;
        master_addr : in std_logic_vector(0 to 8);
        cont1_addr : in std_logic_vector(0 to 8);
        cont2_addr : in std_logic_vector(0 to 8);
        cont3_addr : in std_logic_vector(0 to 8);
        cont4_addr : in std_logic_vector(0 to 8);
        SRAM1_addr : out std_logic_vector(0 to 8);
        SRAM2_addr : out std_logic_vector(0 to 8);
        SRAM3_addr : out std_logic_vector(0 to 8);
        SRAM4_addr : out std_logic_vector(0 to 8)
    );
end entity;

architecture address_decoder of controller_decoder is
begin
    SRAM1_addr <= master_addr when (SRAM_control = '0') else cont1_addr;
    SRAM2_addr <= master_addr when (SRAM_control = '0') else cont2_addr;
    SRAM3_addr <= master_addr when (SRAM_control = '0') else cont3_addr;
    SRAM4_addr <= master_addr when (SRAM_control = '0') else cont4_addr;
end architecture;

