$date
	Wed Jan 29 09:02:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module exu_flush_swc_wrapper $end
$var wire 4 ! cycle_cnt [3:0] $end
$var wire 2 " flush [1:0] $end
$var wire 1 # hclk $end
$var wire 1 $ hrstn $end
$var wire 1 % flush_stall $end
$scope module dut $end
$var wire 4 & cycle_cnt [3:0] $end
$var wire 2 ' flush [1:0] $end
$var wire 1 # hclk $end
$var wire 1 $ hrstn $end
$var parameter 32 ( FLUSH_CYCLE_1 $end
$var parameter 32 ) FLUSH_CYCLE_2 $end
$var parameter 32 * FLUSH_DISABLE $end
$var parameter 32 + IDLE $end
$var parameter 32 , STATE_1 $end
$var parameter 32 - STATE_2 $end
$var reg 1 % flush_stall $end
$var reg 2 . nextstate [1:0] $end
$var reg 2 / state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 -
b1 ,
b0 +
b0 *
b10 )
b1 (
$end
#0
$dumpvars
b0 /
b0 .
b1 '
bz &
0%
0$
1#
b1 "
bz !
$end
#5000
0#
#10001
1#
b0 "
b0 '
#15001
0#
#20001
1#
b1 "
b1 '
b1 !
b1 &
#25001
0#
#30001
1#
b0 "
b0 '
b1 !
b1 &
#35001
0#
#40001
1#
b1 !
b1 &
#45001
0#
#50001
1#
b10 "
b10 '
b1 !
b1 &
#55001
0#
#60001
1#
b1 "
b1 '
b1 !
b1 &
#65001
0#
#70001
1#
b0 "
b0 '
b1 !
b1 &
#75001
0#
#80001
1#
b10 "
b10 '
b1 !
b1 &
#85001
0#
#90001
1#
b0 "
b0 '
b1 !
b1 &
#95001
0#
#100001
1#
b1 "
b1 '
b1 !
b1 &
#105001
0#
#110001
1#
b1 !
b1 &
#115001
0#
#120001
1#
b0 "
b0 '
b1 !
b1 &
#125001
0#
#130001
1#
b1 "
b1 '
b1 !
b1 &
#135001
0#
#140001
1#
b10 "
b10 '
b1 !
b1 &
#145001
0#
#150001
1#
b0 "
b0 '
b1 !
b1 &
#155001
0#
#160001
1#
b10 "
b10 '
b1 !
b1 &
#165001
0#
#170001
1#
b0 "
b0 '
b1 !
b1 &
#175001
0#
#180001
1#
b1 "
b1 '
b1 !
b1 &
#185001
0#
#190001
1#
b0 "
b0 '
b1 !
b1 &
#195001
0#
#200001
1#
b1 "
b1 '
b1 !
b1 &
#205001
0#
#210002
