INFO-FLOW: Workspace /home/centos/workspace/project_kernels/Emulation-HW/build/mean_shift_accel/mean_shift_accel/mean_shift_accel/solution opened at Fri Jan 28 13:48:01 UTC 2022
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute     set_part xcvu9p-flgb2104-2-i 
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-2-i 
Execute       create_platform xcvu9p-flgb2104-2-i -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-2-i'
Command       create_platform done; 0.73 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.86 sec.
Execute     create_clock -period 250.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 250.000000MHz -name default 
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_debug -enable 
INFO: [HLS 200-1510] Running: config_debug -enable 
Execute     config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
Execute     config_rtl -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format ip_catalog -ipname mean_shift_accel 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname mean_shift_accel 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 108.754 MB.
INFO: [HLS 200-10] Analyzing design file '/home/centos/workspace/project_kernels/src/xf_mean_shift_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/centos/workspace/project_kernels/src/xf_mean_shift_accel.cpp as C++
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang /home/centos/workspace/project_kernels/src/xf_mean_shift_accel.cpp -foptimization-record-file=/home/centos/workspace/project_kernels/Emulation-HW/build/mean_shift_accel/mean_shift_accel/mean_shift_accel/solution/.autopilot/db/clang.xf_mean_shift_accel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -g -D__SDA_MEM_MAP__ -I/home/centos/workspace/project_kernels/src -I/home/centos/workspace/project_kernels/libs/xf_opencv/L1/include -I/home/centos/workspace/project_kernels/src/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/centos/workspace/project_kernels/Emulation-HW/build/mean_shift_accel/mean_shift_accel/mean_shift_accel/solution/.autopilot/db/xf_mean_shift_accel.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/centos/workspace/project_kernels/Emulation-HW/build/mean_shift_accel/mean_shift_accel/mean_shift_accel/solution/.autopilot/db/clang.xf_mean_shift_accel.cpp.out.log 2> /home/centos/workspace/project_kernels/Emulation-HW/build/mean_shift_accel/mean_shift_accel/mean_shift_accel/solution/.autopilot/db/clang.xf_mean_shift_accel.cpp.err.log 
Command         ap_eval done; 0.17 sec.
WARNING: [HLS 207-910] 'INPUT_PTR_WIDTH' macro redefined: /home/centos/workspace/project_kernels/src/../../project/src/../../project/src/build/xf_mean_shift_config_params.h:17:9
INFO: [HLS 207-71] previous definition is here: /home/centos/workspace/project_kernels/src/../../project/src/xf_cvt_color_config.h:33:9
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top mean_shift_accel -name=mean_shift_accel 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/centos/workspace/project_kernels/Emulation-HW/build/mean_shift_accel/mean_shift_accel/mean_shift_accel/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/centos/workspace/project_kernels/Emulation-HW/build/mean_shift_accel/mean_shift_accel/mean_shift_accel/solution/.autopilot/db/xf_mean_shift_accel.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/centos/workspace/project_kernels/Emulation-HW/build/mean_shift_accel/mean_shift_accel/mean_shift_accel/solution/.autopilot/db/clang.out.log 2> /home/centos/workspace/project_kernels/Emulation-HW/build/mean_shift_accel/mean_shift_accel/mean_shift_accel/solution/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 1.45 sec.
ERROR: [HLS 207-3771] use of undeclared identifier 'inMat': /home/centos/workspace/project_kernels/src/xf_mean_shift_accel.cpp:51:55
ERROR: [HLS 207-3771] use of undeclared identifier 'outMat': /home/centos/workspace/project_kernels/src/xf_mean_shift_accel.cpp:52:55
ERROR: [HLS 207-3771] use of undeclared identifier 'inMat': /home/centos/workspace/project_kernels/src/xf_mean_shift_accel.cpp:54:50
ERROR: [HLS 207-3771] use of undeclared identifier 'outMat': /home/centos/workspace/project_kernels/src/xf_mean_shift_accel.cpp:54:57
ERROR: [HLS 207-3771] use of undeclared identifier 'outMat': /home/centos/workspace/project_kernels/src/xf_mean_shift_accel.cpp:56:33
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: /home/centos/workspace/project_kernels/src/xf_mean_shift_accel.cpp:48:9
INFO-FLOW: Error in clang_39_open_source : 
Command       elaborate done; error code: 2; 1.68 sec.
Command     csynth_design done; error code: 2; 1.69 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.17 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.69 seconds; current allocated memory: 109.858 MB.
Command   ap_source done; error code: 1; 2.58 sec.
Execute   cleanup_all 
