# LSI_Design  
**DEADLINE:**  
1. Done checklist + file word (specification) : **[6:00 PM 08/03/2022]-[DONE]**
2. Done RTL using Verilog HDL + Testbench     : **[23:59 PM 20/03/2022]**
- **HO HUU TRONG**
  - Block A  
  - FSM + Explaination (In .doc file)  
  - Description of your own module (In .doc file)  
- **NGUYEN THANH CHUONG**
  - Block B
  - FSM + Explaination (In .doc file)  
  - Description of your own module (In .doc file)  
- **NGUYEN THANH SANG**
  - Block C
  - FSM + Explaination (In .doc file)  
   - Description of your own module (In .doc file) 
- **LE HOANG MINH TU**
  - Block D
  - Block D + E
  - Block Diagram + Explaination (In .doc file)  
  - Description of your own module (In .doc file) 
- **NGUYEN TRONG NHAN**
  - Block E
  - Block D + E
  - Block Diagram + Explaination (In .doc file)  
  - Description of your own module (In .doc file) 
