{
    "graphjs": {
        "version": "1.0",
        "keys": [
            {
                "abrv": "VH",
                "name": "vert_hid",
                "type": "int",
                "for": "node"
            },
            {
                "abrv": "VM",
                "name": "vert_name",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "VT",
                "name": "vert_type",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "BA",
                "name": "base_addr",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "HA",
                "name": "high_addr",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "BP",
                "name": "base_param",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "HP",
                "name": "high_param",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "MA",
                "name": "master_addrspace",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "MX",
                "name": "master_instance",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "MI",
                "name": "master_interface",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "MS",
                "name": "master_segment",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "MV",
                "name": "master_vlnv",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "SX",
                "name": "slave_instance",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "SI",
                "name": "slave_interface",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "MM",
                "name": "slave_memmap",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "SS",
                "name": "slave_segment",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "SV",
                "name": "slave_vlnv",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "TM",
                "name": "memory_type",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "TU",
                "name": "usage_type",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "LT",
                "name": "lock_type",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "BT",
                "name": "boot_type",
                "type": "string",
                "for": "node"
            },
            {
                "abrv": "EH",
                "name": "edge_hid",
                "type": "int",
                "for": "edge"
            }
        ],
        "vertice_type_order": [
            {
                "abrv": "BC",
                "desc": "Block Container"
            },
            {
                "abrv": "PR",
                "desc": "Parital Reference"
            },
            {
                "abrv": "VR",
                "desc": "Variant"
            },
            {
                "abrv": "PM",
                "desc": "Variant Permutations"
            },
            {
                "abrv": "CX",
                "desc": "Boundary Connection"
            },
            {
                "abrv": "AC",
                "desc": "Assignment Coordinate"
            },
            {
                "abrv": "ACE",
                "desc": "Excluded Assign Coordinate"
            },
            {
                "abrv": "APX",
                "desc": "Boundary Aperture"
            },
            {
                "abrv": "CIP",
                "desc": "High level Processing System"
            }
        ],
        "vertices": {
            "V0": {
                "VM": "mrmac_0_exdes_support",
                "VT": "BC"
            },
            "V1": {
                "VH": "2",
                "VM": "mrmac_0_exdes_support",
                "VT": "VR"
            },
            "V2": {
                "VH": "2",
                "VT": "PM",
                "TU": "active"
            },
            "V3": {
                "VT": "AC",
                "BA": "0x00000000000",
                "HA": "0x0000000FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_R5_0_ATCM_0_psv_r5_0_atcm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_0_atcm",
                "SI": "psv_r5_0_atcm",
                "SS": "psv_r5_0_atcm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V4": {
                "VT": "AC",
                "BA": "0x00000000000",
                "HA": "0x0000000FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_R5_1_ATCM_0_psv_r5_1_atcm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm",
                "SI": "psv_r5_1_atcm",
                "SS": "psv_r5_1_atcm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V5": {
                "VT": "AC",
                "BA": "0x00000000000",
                "HA": "0x0000003FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_R5__TCM_0_psv_r5_tcm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_0",
                "SI": "psv_r5_tcm_ram_0",
                "SS": "psv_r5_tcm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V6": {
                "VT": "AC",
                "BA": "0x00000000000",
                "HA": "0x0000003FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_R5__TCM_0_psv_r5_tcm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_0",
                "SI": "psv_r5_tcm_ram_0",
                "SS": "psv_r5_tcm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V7": {
                "VT": "AC",
                "BA": "0x00000000",
                "HA": "0x7FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_MM2S",
                "MX": "/MCDMA_0/axi_mcdma_0",
                "MI": "M_AXI_MM2S",
                "MS": "SEG_axi_noc_0_C1_DDR_LOW0x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S09_AXI",
                "SS": "C1_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V8": {
                "VT": "AC",
                "BA": "0x00000000",
                "HA": "0x7FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_S2MM",
                "MX": "/MCDMA_0/axi_mcdma_0",
                "MI": "M_AXI_S2MM",
                "MS": "SEG_axi_noc_0_C1_DDR_LOW0x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S10_AXI",
                "SS": "C1_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V9": {
                "VT": "AC",
                "BA": "0x00000000",
                "HA": "0x7FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_SG",
                "MX": "/MCDMA_0/axi_mcdma_0",
                "MI": "M_AXI_SG",
                "MS": "SEG_axi_noc_0_C1_DDR_LOW0x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S08_AXI",
                "SS": "C1_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V10": {
                "VT": "AC",
                "BA": "0x00000000",
                "HA": "0x7FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_MM2S",
                "MX": "/MCDMA_1/axi_mcdma_0",
                "MI": "M_AXI_MM2S",
                "MS": "SEG_axi_noc_0_C1_DDR_LOW0x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S12_AXI",
                "SS": "C1_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V11": {
                "VT": "AC",
                "BA": "0x00000000",
                "HA": "0x7FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_S2MM",
                "MX": "/MCDMA_1/axi_mcdma_0",
                "MI": "M_AXI_S2MM",
                "MS": "SEG_axi_noc_0_C1_DDR_LOW0x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S13_AXI",
                "SS": "C1_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V12": {
                "VT": "AC",
                "BA": "0x00000000",
                "HA": "0x7FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_SG",
                "MX": "/MCDMA_1/axi_mcdma_0",
                "MI": "M_AXI_SG",
                "MS": "SEG_axi_noc_0_C1_DDR_LOW0x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S11_AXI",
                "SS": "C1_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V13": {
                "VT": "AC",
                "BA": "0x00000000",
                "HA": "0x7FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_MM2S",
                "MX": "/MCDMA_2/axi_mcdma_0",
                "MI": "M_AXI_MM2S",
                "MS": "SEG_axi_noc_0_C2_DDR_LOW0x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S15_AXI",
                "SS": "C2_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V14": {
                "VT": "AC",
                "BA": "0x00000000",
                "HA": "0x7FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_S2MM",
                "MX": "/MCDMA_2/axi_mcdma_0",
                "MI": "M_AXI_S2MM",
                "MS": "SEG_axi_noc_0_C2_DDR_LOW0x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S16_AXI",
                "SS": "C2_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V15": {
                "VT": "AC",
                "BA": "0x00000000",
                "HA": "0x7FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_SG",
                "MX": "/MCDMA_2/axi_mcdma_0",
                "MI": "M_AXI_SG",
                "MS": "SEG_axi_noc_0_C2_DDR_LOW0x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S14_AXI",
                "SS": "C2_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V16": {
                "VT": "AC",
                "BA": "0x00000000",
                "HA": "0x7FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_MM2S",
                "MX": "/MCDMA_3/axi_mcdma_0",
                "MI": "M_AXI_MM2S",
                "MS": "SEG_axi_noc_0_C2_DDR_LOW0x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S18_AXI",
                "SS": "C2_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V17": {
                "VT": "AC",
                "BA": "0x00000000",
                "HA": "0x7FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_S2MM",
                "MX": "/MCDMA_3/axi_mcdma_0",
                "MI": "M_AXI_S2MM",
                "MS": "SEG_axi_noc_0_C2_DDR_LOW0x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S19_AXI",
                "SS": "C2_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V18": {
                "VT": "AC",
                "BA": "0x00000000",
                "HA": "0x7FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_SG",
                "MX": "/MCDMA_3/axi_mcdma_0",
                "MI": "M_AXI_SG",
                "MS": "SEG_axi_noc_0_C2_DDR_LOW0x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S17_AXI",
                "SS": "C2_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V19": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V20": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V21": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "FPD_CCI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S01_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V22": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "FPD_CCI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S02_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V23": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "FPD_CCI_NOC_2",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S03_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V24": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "FPD_CCI_NOC_3",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S04_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V25": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "LPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S07_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V26": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V27": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V28": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V29": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "FPD_CCI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S01_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V30": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "FPD_CCI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S02_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V31": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "FPD_CCI_NOC_2",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S03_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V32": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "FPD_CCI_NOC_3",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S04_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V33": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V34": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V35": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "FPD_CCI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S01_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V36": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "FPD_CCI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S02_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V37": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "FPD_CCI_NOC_2",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S03_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V38": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "FPD_CCI_NOC_3",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S04_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V39": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V40": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V41": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V42": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V43": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V44": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "FPD_CCI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S01_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V45": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "FPD_CCI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S02_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V46": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "FPD_CCI_NOC_2",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S03_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V47": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "FPD_CCI_NOC_3",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S04_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V48": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "LPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S07_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V49": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V50": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V51": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V52": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S01_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V53": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S02_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V54": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_2",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S03_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V55": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_3",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S04_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V56": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "LPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S07_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V57": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V58": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V59": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V60": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V61": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V62": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V63": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S01_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V64": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S02_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V65": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_2",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S03_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V66": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_3",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S04_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V67": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "LPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S07_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V68": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V69": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V70": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V71": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V72": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V73": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V74": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S01_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V75": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S02_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V76": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_2",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S03_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V77": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_3",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S04_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V78": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "LPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S07_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V79": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V80": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V81": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V82": {
                "VT": "AC",
                "BA": "0x0000000000000000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V83": {
                "VT": "AC",
                "BA": "0x00000020000",
                "HA": "0x0000002FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_R5_0_BTCM_0_psv_r5_0_btcm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_0_btcm",
                "SI": "psv_r5_0_btcm",
                "SS": "psv_r5_0_btcm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V84": {
                "VT": "AC",
                "BA": "0x00000020000",
                "HA": "0x0000002FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_R5_1_BTCM_0_psv_r5_1_btcm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm",
                "SI": "psv_r5_1_btcm",
                "SS": "psv_r5_1_btcm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V85": {
                "VT": "AC",
                "BA": "0x0000000000040000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V86": {
                "VT": "AC",
                "BA": "0x0000000000040000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V87": {
                "VT": "AC",
                "BA": "0x0000000000040000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "LPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S07_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V88": {
                "VT": "AC",
                "BA": "0x0000000000040000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V89": {
                "VT": "AC",
                "BA": "0x0000000000040000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V90": {
                "VT": "AC",
                "BA": "0x0000000000040000",
                "HA": "0x000000007FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "LPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW0x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S07_AXI",
                "SS": "C0_DDR_LOW0x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V91": {
                "VT": "AC",
                "BA": "0x000A4000000",
                "HA": "0x000A400FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_mrmac_0_core_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_core",
                "SI": "s_axi",
                "SS": "Reg",
                "SV": "xilinx.com:ip:mrmac:3.0",
                "TM": "both",
                "TU": "register"
            },
            "V92": {
                "VT": "AC",
                "BA": "0x000A4000000",
                "HA": "0x000A400FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_mrmac_0_core_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_core",
                "SI": "s_axi",
                "SS": "Reg",
                "SV": "xilinx.com:ip:mrmac:3.0",
                "TM": "both",
                "TU": "register"
            },
            "V93": {
                "VT": "AC",
                "BA": "0x000A4000000",
                "HA": "0x000A400FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_mrmac_0_core_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_core",
                "SI": "s_axi",
                "SS": "Reg",
                "SV": "xilinx.com:ip:mrmac:3.0",
                "TM": "both",
                "TU": "register"
            },
            "V94": {
                "VT": "AC",
                "BA": "0x000A4000000",
                "HA": "0x000A400FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_mrmac_0_core_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_core",
                "SI": "s_axi",
                "SS": "Reg",
                "SV": "xilinx.com:ip:mrmac:3.0",
                "TM": "both",
                "TU": "register"
            },
            "V95": {
                "VT": "AC",
                "BA": "0x000A4000000",
                "HA": "0x000A400FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_mrmac_0_core_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_core",
                "SI": "s_axi",
                "SS": "Reg",
                "SV": "xilinx.com:ip:mrmac:3.0",
                "TM": "both",
                "TU": "register"
            },
            "V96": {
                "VT": "AC",
                "BA": "0x000A4000000",
                "HA": "0x000A400FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_mrmac_0_core_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_core",
                "SI": "s_axi",
                "SS": "Reg",
                "SV": "xilinx.com:ip:mrmac:3.0",
                "TM": "both",
                "TU": "register"
            },
            "V97": {
                "VT": "AC",
                "BA": "0x000A4000000",
                "HA": "0x000A400FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_mrmac_0_core_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_core",
                "SI": "s_axi",
                "SS": "Reg",
                "SV": "xilinx.com:ip:mrmac:3.0",
                "TM": "both",
                "TU": "register"
            },
            "V98": {
                "VT": "AC",
                "BA": "0x000A4000000",
                "HA": "0x000A400FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_mrmac_0_core_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_core",
                "SI": "s_axi",
                "SS": "Reg",
                "SV": "xilinx.com:ip:mrmac:3.0",
                "TM": "both",
                "TU": "register"
            },
            "V99": {
                "VT": "AC",
                "BA": "0x000A4000000",
                "HA": "0x000A400FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_mrmac_0_core_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_core",
                "SI": "s_axi",
                "SS": "Reg",
                "SV": "xilinx.com:ip:mrmac:3.0",
                "TM": "both",
                "TU": "register"
            },
            "V100": {
                "VT": "AC",
                "BA": "0x000A4000000",
                "HA": "0x000A400FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_mrmac_0_core_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_core",
                "SI": "s_axi",
                "SS": "Reg",
                "SV": "xilinx.com:ip:mrmac:3.0",
                "TM": "both",
                "TU": "register"
            },
            "V101": {
                "VT": "AC",
                "BA": "0x000A4000000",
                "HA": "0x000A400FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_mrmac_0_core_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_core",
                "SI": "s_axi",
                "SS": "Reg",
                "SV": "xilinx.com:ip:mrmac:3.0",
                "TM": "both",
                "TU": "register"
            },
            "V102": {
                "VT": "AC",
                "BA": "0x000A4000000",
                "HA": "0x000A400FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_mrmac_0_core_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_core",
                "SI": "s_axi",
                "SS": "Reg",
                "SV": "xilinx.com:ip:mrmac:3.0",
                "TM": "both",
                "TU": "register"
            },
            "V103": {
                "VT": "AC",
                "BA": "0x000A4000000",
                "HA": "0x000A400FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_mrmac_0_core_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_core",
                "SI": "s_axi",
                "SS": "Reg",
                "SV": "xilinx.com:ip:mrmac:3.0",
                "TM": "both",
                "TU": "register"
            },
            "V104": {
                "VT": "AC",
                "BA": "0x000A4010000",
                "HA": "0x000A401FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_gt_quad_base_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/gt_quad_base",
                "SI": "APB3_INTF",
                "SS": "Reg",
                "SV": "xilinx.com:ip:gt_quad_base:1.1",
                "TM": "both",
                "TU": "register"
            },
            "V105": {
                "VT": "AC",
                "BA": "0x000A4010000",
                "HA": "0x000A401FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_gt_quad_base_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/gt_quad_base",
                "SI": "APB3_INTF",
                "SS": "Reg",
                "SV": "xilinx.com:ip:gt_quad_base:1.1",
                "TM": "both",
                "TU": "register"
            },
            "V106": {
                "VT": "AC",
                "BA": "0x000A4010000",
                "HA": "0x000A401FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_gt_quad_base_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/gt_quad_base",
                "SI": "APB3_INTF",
                "SS": "Reg",
                "SV": "xilinx.com:ip:gt_quad_base:1.1",
                "TM": "both",
                "TU": "register"
            },
            "V107": {
                "VT": "AC",
                "BA": "0x000A4010000",
                "HA": "0x000A401FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_gt_quad_base_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/gt_quad_base",
                "SI": "APB3_INTF",
                "SS": "Reg",
                "SV": "xilinx.com:ip:gt_quad_base:1.1",
                "TM": "both",
                "TU": "register"
            },
            "V108": {
                "VT": "AC",
                "BA": "0x000A4010000",
                "HA": "0x000A401FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_gt_quad_base_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/gt_quad_base",
                "SI": "APB3_INTF",
                "SS": "Reg",
                "SV": "xilinx.com:ip:gt_quad_base:1.1",
                "TM": "both",
                "TU": "register"
            },
            "V109": {
                "VT": "AC",
                "BA": "0x000A4010000",
                "HA": "0x000A401FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_gt_quad_base_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/gt_quad_base",
                "SI": "APB3_INTF",
                "SS": "Reg",
                "SV": "xilinx.com:ip:gt_quad_base:1.1",
                "TM": "both",
                "TU": "register"
            },
            "V110": {
                "VT": "AC",
                "BA": "0x000A4010000",
                "HA": "0x000A401FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_gt_quad_base_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/gt_quad_base",
                "SI": "APB3_INTF",
                "SS": "Reg",
                "SV": "xilinx.com:ip:gt_quad_base:1.1",
                "TM": "both",
                "TU": "register"
            },
            "V111": {
                "VT": "AC",
                "BA": "0x000A4010000",
                "HA": "0x000A401FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_gt_quad_base_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/gt_quad_base",
                "SI": "APB3_INTF",
                "SS": "Reg",
                "SV": "xilinx.com:ip:gt_quad_base:1.1",
                "TM": "both",
                "TU": "register"
            },
            "V112": {
                "VT": "AC",
                "BA": "0x000A4010000",
                "HA": "0x000A401FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_gt_quad_base_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/gt_quad_base",
                "SI": "APB3_INTF",
                "SS": "Reg",
                "SV": "xilinx.com:ip:gt_quad_base:1.1",
                "TM": "both",
                "TU": "register"
            },
            "V113": {
                "VT": "AC",
                "BA": "0x000A4010000",
                "HA": "0x000A401FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_gt_quad_base_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/gt_quad_base",
                "SI": "APB3_INTF",
                "SS": "Reg",
                "SV": "xilinx.com:ip:gt_quad_base:1.1",
                "TM": "both",
                "TU": "register"
            },
            "V114": {
                "VT": "AC",
                "BA": "0x000A4010000",
                "HA": "0x000A401FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_gt_quad_base_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/gt_quad_base",
                "SI": "APB3_INTF",
                "SS": "Reg",
                "SV": "xilinx.com:ip:gt_quad_base:1.1",
                "TM": "both",
                "TU": "register"
            },
            "V115": {
                "VT": "AC",
                "BA": "0x000A4010000",
                "HA": "0x000A401FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_gt_quad_base_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/gt_quad_base",
                "SI": "APB3_INTF",
                "SS": "Reg",
                "SV": "xilinx.com:ip:gt_quad_base:1.1",
                "TM": "both",
                "TU": "register"
            },
            "V116": {
                "VT": "AC",
                "BA": "0x000A4010000",
                "HA": "0x000A401FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_gt_quad_base_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/gt_quad_base",
                "SI": "APB3_INTF",
                "SS": "Reg",
                "SV": "xilinx.com:ip:gt_quad_base:1.1",
                "TM": "both",
                "TU": "register"
            },
            "V117": {
                "VT": "AC",
                "BA": "0x000A4020000",
                "HA": "0x000A402FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_0/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V118": {
                "VT": "AC",
                "BA": "0x000A4020000",
                "HA": "0x000A402FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_0/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V119": {
                "VT": "AC",
                "BA": "0x000A4020000",
                "HA": "0x000A402FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_0/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V120": {
                "VT": "AC",
                "BA": "0x000A4020000",
                "HA": "0x000A402FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_0/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V121": {
                "VT": "AC",
                "BA": "0x000A4020000",
                "HA": "0x000A402FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_0/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V122": {
                "VT": "AC",
                "BA": "0x000A4020000",
                "HA": "0x000A402FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_0/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V123": {
                "VT": "AC",
                "BA": "0x000A4020000",
                "HA": "0x000A402FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_0/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V124": {
                "VT": "AC",
                "BA": "0x000A4020000",
                "HA": "0x000A402FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_0/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V125": {
                "VT": "AC",
                "BA": "0x000A4020000",
                "HA": "0x000A402FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_0/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V126": {
                "VT": "AC",
                "BA": "0x000A4020000",
                "HA": "0x000A402FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_0/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V127": {
                "VT": "AC",
                "BA": "0x000A4020000",
                "HA": "0x000A402FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_0/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V128": {
                "VT": "AC",
                "BA": "0x000A4020000",
                "HA": "0x000A402FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_0/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V129": {
                "VT": "AC",
                "BA": "0x000A4020000",
                "HA": "0x000A402FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_0/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V130": {
                "VT": "AC",
                "BA": "0x000A4030000",
                "HA": "0x000A403FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_1/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V131": {
                "VT": "AC",
                "BA": "0x000A4030000",
                "HA": "0x000A403FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_1/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V132": {
                "VT": "AC",
                "BA": "0x000A4030000",
                "HA": "0x000A403FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_1/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V133": {
                "VT": "AC",
                "BA": "0x000A4030000",
                "HA": "0x000A403FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_1/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V134": {
                "VT": "AC",
                "BA": "0x000A4030000",
                "HA": "0x000A403FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_1/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V135": {
                "VT": "AC",
                "BA": "0x000A4030000",
                "HA": "0x000A403FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_1/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V136": {
                "VT": "AC",
                "BA": "0x000A4030000",
                "HA": "0x000A403FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_1/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V137": {
                "VT": "AC",
                "BA": "0x000A4030000",
                "HA": "0x000A403FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_1/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V138": {
                "VT": "AC",
                "BA": "0x000A4030000",
                "HA": "0x000A403FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_1/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V139": {
                "VT": "AC",
                "BA": "0x000A4030000",
                "HA": "0x000A403FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_1/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V140": {
                "VT": "AC",
                "BA": "0x000A4030000",
                "HA": "0x000A403FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_1/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V141": {
                "VT": "AC",
                "BA": "0x000A4030000",
                "HA": "0x000A403FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_1/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V142": {
                "VT": "AC",
                "BA": "0x000A4030000",
                "HA": "0x000A403FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_1/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V143": {
                "VT": "AC",
                "BA": "0x000A4040000",
                "HA": "0x000A404FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_2/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V144": {
                "VT": "AC",
                "BA": "0x000A4040000",
                "HA": "0x000A404FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_2/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V145": {
                "VT": "AC",
                "BA": "0x000A4040000",
                "HA": "0x000A404FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_2/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V146": {
                "VT": "AC",
                "BA": "0x000A4040000",
                "HA": "0x000A404FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_2/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V147": {
                "VT": "AC",
                "BA": "0x000A4040000",
                "HA": "0x000A404FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_2/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V148": {
                "VT": "AC",
                "BA": "0x000A4040000",
                "HA": "0x000A404FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_2/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V149": {
                "VT": "AC",
                "BA": "0x000A4040000",
                "HA": "0x000A404FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_2/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V150": {
                "VT": "AC",
                "BA": "0x000A4040000",
                "HA": "0x000A404FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_2/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V151": {
                "VT": "AC",
                "BA": "0x000A4040000",
                "HA": "0x000A404FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_2/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V152": {
                "VT": "AC",
                "BA": "0x000A4040000",
                "HA": "0x000A404FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_2/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V153": {
                "VT": "AC",
                "BA": "0x000A4040000",
                "HA": "0x000A404FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_2/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V154": {
                "VT": "AC",
                "BA": "0x000A4040000",
                "HA": "0x000A404FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_2/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V155": {
                "VT": "AC",
                "BA": "0x000A4040000",
                "HA": "0x000A404FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_2/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V156": {
                "VT": "AC",
                "BA": "0x000A4050000",
                "HA": "0x000A405FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_3/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V157": {
                "VT": "AC",
                "BA": "0x000A4050000",
                "HA": "0x000A405FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_3/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V158": {
                "VT": "AC",
                "BA": "0x000A4050000",
                "HA": "0x000A405FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_3/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V159": {
                "VT": "AC",
                "BA": "0x000A4050000",
                "HA": "0x000A405FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_3/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V160": {
                "VT": "AC",
                "BA": "0x000A4050000",
                "HA": "0x000A405FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_3/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V161": {
                "VT": "AC",
                "BA": "0x000A4050000",
                "HA": "0x000A405FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_3/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V162": {
                "VT": "AC",
                "BA": "0x000A4050000",
                "HA": "0x000A405FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_3/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V163": {
                "VT": "AC",
                "BA": "0x000A4050000",
                "HA": "0x000A405FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_3/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V164": {
                "VT": "AC",
                "BA": "0x000A4050000",
                "HA": "0x000A405FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_3/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V165": {
                "VT": "AC",
                "BA": "0x000A4050000",
                "HA": "0x000A405FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_3/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V166": {
                "VT": "AC",
                "BA": "0x000A4050000",
                "HA": "0x000A405FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_3/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V167": {
                "VT": "AC",
                "BA": "0x000A4050000",
                "HA": "0x000A405FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_3/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V168": {
                "VT": "AC",
                "BA": "0x000A4050000",
                "HA": "0x000A405FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_mcdma_0_Reg_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/MCDMA_3/axi_mcdma_0",
                "SI": "S_AXI_LITE",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_mcdma:1.2",
                "TM": "both",
                "TU": "register"
            },
            "V169": {
                "VT": "AC",
                "BA": "0x000A4060000",
                "HA": "0x000A406FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_0",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V170": {
                "VT": "AC",
                "BA": "0x000A4060000",
                "HA": "0x000A406FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_0",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V171": {
                "VT": "AC",
                "BA": "0x000A4060000",
                "HA": "0x000A406FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_0",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V172": {
                "VT": "AC",
                "BA": "0x000A4060000",
                "HA": "0x000A406FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_0",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V173": {
                "VT": "AC",
                "BA": "0x000A4060000",
                "HA": "0x000A406FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_0",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V174": {
                "VT": "AC",
                "BA": "0x000A4060000",
                "HA": "0x000A406FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_0",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V175": {
                "VT": "AC",
                "BA": "0x000A4060000",
                "HA": "0x000A406FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_0",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V176": {
                "VT": "AC",
                "BA": "0x000A4060000",
                "HA": "0x000A406FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_0",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V177": {
                "VT": "AC",
                "BA": "0x000A4060000",
                "HA": "0x000A406FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_0",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V178": {
                "VT": "AC",
                "BA": "0x000A4060000",
                "HA": "0x000A406FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_0",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V179": {
                "VT": "AC",
                "BA": "0x000A4060000",
                "HA": "0x000A406FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_0",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V180": {
                "VT": "AC",
                "BA": "0x000A4060000",
                "HA": "0x000A406FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_0",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V181": {
                "VT": "AC",
                "BA": "0x000A4060000",
                "HA": "0x000A406FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_0_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_0",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V182": {
                "VT": "AC",
                "BA": "0x000A4070000",
                "HA": "0x000A407FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_1_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_1",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V183": {
                "VT": "AC",
                "BA": "0x000A4070000",
                "HA": "0x000A407FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_1_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_1",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V184": {
                "VT": "AC",
                "BA": "0x000A4070000",
                "HA": "0x000A407FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_1_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_1",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V185": {
                "VT": "AC",
                "BA": "0x000A4070000",
                "HA": "0x000A407FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_1_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_1",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V186": {
                "VT": "AC",
                "BA": "0x000A4070000",
                "HA": "0x000A407FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_1_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_1",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V187": {
                "VT": "AC",
                "BA": "0x000A4070000",
                "HA": "0x000A407FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_1_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_1",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V188": {
                "VT": "AC",
                "BA": "0x000A4070000",
                "HA": "0x000A407FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_1_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_1",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V189": {
                "VT": "AC",
                "BA": "0x000A4070000",
                "HA": "0x000A407FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_1_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_1",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V190": {
                "VT": "AC",
                "BA": "0x000A4070000",
                "HA": "0x000A407FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_1_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_1",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V191": {
                "VT": "AC",
                "BA": "0x000A4070000",
                "HA": "0x000A407FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_1_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_1",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V192": {
                "VT": "AC",
                "BA": "0x000A4070000",
                "HA": "0x000A407FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_1_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_1",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V193": {
                "VT": "AC",
                "BA": "0x000A4070000",
                "HA": "0x000A407FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_1_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_1",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V194": {
                "VT": "AC",
                "BA": "0x000A4070000",
                "HA": "0x000A407FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_1_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_1",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V195": {
                "VT": "AC",
                "BA": "0x000A4080000",
                "HA": "0x000A408FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_2_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_2",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V196": {
                "VT": "AC",
                "BA": "0x000A4080000",
                "HA": "0x000A408FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_2_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_2",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V197": {
                "VT": "AC",
                "BA": "0x000A4080000",
                "HA": "0x000A408FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_2_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_2",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V198": {
                "VT": "AC",
                "BA": "0x000A4080000",
                "HA": "0x000A408FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_2_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_2",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V199": {
                "VT": "AC",
                "BA": "0x000A4080000",
                "HA": "0x000A408FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_2_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_2",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V200": {
                "VT": "AC",
                "BA": "0x000A4080000",
                "HA": "0x000A408FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_2_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_2",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V201": {
                "VT": "AC",
                "BA": "0x000A4080000",
                "HA": "0x000A408FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_2_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_2",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V202": {
                "VT": "AC",
                "BA": "0x000A4080000",
                "HA": "0x000A408FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_2_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_2",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V203": {
                "VT": "AC",
                "BA": "0x000A4080000",
                "HA": "0x000A408FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_2_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_2",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V204": {
                "VT": "AC",
                "BA": "0x000A4080000",
                "HA": "0x000A408FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_2_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_2",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V205": {
                "VT": "AC",
                "BA": "0x000A4080000",
                "HA": "0x000A408FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_2_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_2",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V206": {
                "VT": "AC",
                "BA": "0x000A4080000",
                "HA": "0x000A408FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_2_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_2",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V207": {
                "VT": "AC",
                "BA": "0x000A4080000",
                "HA": "0x000A408FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_2_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_2",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V208": {
                "VT": "AC",
                "BA": "0x000A4090000",
                "HA": "0x000A409FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_3_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_3",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V209": {
                "VT": "AC",
                "BA": "0x000A4090000",
                "HA": "0x000A409FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_3_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_3",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V210": {
                "VT": "AC",
                "BA": "0x000A4090000",
                "HA": "0x000A409FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_3_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_3",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V211": {
                "VT": "AC",
                "BA": "0x000A4090000",
                "HA": "0x000A409FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_3_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_3",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V212": {
                "VT": "AC",
                "BA": "0x000A4090000",
                "HA": "0x000A409FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_3_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_3",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V213": {
                "VT": "AC",
                "BA": "0x000A4090000",
                "HA": "0x000A409FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_3_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_3",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V214": {
                "VT": "AC",
                "BA": "0x000A4090000",
                "HA": "0x000A409FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_3_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_3",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V215": {
                "VT": "AC",
                "BA": "0x000A4090000",
                "HA": "0x000A409FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_3_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_3",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V216": {
                "VT": "AC",
                "BA": "0x000A4090000",
                "HA": "0x000A409FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_3_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_3",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V217": {
                "VT": "AC",
                "BA": "0x000A4090000",
                "HA": "0x000A409FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_3_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_3",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V218": {
                "VT": "AC",
                "BA": "0x000A4090000",
                "HA": "0x000A409FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_3_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_3",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V219": {
                "VT": "AC",
                "BA": "0x000A4090000",
                "HA": "0x000A409FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_3_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_3",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V220": {
                "VT": "AC",
                "BA": "0x000A4090000",
                "HA": "0x000A409FFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_rate_reset_ctl_3_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_3",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V221": {
                "VT": "AC",
                "BA": "0x000A40A0000",
                "HA": "0x000A40AFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_reset_mask_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_reset_mask",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V222": {
                "VT": "AC",
                "BA": "0x000A40A0000",
                "HA": "0x000A40AFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_reset_mask_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_reset_mask",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V223": {
                "VT": "AC",
                "BA": "0x000A40A0000",
                "HA": "0x000A40AFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_reset_mask_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_reset_mask",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V224": {
                "VT": "AC",
                "BA": "0x000A40A0000",
                "HA": "0x000A40AFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_reset_mask_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_reset_mask",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V225": {
                "VT": "AC",
                "BA": "0x000A40A0000",
                "HA": "0x000A40AFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_reset_mask_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_reset_mask",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V226": {
                "VT": "AC",
                "BA": "0x000A40A0000",
                "HA": "0x000A40AFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_reset_mask_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_reset_mask",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V227": {
                "VT": "AC",
                "BA": "0x000A40A0000",
                "HA": "0x000A40AFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_reset_mask_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_reset_mask",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V228": {
                "VT": "AC",
                "BA": "0x000A40A0000",
                "HA": "0x000A40AFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_reset_mask_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_reset_mask",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V229": {
                "VT": "AC",
                "BA": "0x000A40A0000",
                "HA": "0x000A40AFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_reset_mask_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_reset_mask",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V230": {
                "VT": "AC",
                "BA": "0x000A40A0000",
                "HA": "0x000A40AFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_reset_mask_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_reset_mask",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V231": {
                "VT": "AC",
                "BA": "0x000A40A0000",
                "HA": "0x000A40AFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_reset_mask_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_reset_mask",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V232": {
                "VT": "AC",
                "BA": "0x000A40A0000",
                "HA": "0x000A40AFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_reset_mask_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_reset_mask",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V233": {
                "VT": "AC",
                "BA": "0x000A40A0000",
                "HA": "0x000A40AFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "M_AXI_FPD",
                "MS": "SEG_axi_gpio_gt_reset_mask_Reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/mrmac_0_gt_wrapper/axi_gpio_gt_reset_mask",
                "SI": "S_AXI",
                "SS": "Reg",
                "SV": "xilinx.com:ip:axi_gpio:2.0",
                "TM": "both",
                "TU": "register"
            },
            "V234": {
                "VT": "AC",
                "BA": "0x000C0000000",
                "HA": "0x000DFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_OSPI_QSPI_FLASH_psv_pmc_qspi_ospi_flash_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_ospi_flash_0",
                "SI": "psv_pmc_qspi_ospi_flash_0",
                "SS": "psv_pmc_qspi_ospi_flash_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "flash"
            },
            "V235": {
                "VT": "AC",
                "BA": "0x0000C0000000",
                "HA": "0x0000DFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_OSPI_QSPI_FLASH_psv_pmc_qspi_ospi_flash_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_ospi_flash_0",
                "SI": "psv_pmc_qspi_ospi_flash_0",
                "SS": "psv_pmc_qspi_ospi_flash_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "flash"
            },
            "V236": {
                "VT": "AC",
                "BA": "0x0000C0000000",
                "HA": "0x0000DFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_OSPI_QSPI_FLASH_psv_pmc_qspi_ospi_flash_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_ospi_flash_0",
                "SI": "psv_pmc_qspi_ospi_flash_0",
                "SS": "psv_pmc_qspi_ospi_flash_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "flash"
            },
            "V237": {
                "VT": "AC",
                "BA": "0x000C0000000",
                "HA": "0x000DFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_OSPI_QSPI_FLASH_psv_pmc_qspi_ospi_flash_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_ospi_flash_0",
                "SI": "psv_pmc_qspi_ospi_flash_0",
                "SS": "psv_pmc_qspi_ospi_flash_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "flash"
            },
            "V238": {
                "VT": "AC",
                "BA": "0x000C0000000",
                "HA": "0x000DFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_OSPI_QSPI_FLASH_psv_pmc_qspi_ospi_flash_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_ospi_flash_0",
                "SI": "psv_pmc_qspi_ospi_flash_0",
                "SS": "psv_pmc_qspi_ospi_flash_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "flash"
            },
            "V239": {
                "VT": "AC",
                "BA": "0x000C0000000",
                "HA": "0x000DFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_OSPI_QSPI_FLASH_psv_pmc_qspi_ospi_flash_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_ospi_flash_0",
                "SI": "psv_pmc_qspi_ospi_flash_0",
                "SS": "psv_pmc_qspi_ospi_flash_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "flash"
            },
            "V240": {
                "VT": "AC",
                "BA": "0x000C0000000",
                "HA": "0x000DFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_OSPI_QSPI_FLASH_psv_pmc_qspi_ospi_flash_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_ospi_flash_0",
                "SI": "psv_pmc_qspi_ospi_flash_0",
                "SS": "psv_pmc_qspi_ospi_flash_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "flash"
            },
            "V241": {
                "VT": "AC",
                "BA": "0x000C0000000",
                "HA": "0x000DFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_OSPI_QSPI_FLASH_psv_pmc_qspi_ospi_flash_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_ospi_flash_0",
                "SI": "psv_pmc_qspi_ospi_flash_0",
                "SS": "psv_pmc_qspi_ospi_flash_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "flash"
            },
            "V242": {
                "VT": "AC",
                "BA": "0x000C0000000",
                "HA": "0x000DFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_OSPI_QSPI_FLASH_psv_pmc_qspi_ospi_flash_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_ospi_flash_0",
                "SI": "psv_pmc_qspi_ospi_flash_0",
                "SS": "psv_pmc_qspi_ospi_flash_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "flash"
            },
            "V243": {
                "VT": "AC",
                "BA": "0x000C0000000",
                "HA": "0x000DFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_OSPI_QSPI_FLASH_psv_pmc_qspi_ospi_flash_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_ospi_flash_0",
                "SI": "psv_pmc_qspi_ospi_flash_0",
                "SS": "psv_pmc_qspi_ospi_flash_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "flash"
            },
            "V244": {
                "VT": "AC",
                "BA": "0x000C0000000",
                "HA": "0x000DFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_OSPI_QSPI_FLASH_psv_pmc_qspi_ospi_flash_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_ospi_flash_0",
                "SI": "psv_pmc_qspi_ospi_flash_0",
                "SS": "psv_pmc_qspi_ospi_flash_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "flash"
            },
            "V245": {
                "VT": "AC",
                "BA": "0x000C0000000",
                "HA": "0x000DFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_OSPI_QSPI_FLASH_psv_pmc_qspi_ospi_flash_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_ospi_flash_0",
                "SI": "psv_pmc_qspi_ospi_flash_0",
                "SS": "psv_pmc_qspi_ospi_flash_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "flash"
            },
            "V246": {
                "VT": "AC",
                "BA": "0x000C0000000",
                "HA": "0x000DFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_OSPI_QSPI_FLASH_psv_pmc_qspi_ospi_flash_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_ospi_flash_0",
                "SI": "psv_pmc_qspi_ospi_flash_0",
                "SS": "psv_pmc_qspi_ospi_flash_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "flash"
            },
            "V247": {
                "VT": "AC",
                "BA": "0x000F0083000",
                "HA": "0x000F0083FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PPU0_TMR_INJECT_INT_psv_pmc_tmr_inject_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_tmr_inject_0",
                "SI": "psv_pmc_tmr_inject_0",
                "SS": "psv_pmc_tmr_inject_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V248": {
                "VT": "AC",
                "BA": "0x000F0083000",
                "HA": "0x000F0083FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PPU0_TMR_INJECT_INT_psv_pmc_tmr_inject_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_tmr_inject_0",
                "SI": "psv_pmc_tmr_inject_0",
                "SS": "psv_pmc_tmr_inject_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V249": {
                "VT": "AC",
                "BA": "0x000F0083000",
                "HA": "0x000F0083FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PPU0_TMR_INJECT_INT_slv1_psv_pmc_tmr_inject_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_tmr_inject_0",
                "SI": "slv1_psv_pmc_tmr_inject_0",
                "SS": "slv1_psv_pmc_tmr_inject_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V250": {
                "VT": "AC",
                "BA": "0x000F0083000",
                "HA": "0x000F0083FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PPU0_TMR_INJECT_INT_slv1_psv_pmc_tmr_inject_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_tmr_inject_0",
                "SI": "slv1_psv_pmc_tmr_inject_0",
                "SS": "slv1_psv_pmc_tmr_inject_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V251": {
                "VT": "AC",
                "BA": "0x000F0083000",
                "HA": "0x000F0083FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PPU0_TMR_INJECT_INT_slv2_psv_pmc_tmr_inject_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_tmr_inject_0",
                "SI": "slv2_psv_pmc_tmr_inject_0",
                "SS": "slv2_psv_pmc_tmr_inject_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V252": {
                "VT": "AC",
                "BA": "0x000F0083000",
                "HA": "0x000F0083FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PPU0_TMR_INJECT_INT_slv2_psv_pmc_tmr_inject_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_tmr_inject_0",
                "SI": "slv2_psv_pmc_tmr_inject_0",
                "SS": "slv2_psv_pmc_tmr_inject_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V253": {
                "VT": "AC",
                "BA": "0x000F0083000",
                "HA": "0x000F0083FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PPU0_TMR_INJECT_INT_slv3_psv_pmc_tmr_inject_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_tmr_inject_0",
                "SI": "slv3_psv_pmc_tmr_inject_0",
                "SS": "slv3_psv_pmc_tmr_inject_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V254": {
                "VT": "AC",
                "BA": "0x000F0083000",
                "HA": "0x000F0083FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PPU0_TMR_INJECT_INT_slv3_psv_pmc_tmr_inject_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_tmr_inject_0",
                "SI": "slv3_psv_pmc_tmr_inject_0",
                "SS": "slv3_psv_pmc_tmr_inject_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V255": {
                "VT": "AC",
                "BA": "0x000F0200000",
                "HA": "0x000F023FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PPU1_RAM_INSTR_INT_psv_pmc_ram_instr_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_instr_cntlr",
                "SI": "psv_pmc_ram_instr_cntlr",
                "SS": "psv_pmc_ram_instr_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V256": {
                "VT": "AC",
                "BA": "0x000F0200000",
                "HA": "0x000F023FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PPU1_RAM_INSTR_INT_psv_pmc_ram_instr_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_instr_cntlr",
                "SI": "psv_pmc_ram_instr_cntlr",
                "SS": "psv_pmc_ram_instr_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V257": {
                "VT": "AC",
                "BA": "0x000F0200000",
                "HA": "0x000F023FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PPU1_RAM_INSTR_INT_slv1_psv_pmc_ram_instr_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_ram_instr_cntlr",
                "SI": "slv1_psv_pmc_ram_instr_cntlr",
                "SS": "slv1_psv_pmc_ram_instr_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V258": {
                "VT": "AC",
                "BA": "0x000F0200000",
                "HA": "0x000F023FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PPU1_RAM_INSTR_INT_slv1_psv_pmc_ram_instr_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_ram_instr_cntlr",
                "SI": "slv1_psv_pmc_ram_instr_cntlr",
                "SS": "slv1_psv_pmc_ram_instr_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V259": {
                "VT": "AC",
                "BA": "0x000F0200000",
                "HA": "0x000F023FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PPU1_RAM_INSTR_INT_slv2_psv_pmc_ram_instr_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_ram_instr_cntlr",
                "SI": "slv2_psv_pmc_ram_instr_cntlr",
                "SS": "slv2_psv_pmc_ram_instr_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V260": {
                "VT": "AC",
                "BA": "0x000F0200000",
                "HA": "0x000F023FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PPU1_RAM_INSTR_INT_slv2_psv_pmc_ram_instr_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_ram_instr_cntlr",
                "SI": "slv2_psv_pmc_ram_instr_cntlr",
                "SS": "slv2_psv_pmc_ram_instr_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V261": {
                "VT": "AC",
                "BA": "0x000F0200000",
                "HA": "0x000F023FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PPU1_RAM_INSTR_INT_slv3_psv_pmc_ram_instr_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_ram_instr_cntlr",
                "SI": "slv3_psv_pmc_ram_instr_cntlr",
                "SS": "slv3_psv_pmc_ram_instr_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V262": {
                "VT": "AC",
                "BA": "0x000F0200000",
                "HA": "0x000F023FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PPU1_RAM_INSTR_INT_slv3_psv_pmc_ram_instr_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_ram_instr_cntlr",
                "SI": "slv3_psv_pmc_ram_instr_cntlr",
                "SS": "slv3_psv_pmc_ram_instr_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V263": {
                "VT": "AC",
                "BA": "0x000F0240000",
                "HA": "0x000F025FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PPU1_RAM_DATA_INT_psv_pmc_ram_data_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_data_cntlr",
                "SI": "psv_pmc_ram_data_cntlr",
                "SS": "psv_pmc_ram_data_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V264": {
                "VT": "AC",
                "BA": "0x000F0240000",
                "HA": "0x000F025FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PPU1_RAM_DATA_INT_psv_pmc_ram_data_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_data_cntlr",
                "SI": "psv_pmc_ram_data_cntlr",
                "SS": "psv_pmc_ram_data_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V265": {
                "VT": "AC",
                "BA": "0x000F0240000",
                "HA": "0x000F025FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PPU1_RAM_DATA_INT_slv1_psv_pmc_ram_data_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_ram_data_cntlr",
                "SI": "slv1_psv_pmc_ram_data_cntlr",
                "SS": "slv1_psv_pmc_ram_data_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V266": {
                "VT": "AC",
                "BA": "0x000F0240000",
                "HA": "0x000F025FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PPU1_RAM_DATA_INT_slv1_psv_pmc_ram_data_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_ram_data_cntlr",
                "SI": "slv1_psv_pmc_ram_data_cntlr",
                "SS": "slv1_psv_pmc_ram_data_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V267": {
                "VT": "AC",
                "BA": "0x000F0240000",
                "HA": "0x000F025FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PPU1_RAM_DATA_INT_slv2_psv_pmc_ram_data_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_ram_data_cntlr",
                "SI": "slv2_psv_pmc_ram_data_cntlr",
                "SS": "slv2_psv_pmc_ram_data_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V268": {
                "VT": "AC",
                "BA": "0x000F0240000",
                "HA": "0x000F025FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PPU1_RAM_DATA_INT_slv2_psv_pmc_ram_data_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_ram_data_cntlr",
                "SI": "slv2_psv_pmc_ram_data_cntlr",
                "SS": "slv2_psv_pmc_ram_data_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V269": {
                "VT": "AC",
                "BA": "0x000F0240000",
                "HA": "0x000F025FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PPU1_RAM_DATA_INT_slv3_psv_pmc_ram_data_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_ram_data_cntlr",
                "SI": "slv3_psv_pmc_ram_data_cntlr",
                "SS": "slv3_psv_pmc_ram_data_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V270": {
                "VT": "AC",
                "BA": "0x000F0240000",
                "HA": "0x000F025FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PPU1_RAM_DATA_INT_slv3_psv_pmc_ram_data_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_ram_data_cntlr",
                "SI": "slv3_psv_pmc_ram_data_cntlr",
                "SS": "slv3_psv_pmc_ram_data_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V271": {
                "VT": "AC",
                "BA": "0x000F0280000",
                "HA": "0x000F0280FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PPU1_IOMODULE_INT_psv_pmc_iomodule_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_iomodule_0",
                "SI": "psv_pmc_iomodule_0",
                "SS": "psv_pmc_iomodule_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V272": {
                "VT": "AC",
                "BA": "0x000F0280000",
                "HA": "0x000F0280FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PPU1_IOMODULE_INT_psv_pmc_iomodule_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_iomodule_0",
                "SI": "psv_pmc_iomodule_0",
                "SS": "psv_pmc_iomodule_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V273": {
                "VT": "AC",
                "BA": "0x000F0280000",
                "HA": "0x000F0280FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PPU1_IOMODULE_INT_slv1_psv_pmc_iomodule_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_iomodule_0",
                "SI": "slv1_psv_pmc_iomodule_0",
                "SS": "slv1_psv_pmc_iomodule_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V274": {
                "VT": "AC",
                "BA": "0x000F0280000",
                "HA": "0x000F0280FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PPU1_IOMODULE_INT_slv1_psv_pmc_iomodule_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_iomodule_0",
                "SI": "slv1_psv_pmc_iomodule_0",
                "SS": "slv1_psv_pmc_iomodule_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V275": {
                "VT": "AC",
                "BA": "0x000F0280000",
                "HA": "0x000F0280FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PPU1_IOMODULE_INT_slv2_psv_pmc_iomodule_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_iomodule_0",
                "SI": "slv2_psv_pmc_iomodule_0",
                "SS": "slv2_psv_pmc_iomodule_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V276": {
                "VT": "AC",
                "BA": "0x000F0280000",
                "HA": "0x000F0280FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PPU1_IOMODULE_INT_slv2_psv_pmc_iomodule_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_iomodule_0",
                "SI": "slv2_psv_pmc_iomodule_0",
                "SS": "slv2_psv_pmc_iomodule_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V277": {
                "VT": "AC",
                "BA": "0x000F0280000",
                "HA": "0x000F0280FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PPU1_IOMODULE_INT_slv3_psv_pmc_iomodule_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_iomodule_0",
                "SI": "slv3_psv_pmc_iomodule_0",
                "SS": "slv3_psv_pmc_iomodule_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V278": {
                "VT": "AC",
                "BA": "0x000F0280000",
                "HA": "0x000F0280FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PPU1_IOMODULE_INT_slv3_psv_pmc_iomodule_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_iomodule_0",
                "SI": "slv3_psv_pmc_iomodule_0",
                "SS": "slv3_psv_pmc_iomodule_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V279": {
                "VT": "AC",
                "BA": "0x000F0283000",
                "HA": "0x000F0283FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PPU1_TMR_MANAGER_INT_psv_pmc_tmr_manager_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_tmr_manager_0",
                "SI": "psv_pmc_tmr_manager_0",
                "SS": "psv_pmc_tmr_manager_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V280": {
                "VT": "AC",
                "BA": "0x000F0283000",
                "HA": "0x000F0283FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PPU1_TMR_MANAGER_INT_psv_pmc_tmr_manager_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_tmr_manager_0",
                "SI": "psv_pmc_tmr_manager_0",
                "SS": "psv_pmc_tmr_manager_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V281": {
                "VT": "AC",
                "BA": "0x000F0283000",
                "HA": "0x000F0283FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PPU1_TMR_MANAGER_INT_slv1_psv_pmc_tmr_manager_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_tmr_manager_0",
                "SI": "slv1_psv_pmc_tmr_manager_0",
                "SS": "slv1_psv_pmc_tmr_manager_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V282": {
                "VT": "AC",
                "BA": "0x000F0283000",
                "HA": "0x000F0283FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PPU1_TMR_MANAGER_INT_slv1_psv_pmc_tmr_manager_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_tmr_manager_0",
                "SI": "slv1_psv_pmc_tmr_manager_0",
                "SS": "slv1_psv_pmc_tmr_manager_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V283": {
                "VT": "AC",
                "BA": "0x000F0283000",
                "HA": "0x000F0283FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PPU1_TMR_MANAGER_INT_slv2_psv_pmc_tmr_manager_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_tmr_manager_0",
                "SI": "slv2_psv_pmc_tmr_manager_0",
                "SS": "slv2_psv_pmc_tmr_manager_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V284": {
                "VT": "AC",
                "BA": "0x000F0283000",
                "HA": "0x000F0283FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PPU1_TMR_MANAGER_INT_slv2_psv_pmc_tmr_manager_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_tmr_manager_0",
                "SI": "slv2_psv_pmc_tmr_manager_0",
                "SS": "slv2_psv_pmc_tmr_manager_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V285": {
                "VT": "AC",
                "BA": "0x000F0283000",
                "HA": "0x000F0283FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PPU1_TMR_MANAGER_INT_slv3_psv_pmc_tmr_manager_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_tmr_manager_0",
                "SI": "slv3_psv_pmc_tmr_manager_0",
                "SS": "slv3_psv_pmc_tmr_manager_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V286": {
                "VT": "AC",
                "BA": "0x000F0283000",
                "HA": "0x000F0283FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PPU1_TMR_MANAGER_INT_slv3_psv_pmc_tmr_manager_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_tmr_manager_0",
                "SI": "slv3_psv_pmc_tmr_manager_0",
                "SS": "slv3_psv_pmc_tmr_manager_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V287": {
                "VT": "AC",
                "BA": "0x000F0310000",
                "HA": "0x000F0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PPU1_MDM_HSD_INT_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ppu1_mdm_0",
                "SI": "psv_pmc_ppu1_mdm_0",
                "SS": "psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V288": {
                "VT": "AC",
                "BA": "0x0000F0310000",
                "HA": "0x0000F0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PPU1_MDM_HSD_INT_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ppu1_mdm_0",
                "SI": "psv_pmc_ppu1_mdm_0",
                "SS": "psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V289": {
                "VT": "AC",
                "BA": "0x0000F0310000",
                "HA": "0x0000F0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PPU1_MDM_HSD_INT_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ppu1_mdm_0",
                "SI": "psv_pmc_ppu1_mdm_0",
                "SS": "psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V290": {
                "VT": "AC",
                "BA": "0x000F0310000",
                "HA": "0x000F0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PPU1_MDM_HSD_INT_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ppu1_mdm_0",
                "SI": "psv_pmc_ppu1_mdm_0",
                "SS": "psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V291": {
                "VT": "AC",
                "BA": "0x000F0310000",
                "HA": "0x000F0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PPU1_MDM_HSD_INT_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ppu1_mdm_0",
                "SI": "psv_pmc_ppu1_mdm_0",
                "SS": "psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V292": {
                "VT": "AC",
                "BA": "0x000F0310000",
                "HA": "0x000F0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PPU1_MDM_HSD_INT_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ppu1_mdm_0",
                "SI": "psv_pmc_ppu1_mdm_0",
                "SS": "psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V293": {
                "VT": "AC",
                "BA": "0x000F0310000",
                "HA": "0x000F0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PPU1_MDM_HSD_INT_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ppu1_mdm_0",
                "SI": "psv_pmc_ppu1_mdm_0",
                "SS": "psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V294": {
                "VT": "AC",
                "BA": "0x000F0310000",
                "HA": "0x000F0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PPU1_MDM_HSD_INT_slv1_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_ppu1_mdm_0",
                "SI": "slv1_psv_pmc_ppu1_mdm_0",
                "SS": "slv1_psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V295": {
                "VT": "AC",
                "BA": "0x000F0310000",
                "HA": "0x000F0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PPU1_MDM_HSD_INT_slv1_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_ppu1_mdm_0",
                "SI": "slv1_psv_pmc_ppu1_mdm_0",
                "SS": "slv1_psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V296": {
                "VT": "AC",
                "BA": "0x000F0310000",
                "HA": "0x000F0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PPU1_MDM_HSD_INT_slv2_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_ppu1_mdm_0",
                "SI": "slv2_psv_pmc_ppu1_mdm_0",
                "SS": "slv2_psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V297": {
                "VT": "AC",
                "BA": "0x000F0310000",
                "HA": "0x000F0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PPU1_MDM_HSD_INT_slv2_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_ppu1_mdm_0",
                "SI": "slv2_psv_pmc_ppu1_mdm_0",
                "SS": "slv2_psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V298": {
                "VT": "AC",
                "BA": "0x000F0310000",
                "HA": "0x000F0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PPU1_MDM_HSD_INT_slv3_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_ppu1_mdm_0",
                "SI": "slv3_psv_pmc_ppu1_mdm_0",
                "SS": "slv3_psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V299": {
                "VT": "AC",
                "BA": "0x000F0310000",
                "HA": "0x000F0317FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PPU1_MDM_HSD_INT_slv3_psv_pmc_ppu1_mdm_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_ppu1_mdm_0",
                "SI": "slv3_psv_pmc_ppu1_mdm_0",
                "SS": "slv3_psv_pmc_ppu1_mdm_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V300": {
                "VT": "AC",
                "BA": "0x000F0800000",
                "HA": "0x000F080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_PMC_ROM_INT_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_0",
                "SI": "psv_coresight_0",
                "SS": "psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V301": {
                "VT": "AC",
                "BA": "0x0000F0800000",
                "HA": "0x0000F080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_PMC_ROM_INT_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_0",
                "SI": "psv_coresight_0",
                "SS": "psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V302": {
                "VT": "AC",
                "BA": "0x0000F0800000",
                "HA": "0x0000F080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_PMC_ROM_INT_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_0",
                "SI": "psv_coresight_0",
                "SS": "psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V303": {
                "VT": "AC",
                "BA": "0x000F0800000",
                "HA": "0x000F080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_PMC_ROM_INT_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_0",
                "SI": "psv_coresight_0",
                "SS": "psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V304": {
                "VT": "AC",
                "BA": "0x000F0800000",
                "HA": "0x000F080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_PMC_ROM_INT_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_0",
                "SI": "psv_coresight_0",
                "SS": "psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V305": {
                "VT": "AC",
                "BA": "0x000F0800000",
                "HA": "0x000F080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_PMC_ROM_INT_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_0",
                "SI": "psv_coresight_0",
                "SS": "psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V306": {
                "VT": "AC",
                "BA": "0x000F0800000",
                "HA": "0x000F080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_PMC_ROM_INT_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_0",
                "SI": "psv_coresight_0",
                "SS": "psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V307": {
                "VT": "AC",
                "BA": "0x000F0800000",
                "HA": "0x000F080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_CoreSight_PMC_ROM_INT_slv1_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_coresight_0",
                "SI": "slv1_psv_coresight_0",
                "SS": "slv1_psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V308": {
                "VT": "AC",
                "BA": "0x000F0800000",
                "HA": "0x000F080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_CoreSight_PMC_ROM_INT_slv1_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_coresight_0",
                "SI": "slv1_psv_coresight_0",
                "SS": "slv1_psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V309": {
                "VT": "AC",
                "BA": "0x000F0800000",
                "HA": "0x000F080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_CoreSight_PMC_ROM_INT_slv2_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_coresight_0",
                "SI": "slv2_psv_coresight_0",
                "SS": "slv2_psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V310": {
                "VT": "AC",
                "BA": "0x000F0800000",
                "HA": "0x000F080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_CoreSight_PMC_ROM_INT_slv2_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_coresight_0",
                "SI": "slv2_psv_coresight_0",
                "SS": "slv2_psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V311": {
                "VT": "AC",
                "BA": "0x000F0800000",
                "HA": "0x000F080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_CoreSight_PMC_ROM_INT_slv3_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_coresight_0",
                "SI": "slv3_psv_coresight_0",
                "SS": "slv3_psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V312": {
                "VT": "AC",
                "BA": "0x000F0800000",
                "HA": "0x000F080FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_CoreSight_PMC_ROM_INT_slv3_psv_coresight_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_coresight_0",
                "SI": "slv3_psv_coresight_0",
                "SS": "slv3_psv_coresight_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V313": {
                "VT": "AC",
                "BA": "0x000F0980000",
                "HA": "0x000F098FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_LPD_ATM_INT_psv_coresight_lpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_lpd_atm",
                "SI": "psv_coresight_lpd_atm",
                "SS": "psv_coresight_lpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V314": {
                "VT": "AC",
                "BA": "0x0000F0980000",
                "HA": "0x0000F098FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_LPD_ATM_INT_psv_coresight_lpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_lpd_atm",
                "SI": "psv_coresight_lpd_atm",
                "SS": "psv_coresight_lpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V315": {
                "VT": "AC",
                "BA": "0x0000F0980000",
                "HA": "0x0000F098FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_LPD_ATM_INT_psv_coresight_lpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_lpd_atm",
                "SI": "psv_coresight_lpd_atm",
                "SS": "psv_coresight_lpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V316": {
                "VT": "AC",
                "BA": "0x000F0980000",
                "HA": "0x000F098FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_LPD_ATM_INT_psv_coresight_lpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_lpd_atm",
                "SI": "psv_coresight_lpd_atm",
                "SS": "psv_coresight_lpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V317": {
                "VT": "AC",
                "BA": "0x000F0980000",
                "HA": "0x000F098FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_LPD_ATM_INT_psv_coresight_lpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_lpd_atm",
                "SI": "psv_coresight_lpd_atm",
                "SS": "psv_coresight_lpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V318": {
                "VT": "AC",
                "BA": "0x000F0980000",
                "HA": "0x000F098FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_LPD_ATM_INT_psv_coresight_lpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_lpd_atm",
                "SI": "psv_coresight_lpd_atm",
                "SS": "psv_coresight_lpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V319": {
                "VT": "AC",
                "BA": "0x000F0980000",
                "HA": "0x000F098FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_LPD_ATM_INT_psv_coresight_lpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_lpd_atm",
                "SI": "psv_coresight_lpd_atm",
                "SS": "psv_coresight_lpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V320": {
                "VT": "AC",
                "BA": "0x000F0B70000",
                "HA": "0x000F0B7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_FPD_STM_INT_psv_coresight_fpd_stm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_stm",
                "SI": "psv_coresight_fpd_stm",
                "SS": "psv_coresight_fpd_stm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V321": {
                "VT": "AC",
                "BA": "0x0000F0B70000",
                "HA": "0x0000F0B7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_FPD_STM_INT_psv_coresight_fpd_stm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_stm",
                "SI": "psv_coresight_fpd_stm",
                "SS": "psv_coresight_fpd_stm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V322": {
                "VT": "AC",
                "BA": "0x0000F0B70000",
                "HA": "0x0000F0B7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_FPD_STM_INT_psv_coresight_fpd_stm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_stm",
                "SI": "psv_coresight_fpd_stm",
                "SS": "psv_coresight_fpd_stm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V323": {
                "VT": "AC",
                "BA": "0x000F0B70000",
                "HA": "0x000F0B7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_FPD_STM_INT_psv_coresight_fpd_stm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_stm",
                "SI": "psv_coresight_fpd_stm",
                "SS": "psv_coresight_fpd_stm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V324": {
                "VT": "AC",
                "BA": "0x000F0B70000",
                "HA": "0x000F0B7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_FPD_STM_INT_psv_coresight_fpd_stm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_stm",
                "SI": "psv_coresight_fpd_stm",
                "SS": "psv_coresight_fpd_stm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V325": {
                "VT": "AC",
                "BA": "0x000F0B70000",
                "HA": "0x000F0B7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_FPD_STM_INT_psv_coresight_fpd_stm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_stm",
                "SI": "psv_coresight_fpd_stm",
                "SS": "psv_coresight_fpd_stm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V326": {
                "VT": "AC",
                "BA": "0x000F0B70000",
                "HA": "0x000F0B7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_FPD_STM_INT_psv_coresight_fpd_stm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_stm",
                "SI": "psv_coresight_fpd_stm",
                "SS": "psv_coresight_fpd_stm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V327": {
                "VT": "AC",
                "BA": "0x000F0B80000",
                "HA": "0x000F0B8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_FPD_ATM_INT_psv_coresight_fpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_atm",
                "SI": "psv_coresight_fpd_atm",
                "SS": "psv_coresight_fpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V328": {
                "VT": "AC",
                "BA": "0x0000F0B80000",
                "HA": "0x0000F0B8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_FPD_ATM_INT_psv_coresight_fpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_atm",
                "SI": "psv_coresight_fpd_atm",
                "SS": "psv_coresight_fpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V329": {
                "VT": "AC",
                "BA": "0x0000F0B80000",
                "HA": "0x0000F0B8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_FPD_ATM_INT_psv_coresight_fpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_atm",
                "SI": "psv_coresight_fpd_atm",
                "SS": "psv_coresight_fpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V330": {
                "VT": "AC",
                "BA": "0x000F0B80000",
                "HA": "0x000F0B8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_FPD_ATM_INT_psv_coresight_fpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_atm",
                "SI": "psv_coresight_fpd_atm",
                "SS": "psv_coresight_fpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V331": {
                "VT": "AC",
                "BA": "0x000F0B80000",
                "HA": "0x000F0B8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_FPD_ATM_INT_psv_coresight_fpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_atm",
                "SI": "psv_coresight_fpd_atm",
                "SS": "psv_coresight_fpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V332": {
                "VT": "AC",
                "BA": "0x000F0B80000",
                "HA": "0x000F0B8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_FPD_ATM_INT_psv_coresight_fpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_atm",
                "SI": "psv_coresight_fpd_atm",
                "SS": "psv_coresight_fpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V333": {
                "VT": "AC",
                "BA": "0x000F0B80000",
                "HA": "0x000F0B8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_FPD_ATM_INT_psv_coresight_fpd_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_fpd_atm",
                "SI": "psv_coresight_fpd_atm",
                "SS": "psv_coresight_fpd_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V334": {
                "VT": "AC",
                "BA": "0x000F0C20000",
                "HA": "0x000F0C2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_APU_FUN_INT_psv_coresight_apu_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_fun",
                "SI": "psv_coresight_apu_fun",
                "SS": "psv_coresight_apu_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V335": {
                "VT": "AC",
                "BA": "0x0000F0C20000",
                "HA": "0x0000F0C2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_APU_FUN_INT_psv_coresight_apu_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_fun",
                "SI": "psv_coresight_apu_fun",
                "SS": "psv_coresight_apu_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V336": {
                "VT": "AC",
                "BA": "0x0000F0C20000",
                "HA": "0x0000F0C2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_APU_FUN_INT_psv_coresight_apu_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_fun",
                "SI": "psv_coresight_apu_fun",
                "SS": "psv_coresight_apu_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V337": {
                "VT": "AC",
                "BA": "0x000F0C20000",
                "HA": "0x000F0C2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_APU_FUN_INT_psv_coresight_apu_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_fun",
                "SI": "psv_coresight_apu_fun",
                "SS": "psv_coresight_apu_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V338": {
                "VT": "AC",
                "BA": "0x000F0C20000",
                "HA": "0x000F0C2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_APU_FUN_INT_psv_coresight_apu_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_fun",
                "SI": "psv_coresight_apu_fun",
                "SS": "psv_coresight_apu_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V339": {
                "VT": "AC",
                "BA": "0x000F0C20000",
                "HA": "0x000F0C2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_APU_FUN_INT_psv_coresight_apu_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_fun",
                "SI": "psv_coresight_apu_fun",
                "SS": "psv_coresight_apu_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V340": {
                "VT": "AC",
                "BA": "0x000F0C20000",
                "HA": "0x000F0C2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_APU_FUN_INT_psv_coresight_apu_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_fun",
                "SI": "psv_coresight_apu_fun",
                "SS": "psv_coresight_apu_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V341": {
                "VT": "AC",
                "BA": "0x000F0C30000",
                "HA": "0x000F0C3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_APU_ETF_INT_psv_coresight_apu_etf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_etf",
                "SI": "psv_coresight_apu_etf",
                "SS": "psv_coresight_apu_etf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V342": {
                "VT": "AC",
                "BA": "0x0000F0C30000",
                "HA": "0x0000F0C3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_APU_ETF_INT_psv_coresight_apu_etf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_etf",
                "SI": "psv_coresight_apu_etf",
                "SS": "psv_coresight_apu_etf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V343": {
                "VT": "AC",
                "BA": "0x0000F0C30000",
                "HA": "0x0000F0C3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_APU_ETF_INT_psv_coresight_apu_etf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_etf",
                "SI": "psv_coresight_apu_etf",
                "SS": "psv_coresight_apu_etf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V344": {
                "VT": "AC",
                "BA": "0x000F0C30000",
                "HA": "0x000F0C3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_APU_ETF_INT_psv_coresight_apu_etf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_etf",
                "SI": "psv_coresight_apu_etf",
                "SS": "psv_coresight_apu_etf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V345": {
                "VT": "AC",
                "BA": "0x000F0C30000",
                "HA": "0x000F0C3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_APU_ETF_INT_psv_coresight_apu_etf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_etf",
                "SI": "psv_coresight_apu_etf",
                "SS": "psv_coresight_apu_etf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V346": {
                "VT": "AC",
                "BA": "0x000F0C30000",
                "HA": "0x000F0C3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_APU_ETF_INT_psv_coresight_apu_etf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_etf",
                "SI": "psv_coresight_apu_etf",
                "SS": "psv_coresight_apu_etf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V347": {
                "VT": "AC",
                "BA": "0x000F0C30000",
                "HA": "0x000F0C3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_APU_ETF_INT_psv_coresight_apu_etf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_etf",
                "SI": "psv_coresight_apu_etf",
                "SS": "psv_coresight_apu_etf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V348": {
                "VT": "AC",
                "BA": "0x000F0C60000",
                "HA": "0x000F0C6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_APU_ELA_INT_psv_coresight_apu_ela",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_ela",
                "SI": "psv_coresight_apu_ela",
                "SS": "psv_coresight_apu_ela",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V349": {
                "VT": "AC",
                "BA": "0x0000F0C60000",
                "HA": "0x0000F0C6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_APU_ELA_INT_psv_coresight_apu_ela",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_ela",
                "SI": "psv_coresight_apu_ela",
                "SS": "psv_coresight_apu_ela",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V350": {
                "VT": "AC",
                "BA": "0x0000F0C60000",
                "HA": "0x0000F0C6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_APU_ELA_INT_psv_coresight_apu_ela",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_ela",
                "SI": "psv_coresight_apu_ela",
                "SS": "psv_coresight_apu_ela",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V351": {
                "VT": "AC",
                "BA": "0x000F0C60000",
                "HA": "0x000F0C6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_APU_ELA_INT_psv_coresight_apu_ela",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_ela",
                "SI": "psv_coresight_apu_ela",
                "SS": "psv_coresight_apu_ela",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V352": {
                "VT": "AC",
                "BA": "0x000F0C60000",
                "HA": "0x000F0C6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_APU_ELA_INT_psv_coresight_apu_ela",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_ela",
                "SI": "psv_coresight_apu_ela",
                "SS": "psv_coresight_apu_ela",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V353": {
                "VT": "AC",
                "BA": "0x000F0C60000",
                "HA": "0x000F0C6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_APU_ELA_INT_psv_coresight_apu_ela",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_ela",
                "SI": "psv_coresight_apu_ela",
                "SS": "psv_coresight_apu_ela",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V354": {
                "VT": "AC",
                "BA": "0x000F0C60000",
                "HA": "0x000F0C6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_APU_ELA_INT_psv_coresight_apu_ela",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_ela",
                "SI": "psv_coresight_apu_ela",
                "SS": "psv_coresight_apu_ela",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V355": {
                "VT": "AC",
                "BA": "0x000F0CA0000",
                "HA": "0x000F0CAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_APU_CTI_INT_psv_coresight_apu_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_cti",
                "SI": "psv_coresight_apu_cti",
                "SS": "psv_coresight_apu_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V356": {
                "VT": "AC",
                "BA": "0x0000F0CA0000",
                "HA": "0x0000F0CAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_APU_CTI_INT_psv_coresight_apu_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_cti",
                "SI": "psv_coresight_apu_cti",
                "SS": "psv_coresight_apu_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V357": {
                "VT": "AC",
                "BA": "0x0000F0CA0000",
                "HA": "0x0000F0CAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_APU_CTI_INT_psv_coresight_apu_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_cti",
                "SI": "psv_coresight_apu_cti",
                "SS": "psv_coresight_apu_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V358": {
                "VT": "AC",
                "BA": "0x000F0CA0000",
                "HA": "0x000F0CAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_APU_CTI_INT_psv_coresight_apu_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_cti",
                "SI": "psv_coresight_apu_cti",
                "SS": "psv_coresight_apu_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V359": {
                "VT": "AC",
                "BA": "0x000F0CA0000",
                "HA": "0x000F0CAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_APU_CTI_INT_psv_coresight_apu_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_cti",
                "SI": "psv_coresight_apu_cti",
                "SS": "psv_coresight_apu_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V360": {
                "VT": "AC",
                "BA": "0x000F0CA0000",
                "HA": "0x000F0CAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_APU_CTI_INT_psv_coresight_apu_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_cti",
                "SI": "psv_coresight_apu_cti",
                "SS": "psv_coresight_apu_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V361": {
                "VT": "AC",
                "BA": "0x000F0CA0000",
                "HA": "0x000F0CAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_APU_CTI_INT_psv_coresight_apu_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_apu_cti",
                "SI": "psv_coresight_apu_cti",
                "SS": "psv_coresight_apu_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V362": {
                "VT": "AC",
                "BA": "0x000F0D00000",
                "HA": "0x000F0D0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_A720_DBG_INT_psv_coresight_a720_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_dbg",
                "SI": "psv_coresight_a720_dbg",
                "SS": "psv_coresight_a720_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V363": {
                "VT": "AC",
                "BA": "0x0000F0D00000",
                "HA": "0x0000F0D0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_A720_DBG_INT_psv_coresight_a720_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_dbg",
                "SI": "psv_coresight_a720_dbg",
                "SS": "psv_coresight_a720_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V364": {
                "VT": "AC",
                "BA": "0x0000F0D00000",
                "HA": "0x0000F0D0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_A720_DBG_INT_psv_coresight_a720_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_dbg",
                "SI": "psv_coresight_a720_dbg",
                "SS": "psv_coresight_a720_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V365": {
                "VT": "AC",
                "BA": "0x000F0D00000",
                "HA": "0x000F0D0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_A720_DBG_INT_psv_coresight_a720_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_dbg",
                "SI": "psv_coresight_a720_dbg",
                "SS": "psv_coresight_a720_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V366": {
                "VT": "AC",
                "BA": "0x000F0D00000",
                "HA": "0x000F0D0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_A720_DBG_INT_psv_coresight_a720_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_dbg",
                "SI": "psv_coresight_a720_dbg",
                "SS": "psv_coresight_a720_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V367": {
                "VT": "AC",
                "BA": "0x000F0D00000",
                "HA": "0x000F0D0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_A720_DBG_INT_psv_coresight_a720_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_dbg",
                "SI": "psv_coresight_a720_dbg",
                "SS": "psv_coresight_a720_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V368": {
                "VT": "AC",
                "BA": "0x000F0D00000",
                "HA": "0x000F0D0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_A720_DBG_INT_psv_coresight_a720_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_dbg",
                "SI": "psv_coresight_a720_dbg",
                "SS": "psv_coresight_a720_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V369": {
                "VT": "AC",
                "BA": "0x000F0D10000",
                "HA": "0x000F0D1FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_A720_CTI_INT_psv_coresight_a720_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_cti",
                "SI": "psv_coresight_a720_cti",
                "SS": "psv_coresight_a720_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V370": {
                "VT": "AC",
                "BA": "0x0000F0D10000",
                "HA": "0x0000F0D1FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_A720_CTI_INT_psv_coresight_a720_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_cti",
                "SI": "psv_coresight_a720_cti",
                "SS": "psv_coresight_a720_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V371": {
                "VT": "AC",
                "BA": "0x0000F0D10000",
                "HA": "0x0000F0D1FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_A720_CTI_INT_psv_coresight_a720_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_cti",
                "SI": "psv_coresight_a720_cti",
                "SS": "psv_coresight_a720_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V372": {
                "VT": "AC",
                "BA": "0x000F0D10000",
                "HA": "0x000F0D1FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_A720_CTI_INT_psv_coresight_a720_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_cti",
                "SI": "psv_coresight_a720_cti",
                "SS": "psv_coresight_a720_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V373": {
                "VT": "AC",
                "BA": "0x000F0D10000",
                "HA": "0x000F0D1FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_A720_CTI_INT_psv_coresight_a720_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_cti",
                "SI": "psv_coresight_a720_cti",
                "SS": "psv_coresight_a720_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V374": {
                "VT": "AC",
                "BA": "0x000F0D10000",
                "HA": "0x000F0D1FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_A720_CTI_INT_psv_coresight_a720_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_cti",
                "SI": "psv_coresight_a720_cti",
                "SS": "psv_coresight_a720_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V375": {
                "VT": "AC",
                "BA": "0x000F0D10000",
                "HA": "0x000F0D1FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_A720_CTI_INT_psv_coresight_a720_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_cti",
                "SI": "psv_coresight_a720_cti",
                "SS": "psv_coresight_a720_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V376": {
                "VT": "AC",
                "BA": "0x000F0D20000",
                "HA": "0x000F0D2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_A720_PMU_INT_psv_coresight_a720_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_pmu",
                "SI": "psv_coresight_a720_pmu",
                "SS": "psv_coresight_a720_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V377": {
                "VT": "AC",
                "BA": "0x0000F0D20000",
                "HA": "0x0000F0D2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_A720_PMU_INT_psv_coresight_a720_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_pmu",
                "SI": "psv_coresight_a720_pmu",
                "SS": "psv_coresight_a720_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V378": {
                "VT": "AC",
                "BA": "0x0000F0D20000",
                "HA": "0x0000F0D2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_A720_PMU_INT_psv_coresight_a720_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_pmu",
                "SI": "psv_coresight_a720_pmu",
                "SS": "psv_coresight_a720_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V379": {
                "VT": "AC",
                "BA": "0x000F0D20000",
                "HA": "0x000F0D2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_A720_PMU_INT_psv_coresight_a720_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_pmu",
                "SI": "psv_coresight_a720_pmu",
                "SS": "psv_coresight_a720_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V380": {
                "VT": "AC",
                "BA": "0x000F0D20000",
                "HA": "0x000F0D2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_A720_PMU_INT_psv_coresight_a720_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_pmu",
                "SI": "psv_coresight_a720_pmu",
                "SS": "psv_coresight_a720_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V381": {
                "VT": "AC",
                "BA": "0x000F0D20000",
                "HA": "0x000F0D2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_A720_PMU_INT_psv_coresight_a720_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_pmu",
                "SI": "psv_coresight_a720_pmu",
                "SS": "psv_coresight_a720_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V382": {
                "VT": "AC",
                "BA": "0x000F0D20000",
                "HA": "0x000F0D2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_A720_PMU_INT_psv_coresight_a720_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_pmu",
                "SI": "psv_coresight_a720_pmu",
                "SS": "psv_coresight_a720_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V383": {
                "VT": "AC",
                "BA": "0x000F0D30000",
                "HA": "0x000F0D3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_A720_ETM_INT_psv_coresight_a720_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_etm",
                "SI": "psv_coresight_a720_etm",
                "SS": "psv_coresight_a720_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V384": {
                "VT": "AC",
                "BA": "0x0000F0D30000",
                "HA": "0x0000F0D3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_A720_ETM_INT_psv_coresight_a720_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_etm",
                "SI": "psv_coresight_a720_etm",
                "SS": "psv_coresight_a720_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V385": {
                "VT": "AC",
                "BA": "0x0000F0D30000",
                "HA": "0x0000F0D3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_A720_ETM_INT_psv_coresight_a720_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_etm",
                "SI": "psv_coresight_a720_etm",
                "SS": "psv_coresight_a720_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V386": {
                "VT": "AC",
                "BA": "0x000F0D30000",
                "HA": "0x000F0D3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_A720_ETM_INT_psv_coresight_a720_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_etm",
                "SI": "psv_coresight_a720_etm",
                "SS": "psv_coresight_a720_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V387": {
                "VT": "AC",
                "BA": "0x000F0D30000",
                "HA": "0x000F0D3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_A720_ETM_INT_psv_coresight_a720_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_etm",
                "SI": "psv_coresight_a720_etm",
                "SS": "psv_coresight_a720_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V388": {
                "VT": "AC",
                "BA": "0x000F0D30000",
                "HA": "0x000F0D3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_A720_ETM_INT_psv_coresight_a720_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_etm",
                "SI": "psv_coresight_a720_etm",
                "SS": "psv_coresight_a720_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V389": {
                "VT": "AC",
                "BA": "0x000F0D30000",
                "HA": "0x000F0D3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_A720_ETM_INT_psv_coresight_a720_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a720_etm",
                "SI": "psv_coresight_a720_etm",
                "SS": "psv_coresight_a720_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V390": {
                "VT": "AC",
                "BA": "0x000F0D40000",
                "HA": "0x000F0D4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_A721_DBG_INT_psv_coresight_a721_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_dbg",
                "SI": "psv_coresight_a721_dbg",
                "SS": "psv_coresight_a721_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V391": {
                "VT": "AC",
                "BA": "0x0000F0D40000",
                "HA": "0x0000F0D4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_A721_DBG_INT_psv_coresight_a721_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_dbg",
                "SI": "psv_coresight_a721_dbg",
                "SS": "psv_coresight_a721_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V392": {
                "VT": "AC",
                "BA": "0x0000F0D40000",
                "HA": "0x0000F0D4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_A721_DBG_INT_psv_coresight_a721_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_dbg",
                "SI": "psv_coresight_a721_dbg",
                "SS": "psv_coresight_a721_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V393": {
                "VT": "AC",
                "BA": "0x000F0D40000",
                "HA": "0x000F0D4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_A721_DBG_INT_psv_coresight_a721_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_dbg",
                "SI": "psv_coresight_a721_dbg",
                "SS": "psv_coresight_a721_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V394": {
                "VT": "AC",
                "BA": "0x000F0D40000",
                "HA": "0x000F0D4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_A721_DBG_INT_psv_coresight_a721_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_dbg",
                "SI": "psv_coresight_a721_dbg",
                "SS": "psv_coresight_a721_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V395": {
                "VT": "AC",
                "BA": "0x000F0D40000",
                "HA": "0x000F0D4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_A721_DBG_INT_psv_coresight_a721_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_dbg",
                "SI": "psv_coresight_a721_dbg",
                "SS": "psv_coresight_a721_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V396": {
                "VT": "AC",
                "BA": "0x000F0D40000",
                "HA": "0x000F0D4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_A721_DBG_INT_psv_coresight_a721_dbg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_dbg",
                "SI": "psv_coresight_a721_dbg",
                "SS": "psv_coresight_a721_dbg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V397": {
                "VT": "AC",
                "BA": "0x000F0D50000",
                "HA": "0x000F0D5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_A721_CTI_INT_psv_coresight_a721_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_cti",
                "SI": "psv_coresight_a721_cti",
                "SS": "psv_coresight_a721_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V398": {
                "VT": "AC",
                "BA": "0x0000F0D50000",
                "HA": "0x0000F0D5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_A721_CTI_INT_psv_coresight_a721_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_cti",
                "SI": "psv_coresight_a721_cti",
                "SS": "psv_coresight_a721_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V399": {
                "VT": "AC",
                "BA": "0x0000F0D50000",
                "HA": "0x0000F0D5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_A721_CTI_INT_psv_coresight_a721_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_cti",
                "SI": "psv_coresight_a721_cti",
                "SS": "psv_coresight_a721_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V400": {
                "VT": "AC",
                "BA": "0x000F0D50000",
                "HA": "0x000F0D5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_A721_CTI_INT_psv_coresight_a721_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_cti",
                "SI": "psv_coresight_a721_cti",
                "SS": "psv_coresight_a721_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V401": {
                "VT": "AC",
                "BA": "0x000F0D50000",
                "HA": "0x000F0D5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_A721_CTI_INT_psv_coresight_a721_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_cti",
                "SI": "psv_coresight_a721_cti",
                "SS": "psv_coresight_a721_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V402": {
                "VT": "AC",
                "BA": "0x000F0D50000",
                "HA": "0x000F0D5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_A721_CTI_INT_psv_coresight_a721_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_cti",
                "SI": "psv_coresight_a721_cti",
                "SS": "psv_coresight_a721_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V403": {
                "VT": "AC",
                "BA": "0x000F0D50000",
                "HA": "0x000F0D5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_A721_CTI_INT_psv_coresight_a721_cti",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_cti",
                "SI": "psv_coresight_a721_cti",
                "SS": "psv_coresight_a721_cti",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V404": {
                "VT": "AC",
                "BA": "0x000F0D60000",
                "HA": "0x000F0D6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_A721_PMU_INT_psv_coresight_a721_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_pmu",
                "SI": "psv_coresight_a721_pmu",
                "SS": "psv_coresight_a721_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V405": {
                "VT": "AC",
                "BA": "0x0000F0D60000",
                "HA": "0x0000F0D6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_A721_PMU_INT_psv_coresight_a721_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_pmu",
                "SI": "psv_coresight_a721_pmu",
                "SS": "psv_coresight_a721_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V406": {
                "VT": "AC",
                "BA": "0x0000F0D60000",
                "HA": "0x0000F0D6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_A721_PMU_INT_psv_coresight_a721_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_pmu",
                "SI": "psv_coresight_a721_pmu",
                "SS": "psv_coresight_a721_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V407": {
                "VT": "AC",
                "BA": "0x000F0D60000",
                "HA": "0x000F0D6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_A721_PMU_INT_psv_coresight_a721_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_pmu",
                "SI": "psv_coresight_a721_pmu",
                "SS": "psv_coresight_a721_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V408": {
                "VT": "AC",
                "BA": "0x000F0D60000",
                "HA": "0x000F0D6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_A721_PMU_INT_psv_coresight_a721_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_pmu",
                "SI": "psv_coresight_a721_pmu",
                "SS": "psv_coresight_a721_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V409": {
                "VT": "AC",
                "BA": "0x000F0D60000",
                "HA": "0x000F0D6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_A721_PMU_INT_psv_coresight_a721_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_pmu",
                "SI": "psv_coresight_a721_pmu",
                "SS": "psv_coresight_a721_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V410": {
                "VT": "AC",
                "BA": "0x000F0D60000",
                "HA": "0x000F0D6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_A721_PMU_INT_psv_coresight_a721_pmu",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_pmu",
                "SI": "psv_coresight_a721_pmu",
                "SS": "psv_coresight_a721_pmu",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V411": {
                "VT": "AC",
                "BA": "0x000F0D70000",
                "HA": "0x000F0D7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_A721_ETM_INT_psv_coresight_a721_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_etm",
                "SI": "psv_coresight_a721_etm",
                "SS": "psv_coresight_a721_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V412": {
                "VT": "AC",
                "BA": "0x0000F0D70000",
                "HA": "0x0000F0D7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_A721_ETM_INT_psv_coresight_a721_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_etm",
                "SI": "psv_coresight_a721_etm",
                "SS": "psv_coresight_a721_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V413": {
                "VT": "AC",
                "BA": "0x0000F0D70000",
                "HA": "0x0000F0D7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_A721_ETM_INT_psv_coresight_a721_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_etm",
                "SI": "psv_coresight_a721_etm",
                "SS": "psv_coresight_a721_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V414": {
                "VT": "AC",
                "BA": "0x000F0D70000",
                "HA": "0x000F0D7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_A721_ETM_INT_psv_coresight_a721_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_etm",
                "SI": "psv_coresight_a721_etm",
                "SS": "psv_coresight_a721_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V415": {
                "VT": "AC",
                "BA": "0x000F0D70000",
                "HA": "0x000F0D7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_A721_ETM_INT_psv_coresight_a721_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_etm",
                "SI": "psv_coresight_a721_etm",
                "SS": "psv_coresight_a721_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V416": {
                "VT": "AC",
                "BA": "0x000F0D70000",
                "HA": "0x000F0D7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_A721_ETM_INT_psv_coresight_a721_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_etm",
                "SI": "psv_coresight_a721_etm",
                "SS": "psv_coresight_a721_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V417": {
                "VT": "AC",
                "BA": "0x000F0D70000",
                "HA": "0x000F0D7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_A721_ETM_INT_psv_coresight_a721_etm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_a721_etm",
                "SI": "psv_coresight_a721_etm",
                "SS": "psv_coresight_a721_etm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V418": {
                "VT": "AC",
                "BA": "0x000F0F00000",
                "HA": "0x000F0F0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_ROM_INT_psv_coresight_cpm_rom",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_rom",
                "SI": "psv_coresight_cpm_rom",
                "SS": "psv_coresight_cpm_rom",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V419": {
                "VT": "AC",
                "BA": "0x0000F0F00000",
                "HA": "0x0000F0F0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_ROM_INT_psv_coresight_cpm_rom",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_rom",
                "SI": "psv_coresight_cpm_rom",
                "SS": "psv_coresight_cpm_rom",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V420": {
                "VT": "AC",
                "BA": "0x0000F0F00000",
                "HA": "0x0000F0F0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_ROM_INT_psv_coresight_cpm_rom",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_rom",
                "SI": "psv_coresight_cpm_rom",
                "SS": "psv_coresight_cpm_rom",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V421": {
                "VT": "AC",
                "BA": "0x000F0F00000",
                "HA": "0x000F0F0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_ROM_INT_psv_coresight_cpm_rom",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_rom",
                "SI": "psv_coresight_cpm_rom",
                "SS": "psv_coresight_cpm_rom",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V422": {
                "VT": "AC",
                "BA": "0x000F0F00000",
                "HA": "0x000F0F0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_ROM_INT_psv_coresight_cpm_rom",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_rom",
                "SI": "psv_coresight_cpm_rom",
                "SS": "psv_coresight_cpm_rom",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V423": {
                "VT": "AC",
                "BA": "0x000F0F00000",
                "HA": "0x000F0F0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_ROM_INT_psv_coresight_cpm_rom",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_rom",
                "SI": "psv_coresight_cpm_rom",
                "SS": "psv_coresight_cpm_rom",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V424": {
                "VT": "AC",
                "BA": "0x000F0F00000",
                "HA": "0x000F0F0FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_ROM_INT_psv_coresight_cpm_rom",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_rom",
                "SI": "psv_coresight_cpm_rom",
                "SS": "psv_coresight_cpm_rom",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V425": {
                "VT": "AC",
                "BA": "0x000F0F20000",
                "HA": "0x000F0F2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_FUN_INT_psv_coresight_cpm_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_fun",
                "SI": "psv_coresight_cpm_fun",
                "SS": "psv_coresight_cpm_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V426": {
                "VT": "AC",
                "BA": "0x0000F0F20000",
                "HA": "0x0000F0F2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_FUN_INT_psv_coresight_cpm_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_fun",
                "SI": "psv_coresight_cpm_fun",
                "SS": "psv_coresight_cpm_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V427": {
                "VT": "AC",
                "BA": "0x0000F0F20000",
                "HA": "0x0000F0F2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_FUN_INT_psv_coresight_cpm_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_fun",
                "SI": "psv_coresight_cpm_fun",
                "SS": "psv_coresight_cpm_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V428": {
                "VT": "AC",
                "BA": "0x000F0F20000",
                "HA": "0x000F0F2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_FUN_INT_psv_coresight_cpm_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_fun",
                "SI": "psv_coresight_cpm_fun",
                "SS": "psv_coresight_cpm_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V429": {
                "VT": "AC",
                "BA": "0x000F0F20000",
                "HA": "0x000F0F2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_FUN_INT_psv_coresight_cpm_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_fun",
                "SI": "psv_coresight_cpm_fun",
                "SS": "psv_coresight_cpm_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V430": {
                "VT": "AC",
                "BA": "0x000F0F20000",
                "HA": "0x000F0F2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_FUN_INT_psv_coresight_cpm_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_fun",
                "SI": "psv_coresight_cpm_fun",
                "SS": "psv_coresight_cpm_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V431": {
                "VT": "AC",
                "BA": "0x000F0F20000",
                "HA": "0x000F0F2FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_FUN_INT_psv_coresight_cpm_fun",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_fun",
                "SI": "psv_coresight_cpm_fun",
                "SS": "psv_coresight_cpm_fun",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V432": {
                "VT": "AC",
                "BA": "0x000F0F40000",
                "HA": "0x000F0F4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_ELA2A_INT_psv_coresight_cpm_ela2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2a",
                "SI": "psv_coresight_cpm_ela2a",
                "SS": "psv_coresight_cpm_ela2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V433": {
                "VT": "AC",
                "BA": "0x0000F0F40000",
                "HA": "0x0000F0F4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_ELA2A_INT_psv_coresight_cpm_ela2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2a",
                "SI": "psv_coresight_cpm_ela2a",
                "SS": "psv_coresight_cpm_ela2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V434": {
                "VT": "AC",
                "BA": "0x0000F0F40000",
                "HA": "0x0000F0F4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_ELA2A_INT_psv_coresight_cpm_ela2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2a",
                "SI": "psv_coresight_cpm_ela2a",
                "SS": "psv_coresight_cpm_ela2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V435": {
                "VT": "AC",
                "BA": "0x000F0F40000",
                "HA": "0x000F0F4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_ELA2A_INT_psv_coresight_cpm_ela2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2a",
                "SI": "psv_coresight_cpm_ela2a",
                "SS": "psv_coresight_cpm_ela2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V436": {
                "VT": "AC",
                "BA": "0x000F0F40000",
                "HA": "0x000F0F4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_ELA2A_INT_psv_coresight_cpm_ela2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2a",
                "SI": "psv_coresight_cpm_ela2a",
                "SS": "psv_coresight_cpm_ela2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V437": {
                "VT": "AC",
                "BA": "0x000F0F40000",
                "HA": "0x000F0F4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_ELA2A_INT_psv_coresight_cpm_ela2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2a",
                "SI": "psv_coresight_cpm_ela2a",
                "SS": "psv_coresight_cpm_ela2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V438": {
                "VT": "AC",
                "BA": "0x000F0F40000",
                "HA": "0x000F0F4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_ELA2A_INT_psv_coresight_cpm_ela2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2a",
                "SI": "psv_coresight_cpm_ela2a",
                "SS": "psv_coresight_cpm_ela2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V439": {
                "VT": "AC",
                "BA": "0x000F0F50000",
                "HA": "0x000F0F5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_ELA2B_INT_psv_coresight_cpm_ela2b",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2b",
                "SI": "psv_coresight_cpm_ela2b",
                "SS": "psv_coresight_cpm_ela2b",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V440": {
                "VT": "AC",
                "BA": "0x0000F0F50000",
                "HA": "0x0000F0F5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_ELA2B_INT_psv_coresight_cpm_ela2b",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2b",
                "SI": "psv_coresight_cpm_ela2b",
                "SS": "psv_coresight_cpm_ela2b",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V441": {
                "VT": "AC",
                "BA": "0x0000F0F50000",
                "HA": "0x0000F0F5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_ELA2B_INT_psv_coresight_cpm_ela2b",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2b",
                "SI": "psv_coresight_cpm_ela2b",
                "SS": "psv_coresight_cpm_ela2b",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V442": {
                "VT": "AC",
                "BA": "0x000F0F50000",
                "HA": "0x000F0F5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_ELA2B_INT_psv_coresight_cpm_ela2b",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2b",
                "SI": "psv_coresight_cpm_ela2b",
                "SS": "psv_coresight_cpm_ela2b",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V443": {
                "VT": "AC",
                "BA": "0x000F0F50000",
                "HA": "0x000F0F5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_ELA2B_INT_psv_coresight_cpm_ela2b",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2b",
                "SI": "psv_coresight_cpm_ela2b",
                "SS": "psv_coresight_cpm_ela2b",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V444": {
                "VT": "AC",
                "BA": "0x000F0F50000",
                "HA": "0x000F0F5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_ELA2B_INT_psv_coresight_cpm_ela2b",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2b",
                "SI": "psv_coresight_cpm_ela2b",
                "SS": "psv_coresight_cpm_ela2b",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V445": {
                "VT": "AC",
                "BA": "0x000F0F50000",
                "HA": "0x000F0F5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_ELA2B_INT_psv_coresight_cpm_ela2b",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2b",
                "SI": "psv_coresight_cpm_ela2b",
                "SS": "psv_coresight_cpm_ela2b",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V446": {
                "VT": "AC",
                "BA": "0x000F0F60000",
                "HA": "0x000F0F6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_ELA2C_INT_psv_coresight_cpm_ela2c",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2c",
                "SI": "psv_coresight_cpm_ela2c",
                "SS": "psv_coresight_cpm_ela2c",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V447": {
                "VT": "AC",
                "BA": "0x0000F0F60000",
                "HA": "0x0000F0F6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_ELA2C_INT_psv_coresight_cpm_ela2c",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2c",
                "SI": "psv_coresight_cpm_ela2c",
                "SS": "psv_coresight_cpm_ela2c",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V448": {
                "VT": "AC",
                "BA": "0x0000F0F60000",
                "HA": "0x0000F0F6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_ELA2C_INT_psv_coresight_cpm_ela2c",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2c",
                "SI": "psv_coresight_cpm_ela2c",
                "SS": "psv_coresight_cpm_ela2c",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V449": {
                "VT": "AC",
                "BA": "0x000F0F60000",
                "HA": "0x000F0F6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_ELA2C_INT_psv_coresight_cpm_ela2c",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2c",
                "SI": "psv_coresight_cpm_ela2c",
                "SS": "psv_coresight_cpm_ela2c",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V450": {
                "VT": "AC",
                "BA": "0x000F0F60000",
                "HA": "0x000F0F6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_ELA2C_INT_psv_coresight_cpm_ela2c",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2c",
                "SI": "psv_coresight_cpm_ela2c",
                "SS": "psv_coresight_cpm_ela2c",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V451": {
                "VT": "AC",
                "BA": "0x000F0F60000",
                "HA": "0x000F0F6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_ELA2C_INT_psv_coresight_cpm_ela2c",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2c",
                "SI": "psv_coresight_cpm_ela2c",
                "SS": "psv_coresight_cpm_ela2c",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V452": {
                "VT": "AC",
                "BA": "0x000F0F60000",
                "HA": "0x000F0F6FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_ELA2C_INT_psv_coresight_cpm_ela2c",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2c",
                "SI": "psv_coresight_cpm_ela2c",
                "SS": "psv_coresight_cpm_ela2c",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V453": {
                "VT": "AC",
                "BA": "0x000F0F70000",
                "HA": "0x000F0F7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_ELA2D_INT_psv_coresight_cpm_ela2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2d",
                "SI": "psv_coresight_cpm_ela2d",
                "SS": "psv_coresight_cpm_ela2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V454": {
                "VT": "AC",
                "BA": "0x0000F0F70000",
                "HA": "0x0000F0F7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_ELA2D_INT_psv_coresight_cpm_ela2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2d",
                "SI": "psv_coresight_cpm_ela2d",
                "SS": "psv_coresight_cpm_ela2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V455": {
                "VT": "AC",
                "BA": "0x0000F0F70000",
                "HA": "0x0000F0F7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_ELA2D_INT_psv_coresight_cpm_ela2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2d",
                "SI": "psv_coresight_cpm_ela2d",
                "SS": "psv_coresight_cpm_ela2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V456": {
                "VT": "AC",
                "BA": "0x000F0F70000",
                "HA": "0x000F0F7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_ELA2D_INT_psv_coresight_cpm_ela2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2d",
                "SI": "psv_coresight_cpm_ela2d",
                "SS": "psv_coresight_cpm_ela2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V457": {
                "VT": "AC",
                "BA": "0x000F0F70000",
                "HA": "0x000F0F7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_ELA2D_INT_psv_coresight_cpm_ela2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2d",
                "SI": "psv_coresight_cpm_ela2d",
                "SS": "psv_coresight_cpm_ela2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V458": {
                "VT": "AC",
                "BA": "0x000F0F70000",
                "HA": "0x000F0F7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_ELA2D_INT_psv_coresight_cpm_ela2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2d",
                "SI": "psv_coresight_cpm_ela2d",
                "SS": "psv_coresight_cpm_ela2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V459": {
                "VT": "AC",
                "BA": "0x000F0F70000",
                "HA": "0x000F0F7FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_ELA2D_INT_psv_coresight_cpm_ela2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_ela2d",
                "SI": "psv_coresight_cpm_ela2d",
                "SS": "psv_coresight_cpm_ela2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V460": {
                "VT": "AC",
                "BA": "0x000F0F80000",
                "HA": "0x000F0F8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_ATM_INT_psv_coresight_cpm_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_atm",
                "SI": "psv_coresight_cpm_atm",
                "SS": "psv_coresight_cpm_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V461": {
                "VT": "AC",
                "BA": "0x0000F0F80000",
                "HA": "0x0000F0F8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_ATM_INT_psv_coresight_cpm_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_atm",
                "SI": "psv_coresight_cpm_atm",
                "SS": "psv_coresight_cpm_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V462": {
                "VT": "AC",
                "BA": "0x0000F0F80000",
                "HA": "0x0000F0F8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_ATM_INT_psv_coresight_cpm_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_atm",
                "SI": "psv_coresight_cpm_atm",
                "SS": "psv_coresight_cpm_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V463": {
                "VT": "AC",
                "BA": "0x000F0F80000",
                "HA": "0x000F0F8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_ATM_INT_psv_coresight_cpm_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_atm",
                "SI": "psv_coresight_cpm_atm",
                "SS": "psv_coresight_cpm_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V464": {
                "VT": "AC",
                "BA": "0x000F0F80000",
                "HA": "0x000F0F8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_ATM_INT_psv_coresight_cpm_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_atm",
                "SI": "psv_coresight_cpm_atm",
                "SS": "psv_coresight_cpm_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V465": {
                "VT": "AC",
                "BA": "0x000F0F80000",
                "HA": "0x000F0F8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_ATM_INT_psv_coresight_cpm_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_atm",
                "SI": "psv_coresight_cpm_atm",
                "SS": "psv_coresight_cpm_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V466": {
                "VT": "AC",
                "BA": "0x000F0F80000",
                "HA": "0x000F0F8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_ATM_INT_psv_coresight_cpm_atm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_atm",
                "SI": "psv_coresight_cpm_atm",
                "SS": "psv_coresight_cpm_atm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V467": {
                "VT": "AC",
                "BA": "0x000F0FA0000",
                "HA": "0x000F0FAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_CTI2A_INT_psv_coresight_cpm_cti2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2a",
                "SI": "psv_coresight_cpm_cti2a",
                "SS": "psv_coresight_cpm_cti2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V468": {
                "VT": "AC",
                "BA": "0x0000F0FA0000",
                "HA": "0x0000F0FAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_CTI2A_INT_psv_coresight_cpm_cti2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2a",
                "SI": "psv_coresight_cpm_cti2a",
                "SS": "psv_coresight_cpm_cti2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V469": {
                "VT": "AC",
                "BA": "0x0000F0FA0000",
                "HA": "0x0000F0FAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_CTI2A_INT_psv_coresight_cpm_cti2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2a",
                "SI": "psv_coresight_cpm_cti2a",
                "SS": "psv_coresight_cpm_cti2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V470": {
                "VT": "AC",
                "BA": "0x000F0FA0000",
                "HA": "0x000F0FAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_CTI2A_INT_psv_coresight_cpm_cti2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2a",
                "SI": "psv_coresight_cpm_cti2a",
                "SS": "psv_coresight_cpm_cti2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V471": {
                "VT": "AC",
                "BA": "0x000F0FA0000",
                "HA": "0x000F0FAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_CTI2A_INT_psv_coresight_cpm_cti2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2a",
                "SI": "psv_coresight_cpm_cti2a",
                "SS": "psv_coresight_cpm_cti2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V472": {
                "VT": "AC",
                "BA": "0x000F0FA0000",
                "HA": "0x000F0FAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_CTI2A_INT_psv_coresight_cpm_cti2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2a",
                "SI": "psv_coresight_cpm_cti2a",
                "SS": "psv_coresight_cpm_cti2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V473": {
                "VT": "AC",
                "BA": "0x000F0FA0000",
                "HA": "0x000F0FAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_CTI2A_INT_psv_coresight_cpm_cti2a",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2a",
                "SI": "psv_coresight_cpm_cti2a",
                "SS": "psv_coresight_cpm_cti2a",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V474": {
                "VT": "AC",
                "BA": "0x000F0FD0000",
                "HA": "0x000F0FDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CoreSight_CPM_CTI2D_INT_psv_coresight_cpm_cti2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2d",
                "SI": "psv_coresight_cpm_cti2d",
                "SS": "psv_coresight_cpm_cti2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V475": {
                "VT": "AC",
                "BA": "0x0000F0FD0000",
                "HA": "0x0000F0FDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CoreSight_CPM_CTI2D_INT_psv_coresight_cpm_cti2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2d",
                "SI": "psv_coresight_cpm_cti2d",
                "SS": "psv_coresight_cpm_cti2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V476": {
                "VT": "AC",
                "BA": "0x0000F0FD0000",
                "HA": "0x0000F0FDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CoreSight_CPM_CTI2D_INT_psv_coresight_cpm_cti2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2d",
                "SI": "psv_coresight_cpm_cti2d",
                "SS": "psv_coresight_cpm_cti2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V477": {
                "VT": "AC",
                "BA": "0x000F0FD0000",
                "HA": "0x000F0FDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CoreSight_CPM_CTI2D_INT_psv_coresight_cpm_cti2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2d",
                "SI": "psv_coresight_cpm_cti2d",
                "SS": "psv_coresight_cpm_cti2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V478": {
                "VT": "AC",
                "BA": "0x000F0FD0000",
                "HA": "0x000F0FDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CoreSight_CPM_CTI2D_INT_psv_coresight_cpm_cti2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2d",
                "SI": "psv_coresight_cpm_cti2d",
                "SS": "psv_coresight_cpm_cti2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V479": {
                "VT": "AC",
                "BA": "0x000F0FD0000",
                "HA": "0x000F0FDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CoreSight_CPM_CTI2D_INT_psv_coresight_cpm_cti2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2d",
                "SI": "psv_coresight_cpm_cti2d",
                "SS": "psv_coresight_cpm_cti2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V480": {
                "VT": "AC",
                "BA": "0x000F0FD0000",
                "HA": "0x000F0FDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CoreSight_CPM_CTI2D_INT_psv_coresight_cpm_cti2d",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_coresight_cpm_cti2d",
                "SI": "psv_coresight_cpm_cti2d",
                "SS": "psv_coresight_cpm_cti2d",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V481": {
                "VT": "AC",
                "BA": "0x000F1020000",
                "HA": "0x000F102FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_GPIO_INT_psv_pmc_gpio_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_gpio_0",
                "SI": "psv_pmc_gpio_0",
                "SS": "psv_pmc_gpio_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V482": {
                "VT": "AC",
                "BA": "0x0000F1020000",
                "HA": "0x0000F102FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_GPIO_INT_psv_pmc_gpio_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_gpio_0",
                "SI": "psv_pmc_gpio_0",
                "SS": "psv_pmc_gpio_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V483": {
                "VT": "AC",
                "BA": "0x0000F1020000",
                "HA": "0x0000F102FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_GPIO_INT_psv_pmc_gpio_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_gpio_0",
                "SI": "psv_pmc_gpio_0",
                "SS": "psv_pmc_gpio_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V484": {
                "VT": "AC",
                "BA": "0x000F1020000",
                "HA": "0x000F102FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_GPIO_INT_psv_pmc_gpio_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_gpio_0",
                "SI": "psv_pmc_gpio_0",
                "SS": "psv_pmc_gpio_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V485": {
                "VT": "AC",
                "BA": "0x000F1020000",
                "HA": "0x000F102FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_GPIO_INT_psv_pmc_gpio_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_gpio_0",
                "SI": "psv_pmc_gpio_0",
                "SS": "psv_pmc_gpio_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V486": {
                "VT": "AC",
                "BA": "0x000F1020000",
                "HA": "0x000F102FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_GPIO_INT_psv_pmc_gpio_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_gpio_0",
                "SI": "psv_pmc_gpio_0",
                "SS": "psv_pmc_gpio_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V487": {
                "VT": "AC",
                "BA": "0x000F1020000",
                "HA": "0x000F102FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_GPIO_INT_psv_pmc_gpio_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_gpio_0",
                "SI": "psv_pmc_gpio_0",
                "SS": "psv_pmc_gpio_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V488": {
                "VT": "AC",
                "BA": "0x000F1030000",
                "HA": "0x000F103FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_QSPI_INT_psv_pmc_qspi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_0",
                "SI": "psv_pmc_qspi_0",
                "SS": "psv_pmc_qspi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V489": {
                "VT": "AC",
                "BA": "0x0000F1030000",
                "HA": "0x0000F103FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_QSPI_INT_psv_pmc_qspi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_0",
                "SI": "psv_pmc_qspi_0",
                "SS": "psv_pmc_qspi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V490": {
                "VT": "AC",
                "BA": "0x0000F1030000",
                "HA": "0x0000F103FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_QSPI_INT_psv_pmc_qspi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_0",
                "SI": "psv_pmc_qspi_0",
                "SS": "psv_pmc_qspi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V491": {
                "VT": "AC",
                "BA": "0x000F1030000",
                "HA": "0x000F103FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_QSPI_INT_psv_pmc_qspi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_0",
                "SI": "psv_pmc_qspi_0",
                "SS": "psv_pmc_qspi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V492": {
                "VT": "AC",
                "BA": "0x000F1030000",
                "HA": "0x000F103FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_QSPI_INT_psv_pmc_qspi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_0",
                "SI": "psv_pmc_qspi_0",
                "SS": "psv_pmc_qspi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V493": {
                "VT": "AC",
                "BA": "0x000F1030000",
                "HA": "0x000F103FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_QSPI_INT_psv_pmc_qspi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_0",
                "SI": "psv_pmc_qspi_0",
                "SS": "psv_pmc_qspi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V494": {
                "VT": "AC",
                "BA": "0x000F1030000",
                "HA": "0x000F103FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_QSPI_INT_psv_pmc_qspi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_0",
                "SI": "psv_pmc_qspi_0",
                "SS": "psv_pmc_qspi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V495": {
                "VT": "AC",
                "BA": "0x000F1050000",
                "HA": "0x000F105FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_SD1_INT_psv_pmc_sd_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sd_1",
                "SI": "psv_pmc_sd_1",
                "SS": "psv_pmc_sd_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V496": {
                "VT": "AC",
                "BA": "0x0000F1050000",
                "HA": "0x0000F105FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_SD1_INT_psv_pmc_sd_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sd_1",
                "SI": "psv_pmc_sd_1",
                "SS": "psv_pmc_sd_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V497": {
                "VT": "AC",
                "BA": "0x0000F1050000",
                "HA": "0x0000F105FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_SD1_INT_psv_pmc_sd_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sd_1",
                "SI": "psv_pmc_sd_1",
                "SS": "psv_pmc_sd_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V498": {
                "VT": "AC",
                "BA": "0x000F1050000",
                "HA": "0x000F105FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_SD1_INT_psv_pmc_sd_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sd_1",
                "SI": "psv_pmc_sd_1",
                "SS": "psv_pmc_sd_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V499": {
                "VT": "AC",
                "BA": "0x000F1050000",
                "HA": "0x000F105FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_SD1_INT_psv_pmc_sd_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sd_1",
                "SI": "psv_pmc_sd_1",
                "SS": "psv_pmc_sd_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V500": {
                "VT": "AC",
                "BA": "0x000F1050000",
                "HA": "0x000F105FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_SD1_INT_psv_pmc_sd_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sd_1",
                "SI": "psv_pmc_sd_1",
                "SS": "psv_pmc_sd_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V501": {
                "VT": "AC",
                "BA": "0x000F1050000",
                "HA": "0x000F105FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_SD1_INT_psv_pmc_sd_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sd_1",
                "SI": "psv_pmc_sd_1",
                "SS": "psv_pmc_sd_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V502": {
                "VT": "AC",
                "BA": "0x000F1110000",
                "HA": "0x000F115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_GLOBAL_INT_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_global_0",
                "SI": "psv_pmc_global_0",
                "SS": "psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V503": {
                "VT": "AC",
                "BA": "0x0000F1110000",
                "HA": "0x0000F115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_GLOBAL_INT_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_global_0",
                "SI": "psv_pmc_global_0",
                "SS": "psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V504": {
                "VT": "AC",
                "BA": "0x0000F1110000",
                "HA": "0x0000F115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_GLOBAL_INT_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_global_0",
                "SI": "psv_pmc_global_0",
                "SS": "psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V505": {
                "VT": "AC",
                "BA": "0x000F1110000",
                "HA": "0x000F115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_GLOBAL_INT_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_global_0",
                "SI": "psv_pmc_global_0",
                "SS": "psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V506": {
                "VT": "AC",
                "BA": "0x000F1110000",
                "HA": "0x000F115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_GLOBAL_INT_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_global_0",
                "SI": "psv_pmc_global_0",
                "SS": "psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V507": {
                "VT": "AC",
                "BA": "0x000F1110000",
                "HA": "0x000F115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_GLOBAL_INT_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_global_0",
                "SI": "psv_pmc_global_0",
                "SS": "psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V508": {
                "VT": "AC",
                "BA": "0x000F1110000",
                "HA": "0x000F115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_GLOBAL_INT_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_global_0",
                "SI": "psv_pmc_global_0",
                "SS": "psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V509": {
                "VT": "AC",
                "BA": "0x000F1110000",
                "HA": "0x000F115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PMC_GLOBAL_INT_slv1_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_global_0",
                "SI": "slv1_psv_pmc_global_0",
                "SS": "slv1_psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V510": {
                "VT": "AC",
                "BA": "0x000F1110000",
                "HA": "0x000F115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PMC_GLOBAL_INT_slv1_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_global_0",
                "SI": "slv1_psv_pmc_global_0",
                "SS": "slv1_psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V511": {
                "VT": "AC",
                "BA": "0x000F1110000",
                "HA": "0x000F115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PMC_GLOBAL_INT_slv2_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_global_0",
                "SI": "slv2_psv_pmc_global_0",
                "SS": "slv2_psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V512": {
                "VT": "AC",
                "BA": "0x000F1110000",
                "HA": "0x000F115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PMC_GLOBAL_INT_slv2_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_global_0",
                "SI": "slv2_psv_pmc_global_0",
                "SS": "slv2_psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V513": {
                "VT": "AC",
                "BA": "0x000F1110000",
                "HA": "0x000F115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PMC_GLOBAL_INT_slv3_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_global_0",
                "SI": "slv3_psv_pmc_global_0",
                "SS": "slv3_psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V514": {
                "VT": "AC",
                "BA": "0x000F1110000",
                "HA": "0x000F115FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PMC_GLOBAL_INT_slv3_psv_pmc_global_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_global_0",
                "SI": "slv3_psv_pmc_global_0",
                "SS": "slv3_psv_pmc_global_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V515": {
                "VT": "AC",
                "BA": "0x000F11C0000",
                "HA": "0x000F11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_DMA0_INT_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_0",
                "SI": "psv_pmc_dma_0",
                "SS": "psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V516": {
                "VT": "AC",
                "BA": "0x0000F11C0000",
                "HA": "0x0000F11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_DMA0_INT_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_0",
                "SI": "psv_pmc_dma_0",
                "SS": "psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V517": {
                "VT": "AC",
                "BA": "0x0000F11C0000",
                "HA": "0x0000F11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_DMA0_INT_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_0",
                "SI": "psv_pmc_dma_0",
                "SS": "psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V518": {
                "VT": "AC",
                "BA": "0x000F11C0000",
                "HA": "0x000F11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_DMA0_INT_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_0",
                "SI": "psv_pmc_dma_0",
                "SS": "psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V519": {
                "VT": "AC",
                "BA": "0x000F11C0000",
                "HA": "0x000F11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_DMA0_INT_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_0",
                "SI": "psv_pmc_dma_0",
                "SS": "psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V520": {
                "VT": "AC",
                "BA": "0x000F11C0000",
                "HA": "0x000F11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_DMA0_INT_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_0",
                "SI": "psv_pmc_dma_0",
                "SS": "psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V521": {
                "VT": "AC",
                "BA": "0x000F11C0000",
                "HA": "0x000F11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_DMA0_INT_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_0",
                "SI": "psv_pmc_dma_0",
                "SS": "psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V522": {
                "VT": "AC",
                "BA": "0x000F11C0000",
                "HA": "0x000F11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PMC_DMA0_INT_slv1_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_dma_0",
                "SI": "slv1_psv_pmc_dma_0",
                "SS": "slv1_psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V523": {
                "VT": "AC",
                "BA": "0x000F11C0000",
                "HA": "0x000F11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PMC_DMA0_INT_slv1_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_dma_0",
                "SI": "slv1_psv_pmc_dma_0",
                "SS": "slv1_psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V524": {
                "VT": "AC",
                "BA": "0x000F11C0000",
                "HA": "0x000F11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PMC_DMA0_INT_slv2_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_dma_0",
                "SI": "slv2_psv_pmc_dma_0",
                "SS": "slv2_psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V525": {
                "VT": "AC",
                "BA": "0x000F11C0000",
                "HA": "0x000F11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PMC_DMA0_INT_slv2_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_dma_0",
                "SI": "slv2_psv_pmc_dma_0",
                "SS": "slv2_psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V526": {
                "VT": "AC",
                "BA": "0x000F11C0000",
                "HA": "0x000F11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PMC_DMA0_INT_slv3_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_dma_0",
                "SI": "slv3_psv_pmc_dma_0",
                "SS": "slv3_psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V527": {
                "VT": "AC",
                "BA": "0x000F11C0000",
                "HA": "0x000F11CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PMC_DMA0_INT_slv3_psv_pmc_dma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_dma_0",
                "SI": "slv3_psv_pmc_dma_0",
                "SS": "slv3_psv_pmc_dma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V528": {
                "VT": "AC",
                "BA": "0x000F11D0000",
                "HA": "0x000F11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_DMA1_INT_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_1",
                "SI": "psv_pmc_dma_1",
                "SS": "psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V529": {
                "VT": "AC",
                "BA": "0x0000F11D0000",
                "HA": "0x0000F11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_DMA1_INT_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_1",
                "SI": "psv_pmc_dma_1",
                "SS": "psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V530": {
                "VT": "AC",
                "BA": "0x0000F11D0000",
                "HA": "0x0000F11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_DMA1_INT_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_1",
                "SI": "psv_pmc_dma_1",
                "SS": "psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V531": {
                "VT": "AC",
                "BA": "0x000F11D0000",
                "HA": "0x000F11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_DMA1_INT_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_1",
                "SI": "psv_pmc_dma_1",
                "SS": "psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V532": {
                "VT": "AC",
                "BA": "0x000F11D0000",
                "HA": "0x000F11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_DMA1_INT_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_1",
                "SI": "psv_pmc_dma_1",
                "SS": "psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V533": {
                "VT": "AC",
                "BA": "0x000F11D0000",
                "HA": "0x000F11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_DMA1_INT_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_1",
                "SI": "psv_pmc_dma_1",
                "SS": "psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V534": {
                "VT": "AC",
                "BA": "0x000F11D0000",
                "HA": "0x000F11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_DMA1_INT_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_dma_1",
                "SI": "psv_pmc_dma_1",
                "SS": "psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V535": {
                "VT": "AC",
                "BA": "0x000F11D0000",
                "HA": "0x000F11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PMC_DMA1_INT_slv1_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_dma_1",
                "SI": "slv1_psv_pmc_dma_1",
                "SS": "slv1_psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V536": {
                "VT": "AC",
                "BA": "0x000F11D0000",
                "HA": "0x000F11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PMC_DMA1_INT_slv1_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_dma_1",
                "SI": "slv1_psv_pmc_dma_1",
                "SS": "slv1_psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V537": {
                "VT": "AC",
                "BA": "0x000F11D0000",
                "HA": "0x000F11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PMC_DMA1_INT_slv2_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_dma_1",
                "SI": "slv2_psv_pmc_dma_1",
                "SS": "slv2_psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V538": {
                "VT": "AC",
                "BA": "0x000F11D0000",
                "HA": "0x000F11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PMC_DMA1_INT_slv2_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_dma_1",
                "SI": "slv2_psv_pmc_dma_1",
                "SS": "slv2_psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V539": {
                "VT": "AC",
                "BA": "0x000F11D0000",
                "HA": "0x000F11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PMC_DMA1_INT_slv3_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_dma_1",
                "SI": "slv3_psv_pmc_dma_1",
                "SS": "slv3_psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V540": {
                "VT": "AC",
                "BA": "0x000F11D0000",
                "HA": "0x000F11DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PMC_DMA1_INT_slv3_psv_pmc_dma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_dma_1",
                "SI": "slv3_psv_pmc_dma_1",
                "SS": "slv3_psv_pmc_dma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V541": {
                "VT": "AC",
                "BA": "0x000F11E0000",
                "HA": "0x000F11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_AES_INT_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_aes",
                "SI": "psv_pmc_aes",
                "SS": "psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V542": {
                "VT": "AC",
                "BA": "0x0000F11E0000",
                "HA": "0x0000F11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_AES_INT_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_aes",
                "SI": "psv_pmc_aes",
                "SS": "psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V543": {
                "VT": "AC",
                "BA": "0x0000F11E0000",
                "HA": "0x0000F11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_AES_INT_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_aes",
                "SI": "psv_pmc_aes",
                "SS": "psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V544": {
                "VT": "AC",
                "BA": "0x000F11E0000",
                "HA": "0x000F11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_AES_INT_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_aes",
                "SI": "psv_pmc_aes",
                "SS": "psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V545": {
                "VT": "AC",
                "BA": "0x000F11E0000",
                "HA": "0x000F11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_AES_INT_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_aes",
                "SI": "psv_pmc_aes",
                "SS": "psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V546": {
                "VT": "AC",
                "BA": "0x000F11E0000",
                "HA": "0x000F11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_AES_INT_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_aes",
                "SI": "psv_pmc_aes",
                "SS": "psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V547": {
                "VT": "AC",
                "BA": "0x000F11E0000",
                "HA": "0x000F11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_AES_INT_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_aes",
                "SI": "psv_pmc_aes",
                "SS": "psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V548": {
                "VT": "AC",
                "BA": "0x000F11E0000",
                "HA": "0x000F11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_AES_INT_slv1_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_aes",
                "SI": "slv1_psv_pmc_aes",
                "SS": "slv1_psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V549": {
                "VT": "AC",
                "BA": "0x000F11E0000",
                "HA": "0x000F11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_AES_INT_slv1_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_aes",
                "SI": "slv1_psv_pmc_aes",
                "SS": "slv1_psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V550": {
                "VT": "AC",
                "BA": "0x000F11E0000",
                "HA": "0x000F11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_AES_INT_slv2_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_aes",
                "SI": "slv2_psv_pmc_aes",
                "SS": "slv2_psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V551": {
                "VT": "AC",
                "BA": "0x000F11E0000",
                "HA": "0x000F11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_AES_INT_slv2_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_aes",
                "SI": "slv2_psv_pmc_aes",
                "SS": "slv2_psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V552": {
                "VT": "AC",
                "BA": "0x000F11E0000",
                "HA": "0x000F11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_AES_INT_slv3_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_aes",
                "SI": "slv3_psv_pmc_aes",
                "SS": "slv3_psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V553": {
                "VT": "AC",
                "BA": "0x000F11E0000",
                "HA": "0x000F11EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_AES_INT_slv3_psv_pmc_aes",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_aes",
                "SI": "slv3_psv_pmc_aes",
                "SS": "slv3_psv_pmc_aes",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V554": {
                "VT": "AC",
                "BA": "0x000F11F0000",
                "HA": "0x000F11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_BBRAM_CTRL_INT_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_bbram_ctrl",
                "SI": "psv_pmc_bbram_ctrl",
                "SS": "psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V555": {
                "VT": "AC",
                "BA": "0x0000F11F0000",
                "HA": "0x0000F11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_BBRAM_CTRL_INT_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_bbram_ctrl",
                "SI": "psv_pmc_bbram_ctrl",
                "SS": "psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V556": {
                "VT": "AC",
                "BA": "0x0000F11F0000",
                "HA": "0x0000F11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_BBRAM_CTRL_INT_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_bbram_ctrl",
                "SI": "psv_pmc_bbram_ctrl",
                "SS": "psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V557": {
                "VT": "AC",
                "BA": "0x000F11F0000",
                "HA": "0x000F11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_BBRAM_CTRL_INT_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_bbram_ctrl",
                "SI": "psv_pmc_bbram_ctrl",
                "SS": "psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V558": {
                "VT": "AC",
                "BA": "0x000F11F0000",
                "HA": "0x000F11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_BBRAM_CTRL_INT_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_bbram_ctrl",
                "SI": "psv_pmc_bbram_ctrl",
                "SS": "psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V559": {
                "VT": "AC",
                "BA": "0x000F11F0000",
                "HA": "0x000F11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_BBRAM_CTRL_INT_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_bbram_ctrl",
                "SI": "psv_pmc_bbram_ctrl",
                "SS": "psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V560": {
                "VT": "AC",
                "BA": "0x000F11F0000",
                "HA": "0x000F11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_BBRAM_CTRL_INT_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_bbram_ctrl",
                "SI": "psv_pmc_bbram_ctrl",
                "SS": "psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V561": {
                "VT": "AC",
                "BA": "0x000F11F0000",
                "HA": "0x000F11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_BBRAM_CTRL_INT_slv1_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_bbram_ctrl",
                "SI": "slv1_psv_pmc_bbram_ctrl",
                "SS": "slv1_psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V562": {
                "VT": "AC",
                "BA": "0x000F11F0000",
                "HA": "0x000F11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_BBRAM_CTRL_INT_slv1_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_bbram_ctrl",
                "SI": "slv1_psv_pmc_bbram_ctrl",
                "SS": "slv1_psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V563": {
                "VT": "AC",
                "BA": "0x000F11F0000",
                "HA": "0x000F11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_BBRAM_CTRL_INT_slv2_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_bbram_ctrl",
                "SI": "slv2_psv_pmc_bbram_ctrl",
                "SS": "slv2_psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V564": {
                "VT": "AC",
                "BA": "0x000F11F0000",
                "HA": "0x000F11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_BBRAM_CTRL_INT_slv2_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_bbram_ctrl",
                "SI": "slv2_psv_pmc_bbram_ctrl",
                "SS": "slv2_psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V565": {
                "VT": "AC",
                "BA": "0x000F11F0000",
                "HA": "0x000F11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_BBRAM_CTRL_INT_slv3_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_bbram_ctrl",
                "SI": "slv3_psv_pmc_bbram_ctrl",
                "SS": "slv3_psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V566": {
                "VT": "AC",
                "BA": "0x000F11F0000",
                "HA": "0x000F11FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_BBRAM_CTRL_INT_slv3_psv_pmc_bbram_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_bbram_ctrl",
                "SI": "slv3_psv_pmc_bbram_ctrl",
                "SS": "slv3_psv_pmc_bbram_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V567": {
                "VT": "AC",
                "BA": "0x000F1200000",
                "HA": "0x000F120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ECDSA_RSA_INT_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rsa",
                "SI": "psv_pmc_rsa",
                "SS": "psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V568": {
                "VT": "AC",
                "BA": "0x0000F1200000",
                "HA": "0x0000F120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ECDSA_RSA_INT_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rsa",
                "SI": "psv_pmc_rsa",
                "SS": "psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V569": {
                "VT": "AC",
                "BA": "0x0000F1200000",
                "HA": "0x0000F120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ECDSA_RSA_INT_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rsa",
                "SI": "psv_pmc_rsa",
                "SS": "psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V570": {
                "VT": "AC",
                "BA": "0x000F1200000",
                "HA": "0x000F120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ECDSA_RSA_INT_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rsa",
                "SI": "psv_pmc_rsa",
                "SS": "psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V571": {
                "VT": "AC",
                "BA": "0x000F1200000",
                "HA": "0x000F120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ECDSA_RSA_INT_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rsa",
                "SI": "psv_pmc_rsa",
                "SS": "psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V572": {
                "VT": "AC",
                "BA": "0x000F1200000",
                "HA": "0x000F120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ECDSA_RSA_INT_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rsa",
                "SI": "psv_pmc_rsa",
                "SS": "psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V573": {
                "VT": "AC",
                "BA": "0x000F1200000",
                "HA": "0x000F120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ECDSA_RSA_INT_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rsa",
                "SI": "psv_pmc_rsa",
                "SS": "psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V574": {
                "VT": "AC",
                "BA": "0x000F1200000",
                "HA": "0x000F120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_ECDSA_RSA_INT_slv1_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_rsa",
                "SI": "slv1_psv_pmc_rsa",
                "SS": "slv1_psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V575": {
                "VT": "AC",
                "BA": "0x000F1200000",
                "HA": "0x000F120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_ECDSA_RSA_INT_slv1_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_rsa",
                "SI": "slv1_psv_pmc_rsa",
                "SS": "slv1_psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V576": {
                "VT": "AC",
                "BA": "0x000F1200000",
                "HA": "0x000F120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_ECDSA_RSA_INT_slv2_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_rsa",
                "SI": "slv2_psv_pmc_rsa",
                "SS": "slv2_psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V577": {
                "VT": "AC",
                "BA": "0x000F1200000",
                "HA": "0x000F120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_ECDSA_RSA_INT_slv2_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_rsa",
                "SI": "slv2_psv_pmc_rsa",
                "SS": "slv2_psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V578": {
                "VT": "AC",
                "BA": "0x000F1200000",
                "HA": "0x000F120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_ECDSA_RSA_INT_slv3_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_rsa",
                "SI": "slv3_psv_pmc_rsa",
                "SS": "slv3_psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V579": {
                "VT": "AC",
                "BA": "0x000F1200000",
                "HA": "0x000F120FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_ECDSA_RSA_INT_slv3_psv_pmc_rsa",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_rsa",
                "SI": "slv3_psv_pmc_rsa",
                "SS": "slv3_psv_pmc_rsa",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V580": {
                "VT": "AC",
                "BA": "0x000F1210000",
                "HA": "0x000F121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_SHA3_INT_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sha",
                "SI": "psv_pmc_sha",
                "SS": "psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V581": {
                "VT": "AC",
                "BA": "0x0000F1210000",
                "HA": "0x0000F121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_SHA3_INT_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sha",
                "SI": "psv_pmc_sha",
                "SS": "psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V582": {
                "VT": "AC",
                "BA": "0x0000F1210000",
                "HA": "0x0000F121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_SHA3_INT_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sha",
                "SI": "psv_pmc_sha",
                "SS": "psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V583": {
                "VT": "AC",
                "BA": "0x000F1210000",
                "HA": "0x000F121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_SHA3_INT_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sha",
                "SI": "psv_pmc_sha",
                "SS": "psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V584": {
                "VT": "AC",
                "BA": "0x000F1210000",
                "HA": "0x000F121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_SHA3_INT_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sha",
                "SI": "psv_pmc_sha",
                "SS": "psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V585": {
                "VT": "AC",
                "BA": "0x000F1210000",
                "HA": "0x000F121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_SHA3_INT_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sha",
                "SI": "psv_pmc_sha",
                "SS": "psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V586": {
                "VT": "AC",
                "BA": "0x000F1210000",
                "HA": "0x000F121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_SHA3_INT_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sha",
                "SI": "psv_pmc_sha",
                "SS": "psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V587": {
                "VT": "AC",
                "BA": "0x000F1210000",
                "HA": "0x000F121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_SHA3_INT_slv1_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_sha",
                "SI": "slv1_psv_pmc_sha",
                "SS": "slv1_psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V588": {
                "VT": "AC",
                "BA": "0x000F1210000",
                "HA": "0x000F121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_SHA3_INT_slv1_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_sha",
                "SI": "slv1_psv_pmc_sha",
                "SS": "slv1_psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V589": {
                "VT": "AC",
                "BA": "0x000F1210000",
                "HA": "0x000F121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_SHA3_INT_slv2_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_sha",
                "SI": "slv2_psv_pmc_sha",
                "SS": "slv2_psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V590": {
                "VT": "AC",
                "BA": "0x000F1210000",
                "HA": "0x000F121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_SHA3_INT_slv2_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_sha",
                "SI": "slv2_psv_pmc_sha",
                "SS": "slv2_psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V591": {
                "VT": "AC",
                "BA": "0x000F1210000",
                "HA": "0x000F121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_SHA3_INT_slv3_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_sha",
                "SI": "slv3_psv_pmc_sha",
                "SS": "slv3_psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V592": {
                "VT": "AC",
                "BA": "0x000F1210000",
                "HA": "0x000F121FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_SHA3_INT_slv3_psv_pmc_sha",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_sha",
                "SI": "slv3_psv_pmc_sha",
                "SS": "slv3_psv_pmc_sha",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V593": {
                "VT": "AC",
                "BA": "0x000F1220000",
                "HA": "0x000F122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_SLAVE_BOOT_INT_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot",
                "SI": "psv_pmc_slave_boot",
                "SS": "psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V594": {
                "VT": "AC",
                "BA": "0x0000F1220000",
                "HA": "0x0000F122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_SLAVE_BOOT_INT_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot",
                "SI": "psv_pmc_slave_boot",
                "SS": "psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V595": {
                "VT": "AC",
                "BA": "0x0000F1220000",
                "HA": "0x0000F122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_SLAVE_BOOT_INT_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot",
                "SI": "psv_pmc_slave_boot",
                "SS": "psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V596": {
                "VT": "AC",
                "BA": "0x000F1220000",
                "HA": "0x000F122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_SLAVE_BOOT_INT_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot",
                "SI": "psv_pmc_slave_boot",
                "SS": "psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V597": {
                "VT": "AC",
                "BA": "0x000F1220000",
                "HA": "0x000F122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_SLAVE_BOOT_INT_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot",
                "SI": "psv_pmc_slave_boot",
                "SS": "psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V598": {
                "VT": "AC",
                "BA": "0x000F1220000",
                "HA": "0x000F122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_SLAVE_BOOT_INT_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot",
                "SI": "psv_pmc_slave_boot",
                "SS": "psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V599": {
                "VT": "AC",
                "BA": "0x000F1220000",
                "HA": "0x000F122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_SLAVE_BOOT_INT_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot",
                "SI": "psv_pmc_slave_boot",
                "SS": "psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V600": {
                "VT": "AC",
                "BA": "0x000F1220000",
                "HA": "0x000F122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PMC_SLAVE_BOOT_INT_slv1_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_slave_boot",
                "SI": "slv1_psv_pmc_slave_boot",
                "SS": "slv1_psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V601": {
                "VT": "AC",
                "BA": "0x000F1220000",
                "HA": "0x000F122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PMC_SLAVE_BOOT_INT_slv1_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_slave_boot",
                "SI": "slv1_psv_pmc_slave_boot",
                "SS": "slv1_psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V602": {
                "VT": "AC",
                "BA": "0x000F1220000",
                "HA": "0x000F122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PMC_SLAVE_BOOT_INT_slv2_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_slave_boot",
                "SI": "slv2_psv_pmc_slave_boot",
                "SS": "slv2_psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V603": {
                "VT": "AC",
                "BA": "0x000F1220000",
                "HA": "0x000F122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PMC_SLAVE_BOOT_INT_slv2_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_slave_boot",
                "SI": "slv2_psv_pmc_slave_boot",
                "SS": "slv2_psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V604": {
                "VT": "AC",
                "BA": "0x000F1220000",
                "HA": "0x000F122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PMC_SLAVE_BOOT_INT_slv3_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_slave_boot",
                "SI": "slv3_psv_pmc_slave_boot",
                "SS": "slv3_psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V605": {
                "VT": "AC",
                "BA": "0x000F1220000",
                "HA": "0x000F122FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PMC_SLAVE_BOOT_INT_slv3_psv_pmc_slave_boot",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_slave_boot",
                "SI": "slv3_psv_pmc_slave_boot",
                "SS": "slv3_psv_pmc_slave_boot",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V606": {
                "VT": "AC",
                "BA": "0x000F1230000",
                "HA": "0x000F123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PSV_PMC_TRNG_INT_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_trng",
                "SI": "psv_pmc_trng",
                "SS": "psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V607": {
                "VT": "AC",
                "BA": "0x0000F1230000",
                "HA": "0x0000F123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PSV_PMC_TRNG_INT_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_trng",
                "SI": "psv_pmc_trng",
                "SS": "psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V608": {
                "VT": "AC",
                "BA": "0x0000F1230000",
                "HA": "0x0000F123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PSV_PMC_TRNG_INT_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_trng",
                "SI": "psv_pmc_trng",
                "SS": "psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V609": {
                "VT": "AC",
                "BA": "0x000F1230000",
                "HA": "0x000F123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PSV_PMC_TRNG_INT_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_trng",
                "SI": "psv_pmc_trng",
                "SS": "psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V610": {
                "VT": "AC",
                "BA": "0x000F1230000",
                "HA": "0x000F123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PSV_PMC_TRNG_INT_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_trng",
                "SI": "psv_pmc_trng",
                "SS": "psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V611": {
                "VT": "AC",
                "BA": "0x000F1230000",
                "HA": "0x000F123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PSV_PMC_TRNG_INT_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_trng",
                "SI": "psv_pmc_trng",
                "SS": "psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V612": {
                "VT": "AC",
                "BA": "0x000F1230000",
                "HA": "0x000F123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PSV_PMC_TRNG_INT_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_trng",
                "SI": "psv_pmc_trng",
                "SS": "psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V613": {
                "VT": "AC",
                "BA": "0x000F1230000",
                "HA": "0x000F123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PSV_PMC_TRNG_INT_slv1_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_trng",
                "SI": "slv1_psv_pmc_trng",
                "SS": "slv1_psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V614": {
                "VT": "AC",
                "BA": "0x000F1230000",
                "HA": "0x000F123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PSV_PMC_TRNG_INT_slv1_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_trng",
                "SI": "slv1_psv_pmc_trng",
                "SS": "slv1_psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V615": {
                "VT": "AC",
                "BA": "0x000F1230000",
                "HA": "0x000F123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PSV_PMC_TRNG_INT_slv2_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_trng",
                "SI": "slv2_psv_pmc_trng",
                "SS": "slv2_psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V616": {
                "VT": "AC",
                "BA": "0x000F1230000",
                "HA": "0x000F123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PSV_PMC_TRNG_INT_slv2_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_trng",
                "SI": "slv2_psv_pmc_trng",
                "SS": "slv2_psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V617": {
                "VT": "AC",
                "BA": "0x000F1230000",
                "HA": "0x000F123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PSV_PMC_TRNG_INT_slv3_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_trng",
                "SI": "slv3_psv_pmc_trng",
                "SS": "slv3_psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V618": {
                "VT": "AC",
                "BA": "0x000F1230000",
                "HA": "0x000F123FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PSV_PMC_TRNG_INT_slv3_psv_pmc_trng",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_trng",
                "SI": "slv3_psv_pmc_trng",
                "SS": "slv3_psv_pmc_trng",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V619": {
                "VT": "AC",
                "BA": "0x000F1240000",
                "HA": "0x000F124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_EFUSE_CTRL_INT_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_ctrl",
                "SI": "psv_pmc_efuse_ctrl",
                "SS": "psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V620": {
                "VT": "AC",
                "BA": "0x0000F1240000",
                "HA": "0x0000F124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_EFUSE_CTRL_INT_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_ctrl",
                "SI": "psv_pmc_efuse_ctrl",
                "SS": "psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V621": {
                "VT": "AC",
                "BA": "0x0000F1240000",
                "HA": "0x0000F124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_EFUSE_CTRL_INT_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_ctrl",
                "SI": "psv_pmc_efuse_ctrl",
                "SS": "psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V622": {
                "VT": "AC",
                "BA": "0x000F1240000",
                "HA": "0x000F124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_EFUSE_CTRL_INT_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_ctrl",
                "SI": "psv_pmc_efuse_ctrl",
                "SS": "psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V623": {
                "VT": "AC",
                "BA": "0x000F1240000",
                "HA": "0x000F124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_EFUSE_CTRL_INT_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_ctrl",
                "SI": "psv_pmc_efuse_ctrl",
                "SS": "psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V624": {
                "VT": "AC",
                "BA": "0x000F1240000",
                "HA": "0x000F124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_EFUSE_CTRL_INT_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_ctrl",
                "SI": "psv_pmc_efuse_ctrl",
                "SS": "psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V625": {
                "VT": "AC",
                "BA": "0x000F1240000",
                "HA": "0x000F124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_EFUSE_CTRL_INT_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_ctrl",
                "SI": "psv_pmc_efuse_ctrl",
                "SS": "psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V626": {
                "VT": "AC",
                "BA": "0x000F1240000",
                "HA": "0x000F124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_EFUSE_CTRL_INT_slv1_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_efuse_ctrl",
                "SI": "slv1_psv_pmc_efuse_ctrl",
                "SS": "slv1_psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V627": {
                "VT": "AC",
                "BA": "0x000F1240000",
                "HA": "0x000F124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_EFUSE_CTRL_INT_slv1_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_efuse_ctrl",
                "SI": "slv1_psv_pmc_efuse_ctrl",
                "SS": "slv1_psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V628": {
                "VT": "AC",
                "BA": "0x000F1240000",
                "HA": "0x000F124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_EFUSE_CTRL_INT_slv2_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_efuse_ctrl",
                "SI": "slv2_psv_pmc_efuse_ctrl",
                "SS": "slv2_psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V629": {
                "VT": "AC",
                "BA": "0x000F1240000",
                "HA": "0x000F124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_EFUSE_CTRL_INT_slv2_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_efuse_ctrl",
                "SI": "slv2_psv_pmc_efuse_ctrl",
                "SS": "slv2_psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V630": {
                "VT": "AC",
                "BA": "0x000F1240000",
                "HA": "0x000F124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_EFUSE_CTRL_INT_slv3_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_efuse_ctrl",
                "SI": "slv3_psv_pmc_efuse_ctrl",
                "SS": "slv3_psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V631": {
                "VT": "AC",
                "BA": "0x000F1240000",
                "HA": "0x000F124FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_EFUSE_CTRL_INT_slv3_psv_pmc_efuse_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_efuse_ctrl",
                "SI": "slv3_psv_pmc_efuse_ctrl",
                "SS": "slv3_psv_pmc_efuse_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V632": {
                "VT": "AC",
                "BA": "0x000F1250000",
                "HA": "0x000F125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_EFUSE_CACHE_INT_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_cache",
                "SI": "psv_pmc_efuse_cache",
                "SS": "psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V633": {
                "VT": "AC",
                "BA": "0x0000F1250000",
                "HA": "0x0000F125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_EFUSE_CACHE_INT_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_cache",
                "SI": "psv_pmc_efuse_cache",
                "SS": "psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V634": {
                "VT": "AC",
                "BA": "0x0000F1250000",
                "HA": "0x0000F125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_EFUSE_CACHE_INT_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_cache",
                "SI": "psv_pmc_efuse_cache",
                "SS": "psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V635": {
                "VT": "AC",
                "BA": "0x000F1250000",
                "HA": "0x000F125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_EFUSE_CACHE_INT_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_cache",
                "SI": "psv_pmc_efuse_cache",
                "SS": "psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V636": {
                "VT": "AC",
                "BA": "0x000F1250000",
                "HA": "0x000F125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_EFUSE_CACHE_INT_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_cache",
                "SI": "psv_pmc_efuse_cache",
                "SS": "psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V637": {
                "VT": "AC",
                "BA": "0x000F1250000",
                "HA": "0x000F125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_EFUSE_CACHE_INT_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_cache",
                "SI": "psv_pmc_efuse_cache",
                "SS": "psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V638": {
                "VT": "AC",
                "BA": "0x000F1250000",
                "HA": "0x000F125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_EFUSE_CACHE_INT_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_efuse_cache",
                "SI": "psv_pmc_efuse_cache",
                "SS": "psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V639": {
                "VT": "AC",
                "BA": "0x000F1250000",
                "HA": "0x000F125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_EFUSE_CACHE_INT_slv1_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_efuse_cache",
                "SI": "slv1_psv_pmc_efuse_cache",
                "SS": "slv1_psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V640": {
                "VT": "AC",
                "BA": "0x000F1250000",
                "HA": "0x000F125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_EFUSE_CACHE_INT_slv1_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_efuse_cache",
                "SI": "slv1_psv_pmc_efuse_cache",
                "SS": "slv1_psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V641": {
                "VT": "AC",
                "BA": "0x000F1250000",
                "HA": "0x000F125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_EFUSE_CACHE_INT_slv2_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_efuse_cache",
                "SI": "slv2_psv_pmc_efuse_cache",
                "SS": "slv2_psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V642": {
                "VT": "AC",
                "BA": "0x000F1250000",
                "HA": "0x000F125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_EFUSE_CACHE_INT_slv2_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_efuse_cache",
                "SI": "slv2_psv_pmc_efuse_cache",
                "SS": "slv2_psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V643": {
                "VT": "AC",
                "BA": "0x000F1250000",
                "HA": "0x000F125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_EFUSE_CACHE_INT_slv3_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_efuse_cache",
                "SI": "slv3_psv_pmc_efuse_cache",
                "SS": "slv3_psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V644": {
                "VT": "AC",
                "BA": "0x000F1250000",
                "HA": "0x000F125FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_EFUSE_CACHE_INT_slv3_psv_pmc_efuse_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_efuse_cache",
                "SI": "slv3_psv_pmc_efuse_cache",
                "SS": "slv3_psv_pmc_efuse_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V645": {
                "VT": "AC",
                "BA": "0x000F1260000",
                "HA": "0x000F126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CRP_INT_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crp_0",
                "SI": "psv_crp_0",
                "SS": "psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V646": {
                "VT": "AC",
                "BA": "0x0000F1260000",
                "HA": "0x0000F126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CRP_INT_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crp_0",
                "SI": "psv_crp_0",
                "SS": "psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V647": {
                "VT": "AC",
                "BA": "0x0000F1260000",
                "HA": "0x0000F126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CRP_INT_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crp_0",
                "SI": "psv_crp_0",
                "SS": "psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V648": {
                "VT": "AC",
                "BA": "0x000F1260000",
                "HA": "0x000F126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CRP_INT_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crp_0",
                "SI": "psv_crp_0",
                "SS": "psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V649": {
                "VT": "AC",
                "BA": "0x000F1260000",
                "HA": "0x000F126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CRP_INT_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crp_0",
                "SI": "psv_crp_0",
                "SS": "psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V650": {
                "VT": "AC",
                "BA": "0x000F1260000",
                "HA": "0x000F126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CRP_INT_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crp_0",
                "SI": "psv_crp_0",
                "SS": "psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V651": {
                "VT": "AC",
                "BA": "0x000F1260000",
                "HA": "0x000F126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CRP_INT_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crp_0",
                "SI": "psv_crp_0",
                "SS": "psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V652": {
                "VT": "AC",
                "BA": "0x000F1260000",
                "HA": "0x000F126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_CRP_INT_slv1_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_crp_0",
                "SI": "slv1_psv_crp_0",
                "SS": "slv1_psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V653": {
                "VT": "AC",
                "BA": "0x000F1260000",
                "HA": "0x000F126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_CRP_INT_slv1_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_crp_0",
                "SI": "slv1_psv_crp_0",
                "SS": "slv1_psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V654": {
                "VT": "AC",
                "BA": "0x000F1260000",
                "HA": "0x000F126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_CRP_INT_slv2_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_crp_0",
                "SI": "slv2_psv_crp_0",
                "SS": "slv2_psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V655": {
                "VT": "AC",
                "BA": "0x000F1260000",
                "HA": "0x000F126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_CRP_INT_slv2_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_crp_0",
                "SI": "slv2_psv_crp_0",
                "SS": "slv2_psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V656": {
                "VT": "AC",
                "BA": "0x000F1260000",
                "HA": "0x000F126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_CRP_INT_slv3_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_crp_0",
                "SI": "slv3_psv_crp_0",
                "SS": "slv3_psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V657": {
                "VT": "AC",
                "BA": "0x000F1260000",
                "HA": "0x000F126FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_CRP_INT_slv3_psv_crp_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_crp_0",
                "SI": "slv3_psv_crp_0",
                "SS": "slv3_psv_crp_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V658": {
                "VT": "AC",
                "BA": "0x000F1270000",
                "HA": "0x000F129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_SYSMON_INT_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sysmon_0",
                "SI": "psv_pmc_sysmon_0",
                "SS": "psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V659": {
                "VT": "AC",
                "BA": "0x0000F1270000",
                "HA": "0x0000F129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_SYSMON_INT_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sysmon_0",
                "SI": "psv_pmc_sysmon_0",
                "SS": "psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V660": {
                "VT": "AC",
                "BA": "0x0000F1270000",
                "HA": "0x0000F129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_SYSMON_INT_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sysmon_0",
                "SI": "psv_pmc_sysmon_0",
                "SS": "psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V661": {
                "VT": "AC",
                "BA": "0x000F1270000",
                "HA": "0x000F129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_SYSMON_INT_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sysmon_0",
                "SI": "psv_pmc_sysmon_0",
                "SS": "psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V662": {
                "VT": "AC",
                "BA": "0x000F1270000",
                "HA": "0x000F129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_SYSMON_INT_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sysmon_0",
                "SI": "psv_pmc_sysmon_0",
                "SS": "psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V663": {
                "VT": "AC",
                "BA": "0x000F1270000",
                "HA": "0x000F129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_SYSMON_INT_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sysmon_0",
                "SI": "psv_pmc_sysmon_0",
                "SS": "psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V664": {
                "VT": "AC",
                "BA": "0x000F1270000",
                "HA": "0x000F129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_SYSMON_INT_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sysmon_0",
                "SI": "psv_pmc_sysmon_0",
                "SS": "psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V665": {
                "VT": "AC",
                "BA": "0x000F1270000",
                "HA": "0x000F129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PMC_SYSMON_INT_slv1_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_sysmon_0",
                "SI": "slv1_psv_pmc_sysmon_0",
                "SS": "slv1_psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V666": {
                "VT": "AC",
                "BA": "0x000F1270000",
                "HA": "0x000F129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PMC_SYSMON_INT_slv1_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_sysmon_0",
                "SI": "slv1_psv_pmc_sysmon_0",
                "SS": "slv1_psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V667": {
                "VT": "AC",
                "BA": "0x000F1270000",
                "HA": "0x000F129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PMC_SYSMON_INT_slv2_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_sysmon_0",
                "SI": "slv2_psv_pmc_sysmon_0",
                "SS": "slv2_psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V668": {
                "VT": "AC",
                "BA": "0x000F1270000",
                "HA": "0x000F129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PMC_SYSMON_INT_slv2_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_sysmon_0",
                "SI": "slv2_psv_pmc_sysmon_0",
                "SS": "slv2_psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V669": {
                "VT": "AC",
                "BA": "0x000F1270000",
                "HA": "0x000F129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PMC_SYSMON_INT_slv3_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_sysmon_0",
                "SI": "slv3_psv_pmc_sysmon_0",
                "SS": "slv3_psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V670": {
                "VT": "AC",
                "BA": "0x000F1270000",
                "HA": "0x000F129FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PMC_SYSMON_INT_slv3_psv_pmc_sysmon_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_sysmon_0",
                "SI": "slv3_psv_pmc_sysmon_0",
                "SS": "slv3_psv_pmc_sysmon_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V671": {
                "VT": "AC",
                "BA": "0x000F12A0000",
                "HA": "0x000F12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_RTC_INT_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rtc_0",
                "SI": "psv_pmc_rtc_0",
                "SS": "psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V672": {
                "VT": "AC",
                "BA": "0x0000F12A0000",
                "HA": "0x0000F12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_RTC_INT_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rtc_0",
                "SI": "psv_pmc_rtc_0",
                "SS": "psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V673": {
                "VT": "AC",
                "BA": "0x0000F12A0000",
                "HA": "0x0000F12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_RTC_INT_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rtc_0",
                "SI": "psv_pmc_rtc_0",
                "SS": "psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V674": {
                "VT": "AC",
                "BA": "0x000F12A0000",
                "HA": "0x000F12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_RTC_INT_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rtc_0",
                "SI": "psv_pmc_rtc_0",
                "SS": "psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V675": {
                "VT": "AC",
                "BA": "0x000F12A0000",
                "HA": "0x000F12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_RTC_INT_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rtc_0",
                "SI": "psv_pmc_rtc_0",
                "SS": "psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V676": {
                "VT": "AC",
                "BA": "0x000F12A0000",
                "HA": "0x000F12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_RTC_INT_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rtc_0",
                "SI": "psv_pmc_rtc_0",
                "SS": "psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V677": {
                "VT": "AC",
                "BA": "0x000F12A0000",
                "HA": "0x000F12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_RTC_INT_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_rtc_0",
                "SI": "psv_pmc_rtc_0",
                "SS": "psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V678": {
                "VT": "AC",
                "BA": "0x000F12A0000",
                "HA": "0x000F12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_RTC_INT_slv1_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_rtc_0",
                "SI": "slv1_psv_pmc_rtc_0",
                "SS": "slv1_psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V679": {
                "VT": "AC",
                "BA": "0x000F12A0000",
                "HA": "0x000F12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_RTC_INT_slv1_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_rtc_0",
                "SI": "slv1_psv_pmc_rtc_0",
                "SS": "slv1_psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V680": {
                "VT": "AC",
                "BA": "0x000F12A0000",
                "HA": "0x000F12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_RTC_INT_slv2_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_rtc_0",
                "SI": "slv2_psv_pmc_rtc_0",
                "SS": "slv2_psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V681": {
                "VT": "AC",
                "BA": "0x000F12A0000",
                "HA": "0x000F12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_RTC_INT_slv2_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_rtc_0",
                "SI": "slv2_psv_pmc_rtc_0",
                "SS": "slv2_psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V682": {
                "VT": "AC",
                "BA": "0x000F12A0000",
                "HA": "0x000F12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_RTC_INT_slv3_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_rtc_0",
                "SI": "slv3_psv_pmc_rtc_0",
                "SS": "slv3_psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V683": {
                "VT": "AC",
                "BA": "0x000F12A0000",
                "HA": "0x000F12AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_RTC_INT_slv3_psv_pmc_rtc_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_rtc_0",
                "SI": "slv3_psv_pmc_rtc_0",
                "SS": "slv3_psv_pmc_rtc_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V684": {
                "VT": "AC",
                "BA": "0x000F12B0000",
                "HA": "0x000F12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CFU_APB_INT_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfu_apb_0",
                "SI": "psv_pmc_cfu_apb_0",
                "SS": "psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V685": {
                "VT": "AC",
                "BA": "0x0000F12B0000",
                "HA": "0x0000F12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CFU_APB_INT_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfu_apb_0",
                "SI": "psv_pmc_cfu_apb_0",
                "SS": "psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V686": {
                "VT": "AC",
                "BA": "0x0000F12B0000",
                "HA": "0x0000F12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CFU_APB_INT_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfu_apb_0",
                "SI": "psv_pmc_cfu_apb_0",
                "SS": "psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V687": {
                "VT": "AC",
                "BA": "0x000F12B0000",
                "HA": "0x000F12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CFU_APB_INT_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfu_apb_0",
                "SI": "psv_pmc_cfu_apb_0",
                "SS": "psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V688": {
                "VT": "AC",
                "BA": "0x000F12B0000",
                "HA": "0x000F12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CFU_APB_INT_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfu_apb_0",
                "SI": "psv_pmc_cfu_apb_0",
                "SS": "psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V689": {
                "VT": "AC",
                "BA": "0x000F12B0000",
                "HA": "0x000F12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CFU_APB_INT_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfu_apb_0",
                "SI": "psv_pmc_cfu_apb_0",
                "SS": "psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V690": {
                "VT": "AC",
                "BA": "0x000F12B0000",
                "HA": "0x000F12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CFU_APB_INT_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfu_apb_0",
                "SI": "psv_pmc_cfu_apb_0",
                "SS": "psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V691": {
                "VT": "AC",
                "BA": "0x000F12B0000",
                "HA": "0x000F12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_CFU_APB_INT_slv1_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_cfu_apb_0",
                "SI": "slv1_psv_pmc_cfu_apb_0",
                "SS": "slv1_psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V692": {
                "VT": "AC",
                "BA": "0x000F12B0000",
                "HA": "0x000F12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_CFU_APB_INT_slv1_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_cfu_apb_0",
                "SI": "slv1_psv_pmc_cfu_apb_0",
                "SS": "slv1_psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V693": {
                "VT": "AC",
                "BA": "0x000F12B0000",
                "HA": "0x000F12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_CFU_APB_INT_slv2_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_cfu_apb_0",
                "SI": "slv2_psv_pmc_cfu_apb_0",
                "SS": "slv2_psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V694": {
                "VT": "AC",
                "BA": "0x000F12B0000",
                "HA": "0x000F12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_CFU_APB_INT_slv2_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_cfu_apb_0",
                "SI": "slv2_psv_pmc_cfu_apb_0",
                "SS": "slv2_psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V695": {
                "VT": "AC",
                "BA": "0x000F12B0000",
                "HA": "0x000F12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_CFU_APB_INT_slv3_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_cfu_apb_0",
                "SI": "slv3_psv_pmc_cfu_apb_0",
                "SS": "slv3_psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V696": {
                "VT": "AC",
                "BA": "0x000F12B0000",
                "HA": "0x000F12BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_CFU_APB_INT_slv3_psv_pmc_cfu_apb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_cfu_apb_0",
                "SI": "slv3_psv_pmc_cfu_apb_0",
                "SS": "slv3_psv_pmc_cfu_apb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V697": {
                "VT": "AC",
                "BA": "0x000F12D0000",
                "HA": "0x000F12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CFRAME0_REG_INT_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfi_cframe_0",
                "SI": "psv_pmc_cfi_cframe_0",
                "SS": "psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V698": {
                "VT": "AC",
                "BA": "0x0000F12D0000",
                "HA": "0x0000F12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CFRAME0_REG_INT_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfi_cframe_0",
                "SI": "psv_pmc_cfi_cframe_0",
                "SS": "psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V699": {
                "VT": "AC",
                "BA": "0x0000F12D0000",
                "HA": "0x0000F12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CFRAME0_REG_INT_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfi_cframe_0",
                "SI": "psv_pmc_cfi_cframe_0",
                "SS": "psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V700": {
                "VT": "AC",
                "BA": "0x000F12D0000",
                "HA": "0x000F12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CFRAME0_REG_INT_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfi_cframe_0",
                "SI": "psv_pmc_cfi_cframe_0",
                "SS": "psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V701": {
                "VT": "AC",
                "BA": "0x000F12D0000",
                "HA": "0x000F12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CFRAME0_REG_INT_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfi_cframe_0",
                "SI": "psv_pmc_cfi_cframe_0",
                "SS": "psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V702": {
                "VT": "AC",
                "BA": "0x000F12D0000",
                "HA": "0x000F12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CFRAME0_REG_INT_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfi_cframe_0",
                "SI": "psv_pmc_cfi_cframe_0",
                "SS": "psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V703": {
                "VT": "AC",
                "BA": "0x000F12D0000",
                "HA": "0x000F12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CFRAME0_REG_INT_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_cfi_cframe_0",
                "SI": "psv_pmc_cfi_cframe_0",
                "SS": "psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V704": {
                "VT": "AC",
                "BA": "0x000F12D0000",
                "HA": "0x000F12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_CFRAME0_REG_INT_slv1_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_cfi_cframe_0",
                "SI": "slv1_psv_pmc_cfi_cframe_0",
                "SS": "slv1_psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V705": {
                "VT": "AC",
                "BA": "0x000F12D0000",
                "HA": "0x000F12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_CFRAME0_REG_INT_slv1_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_cfi_cframe_0",
                "SI": "slv1_psv_pmc_cfi_cframe_0",
                "SS": "slv1_psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V706": {
                "VT": "AC",
                "BA": "0x000F12D0000",
                "HA": "0x000F12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_CFRAME0_REG_INT_slv2_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_cfi_cframe_0",
                "SI": "slv2_psv_pmc_cfi_cframe_0",
                "SS": "slv2_psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V707": {
                "VT": "AC",
                "BA": "0x000F12D0000",
                "HA": "0x000F12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_CFRAME0_REG_INT_slv2_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_cfi_cframe_0",
                "SI": "slv2_psv_pmc_cfi_cframe_0",
                "SS": "slv2_psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V708": {
                "VT": "AC",
                "BA": "0x000F12D0000",
                "HA": "0x000F12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_CFRAME0_REG_INT_slv3_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_cfi_cframe_0",
                "SI": "slv3_psv_pmc_cfi_cframe_0",
                "SS": "slv3_psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V709": {
                "VT": "AC",
                "BA": "0x000F12D0000",
                "HA": "0x000F12D0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_CFRAME0_REG_INT_slv3_psv_pmc_cfi_cframe_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_cfi_cframe_0",
                "SI": "slv3_psv_pmc_cfi_cframe_0",
                "SS": "slv3_psv_pmc_cfi_cframe_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V710": {
                "VT": "AC",
                "BA": "0x000F12F0000",
                "HA": "0x000F12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_XMPU_INT_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xmpu_0",
                "SI": "psv_pmc_xmpu_0",
                "SS": "psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V711": {
                "VT": "AC",
                "BA": "0x0000F12F0000",
                "HA": "0x0000F12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_XMPU_INT_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xmpu_0",
                "SI": "psv_pmc_xmpu_0",
                "SS": "psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V712": {
                "VT": "AC",
                "BA": "0x0000F12F0000",
                "HA": "0x0000F12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_XMPU_INT_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xmpu_0",
                "SI": "psv_pmc_xmpu_0",
                "SS": "psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V713": {
                "VT": "AC",
                "BA": "0x000F12F0000",
                "HA": "0x000F12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_XMPU_INT_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xmpu_0",
                "SI": "psv_pmc_xmpu_0",
                "SS": "psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V714": {
                "VT": "AC",
                "BA": "0x000F12F0000",
                "HA": "0x000F12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_XMPU_INT_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xmpu_0",
                "SI": "psv_pmc_xmpu_0",
                "SS": "psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V715": {
                "VT": "AC",
                "BA": "0x000F12F0000",
                "HA": "0x000F12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_XMPU_INT_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xmpu_0",
                "SI": "psv_pmc_xmpu_0",
                "SS": "psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V716": {
                "VT": "AC",
                "BA": "0x000F12F0000",
                "HA": "0x000F12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_XMPU_INT_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xmpu_0",
                "SI": "psv_pmc_xmpu_0",
                "SS": "psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V717": {
                "VT": "AC",
                "BA": "0x000F12F0000",
                "HA": "0x000F12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PMC_XMPU_INT_slv1_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_xmpu_0",
                "SI": "slv1_psv_pmc_xmpu_0",
                "SS": "slv1_psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V718": {
                "VT": "AC",
                "BA": "0x000F12F0000",
                "HA": "0x000F12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PMC_XMPU_INT_slv1_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_xmpu_0",
                "SI": "slv1_psv_pmc_xmpu_0",
                "SS": "slv1_psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V719": {
                "VT": "AC",
                "BA": "0x000F12F0000",
                "HA": "0x000F12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PMC_XMPU_INT_slv2_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_xmpu_0",
                "SI": "slv2_psv_pmc_xmpu_0",
                "SS": "slv2_psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V720": {
                "VT": "AC",
                "BA": "0x000F12F0000",
                "HA": "0x000F12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PMC_XMPU_INT_slv2_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_xmpu_0",
                "SI": "slv2_psv_pmc_xmpu_0",
                "SS": "slv2_psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V721": {
                "VT": "AC",
                "BA": "0x000F12F0000",
                "HA": "0x000F12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PMC_XMPU_INT_slv3_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_xmpu_0",
                "SI": "slv3_psv_pmc_xmpu_0",
                "SS": "slv3_psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V722": {
                "VT": "AC",
                "BA": "0x000F12F0000",
                "HA": "0x000F12FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PMC_XMPU_INT_slv3_psv_pmc_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_xmpu_0",
                "SI": "slv3_psv_pmc_xmpu_0",
                "SS": "slv3_psv_pmc_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V723": {
                "VT": "AC",
                "BA": "0x000F1300000",
                "HA": "0x000F130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_XPPU_NPI_INT_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_npi_0",
                "SI": "psv_pmc_xppu_npi_0",
                "SS": "psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V724": {
                "VT": "AC",
                "BA": "0x0000F1300000",
                "HA": "0x0000F130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_XPPU_NPI_INT_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_npi_0",
                "SI": "psv_pmc_xppu_npi_0",
                "SS": "psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V725": {
                "VT": "AC",
                "BA": "0x0000F1300000",
                "HA": "0x0000F130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_XPPU_NPI_INT_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_npi_0",
                "SI": "psv_pmc_xppu_npi_0",
                "SS": "psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V726": {
                "VT": "AC",
                "BA": "0x000F1300000",
                "HA": "0x000F130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_XPPU_NPI_INT_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_npi_0",
                "SI": "psv_pmc_xppu_npi_0",
                "SS": "psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V727": {
                "VT": "AC",
                "BA": "0x000F1300000",
                "HA": "0x000F130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_XPPU_NPI_INT_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_npi_0",
                "SI": "psv_pmc_xppu_npi_0",
                "SS": "psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V728": {
                "VT": "AC",
                "BA": "0x000F1300000",
                "HA": "0x000F130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_XPPU_NPI_INT_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_npi_0",
                "SI": "psv_pmc_xppu_npi_0",
                "SS": "psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V729": {
                "VT": "AC",
                "BA": "0x000F1300000",
                "HA": "0x000F130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_XPPU_NPI_INT_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_npi_0",
                "SI": "psv_pmc_xppu_npi_0",
                "SS": "psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V730": {
                "VT": "AC",
                "BA": "0x000F1300000",
                "HA": "0x000F130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PMC_XPPU_NPI_INT_slv1_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_xppu_npi_0",
                "SI": "slv1_psv_pmc_xppu_npi_0",
                "SS": "slv1_psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V731": {
                "VT": "AC",
                "BA": "0x000F1300000",
                "HA": "0x000F130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PMC_XPPU_NPI_INT_slv1_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_xppu_npi_0",
                "SI": "slv1_psv_pmc_xppu_npi_0",
                "SS": "slv1_psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V732": {
                "VT": "AC",
                "BA": "0x000F1300000",
                "HA": "0x000F130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PMC_XPPU_NPI_INT_slv2_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_xppu_npi_0",
                "SI": "slv2_psv_pmc_xppu_npi_0",
                "SS": "slv2_psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V733": {
                "VT": "AC",
                "BA": "0x000F1300000",
                "HA": "0x000F130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PMC_XPPU_NPI_INT_slv2_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_xppu_npi_0",
                "SI": "slv2_psv_pmc_xppu_npi_0",
                "SS": "slv2_psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V734": {
                "VT": "AC",
                "BA": "0x000F1300000",
                "HA": "0x000F130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PMC_XPPU_NPI_INT_slv3_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_xppu_npi_0",
                "SI": "slv3_psv_pmc_xppu_npi_0",
                "SS": "slv3_psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V735": {
                "VT": "AC",
                "BA": "0x000F1300000",
                "HA": "0x000F130FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PMC_XPPU_NPI_INT_slv3_psv_pmc_xppu_npi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_xppu_npi_0",
                "SI": "slv3_psv_pmc_xppu_npi_0",
                "SS": "slv3_psv_pmc_xppu_npi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V736": {
                "VT": "AC",
                "BA": "0x000F1310000",
                "HA": "0x000F131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_XPPU_INT_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_0",
                "SI": "psv_pmc_xppu_0",
                "SS": "psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V737": {
                "VT": "AC",
                "BA": "0x0000F1310000",
                "HA": "0x0000F131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_XPPU_INT_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_0",
                "SI": "psv_pmc_xppu_0",
                "SS": "psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V738": {
                "VT": "AC",
                "BA": "0x0000F1310000",
                "HA": "0x0000F131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_XPPU_INT_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_0",
                "SI": "psv_pmc_xppu_0",
                "SS": "psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V739": {
                "VT": "AC",
                "BA": "0x000F1310000",
                "HA": "0x000F131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_XPPU_INT_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_0",
                "SI": "psv_pmc_xppu_0",
                "SS": "psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V740": {
                "VT": "AC",
                "BA": "0x000F1310000",
                "HA": "0x000F131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_XPPU_INT_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_0",
                "SI": "psv_pmc_xppu_0",
                "SS": "psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V741": {
                "VT": "AC",
                "BA": "0x000F1310000",
                "HA": "0x000F131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_XPPU_INT_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_0",
                "SI": "psv_pmc_xppu_0",
                "SS": "psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V742": {
                "VT": "AC",
                "BA": "0x000F1310000",
                "HA": "0x000F131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_XPPU_INT_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_xppu_0",
                "SI": "psv_pmc_xppu_0",
                "SS": "psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V743": {
                "VT": "AC",
                "BA": "0x000F1310000",
                "HA": "0x000F131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PMC_XPPU_INT_slv1_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_xppu_0",
                "SI": "slv1_psv_pmc_xppu_0",
                "SS": "slv1_psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V744": {
                "VT": "AC",
                "BA": "0x000F1310000",
                "HA": "0x000F131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PMC_XPPU_INT_slv1_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_xppu_0",
                "SI": "slv1_psv_pmc_xppu_0",
                "SS": "slv1_psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V745": {
                "VT": "AC",
                "BA": "0x000F1310000",
                "HA": "0x000F131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PMC_XPPU_INT_slv2_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_xppu_0",
                "SI": "slv2_psv_pmc_xppu_0",
                "SS": "slv2_psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V746": {
                "VT": "AC",
                "BA": "0x000F1310000",
                "HA": "0x000F131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PMC_XPPU_INT_slv2_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_xppu_0",
                "SI": "slv2_psv_pmc_xppu_0",
                "SS": "slv2_psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V747": {
                "VT": "AC",
                "BA": "0x000F1310000",
                "HA": "0x000F131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PMC_XPPU_INT_slv3_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_xppu_0",
                "SI": "slv3_psv_pmc_xppu_0",
                "SS": "slv3_psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V748": {
                "VT": "AC",
                "BA": "0x000F1310000",
                "HA": "0x000F131FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PMC_XPPU_INT_slv3_psv_pmc_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_xppu_0",
                "SI": "slv3_psv_pmc_xppu_0",
                "SS": "slv3_psv_pmc_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V749": {
                "VT": "AC",
                "BA": "0x000F2000000",
                "HA": "0x000F201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_RAM_INT_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram",
                "SI": "psv_pmc_ram",
                "SS": "psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V750": {
                "VT": "AC",
                "BA": "0x0000F2000000",
                "HA": "0x0000F201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_RAM_INT_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram",
                "SI": "psv_pmc_ram",
                "SS": "psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V751": {
                "VT": "AC",
                "BA": "0x0000F2000000",
                "HA": "0x0000F201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_RAM_INT_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram",
                "SI": "psv_pmc_ram",
                "SS": "psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V752": {
                "VT": "AC",
                "BA": "0x000F2000000",
                "HA": "0x000F201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_RAM_INT_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram",
                "SI": "psv_pmc_ram",
                "SS": "psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V753": {
                "VT": "AC",
                "BA": "0x000F2000000",
                "HA": "0x000F201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_RAM_INT_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram",
                "SI": "psv_pmc_ram",
                "SS": "psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V754": {
                "VT": "AC",
                "BA": "0x000F2000000",
                "HA": "0x000F201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_RAM_INT_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram",
                "SI": "psv_pmc_ram",
                "SS": "psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V755": {
                "VT": "AC",
                "BA": "0x000F2000000",
                "HA": "0x000F201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_RAM_INT_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram",
                "SI": "psv_pmc_ram",
                "SS": "psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V756": {
                "VT": "AC",
                "BA": "0x000F2000000",
                "HA": "0x000F201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PMC_RAM_INT_slv1_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_ram",
                "SI": "slv1_psv_pmc_ram",
                "SS": "slv1_psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V757": {
                "VT": "AC",
                "BA": "0x000F2000000",
                "HA": "0x000F201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PMC_RAM_INT_slv1_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_ram",
                "SI": "slv1_psv_pmc_ram",
                "SS": "slv1_psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V758": {
                "VT": "AC",
                "BA": "0x000F2000000",
                "HA": "0x000F201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PMC_RAM_INT_slv2_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_ram",
                "SI": "slv2_psv_pmc_ram",
                "SS": "slv2_psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V759": {
                "VT": "AC",
                "BA": "0x000F2000000",
                "HA": "0x000F201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PMC_RAM_INT_slv2_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_ram",
                "SI": "slv2_psv_pmc_ram",
                "SS": "slv2_psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V760": {
                "VT": "AC",
                "BA": "0x000F2000000",
                "HA": "0x000F201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PMC_RAM_INT_slv3_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_ram",
                "SI": "slv3_psv_pmc_ram",
                "SS": "slv3_psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V761": {
                "VT": "AC",
                "BA": "0x000F2000000",
                "HA": "0x000F201FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PMC_RAM_INT_slv3_psv_pmc_ram",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_ram",
                "SI": "slv3_psv_pmc_ram",
                "SS": "slv3_psv_pmc_ram",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V762": {
                "VT": "AC",
                "BA": "0x000F2100000",
                "HA": "0x000F210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_SLAVE_BOOT_STREAM_INT_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot_stream",
                "SI": "psv_pmc_slave_boot_stream",
                "SS": "psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V763": {
                "VT": "AC",
                "BA": "0x0000F2100000",
                "HA": "0x0000F210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_SLAVE_BOOT_STREAM_INT_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot_stream",
                "SI": "psv_pmc_slave_boot_stream",
                "SS": "psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V764": {
                "VT": "AC",
                "BA": "0x0000F2100000",
                "HA": "0x0000F210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_SLAVE_BOOT_STREAM_INT_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot_stream",
                "SI": "psv_pmc_slave_boot_stream",
                "SS": "psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V765": {
                "VT": "AC",
                "BA": "0x000F2100000",
                "HA": "0x000F210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_SLAVE_BOOT_STREAM_INT_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot_stream",
                "SI": "psv_pmc_slave_boot_stream",
                "SS": "psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V766": {
                "VT": "AC",
                "BA": "0x000F2100000",
                "HA": "0x000F210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_SLAVE_BOOT_STREAM_INT_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot_stream",
                "SI": "psv_pmc_slave_boot_stream",
                "SS": "psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V767": {
                "VT": "AC",
                "BA": "0x000F2100000",
                "HA": "0x000F210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_SLAVE_BOOT_STREAM_INT_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot_stream",
                "SI": "psv_pmc_slave_boot_stream",
                "SS": "psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V768": {
                "VT": "AC",
                "BA": "0x000F2100000",
                "HA": "0x000F210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_SLAVE_BOOT_STREAM_INT_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_slave_boot_stream",
                "SI": "psv_pmc_slave_boot_stream",
                "SS": "psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V769": {
                "VT": "AC",
                "BA": "0x000F2100000",
                "HA": "0x000F210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PMC_SLAVE_BOOT_STREAM_INT_slv1_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_slave_boot_stream",
                "SI": "slv1_psv_pmc_slave_boot_stream",
                "SS": "slv1_psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V770": {
                "VT": "AC",
                "BA": "0x000F2100000",
                "HA": "0x000F210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PMC_SLAVE_BOOT_STREAM_INT_slv1_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_slave_boot_stream",
                "SI": "slv1_psv_pmc_slave_boot_stream",
                "SS": "slv1_psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V771": {
                "VT": "AC",
                "BA": "0x000F2100000",
                "HA": "0x000F210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PMC_SLAVE_BOOT_STREAM_INT_slv2_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_slave_boot_stream",
                "SI": "slv2_psv_pmc_slave_boot_stream",
                "SS": "slv2_psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V772": {
                "VT": "AC",
                "BA": "0x000F2100000",
                "HA": "0x000F210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PMC_SLAVE_BOOT_STREAM_INT_slv2_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_slave_boot_stream",
                "SI": "slv2_psv_pmc_slave_boot_stream",
                "SS": "slv2_psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V773": {
                "VT": "AC",
                "BA": "0x000F2100000",
                "HA": "0x000F210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PMC_SLAVE_BOOT_STREAM_INT_slv3_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_slave_boot_stream",
                "SI": "slv3_psv_pmc_slave_boot_stream",
                "SS": "slv3_psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V774": {
                "VT": "AC",
                "BA": "0x000F2100000",
                "HA": "0x000F210FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PMC_SLAVE_BOOT_STREAM_INT_slv3_psv_pmc_slave_boot_stream",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_slave_boot_stream",
                "SI": "slv3_psv_pmc_slave_boot_stream",
                "SS": "slv3_psv_pmc_slave_boot_stream",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V775": {
                "VT": "AC",
                "BA": "0x000F6000000",
                "HA": "0x000F7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_RAM_NPI_INT_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_npi",
                "SI": "psv_pmc_ram_npi",
                "SS": "psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V776": {
                "VT": "AC",
                "BA": "0x0000F6000000",
                "HA": "0x0000F7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_RAM_NPI_INT_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_npi",
                "SI": "psv_pmc_ram_npi",
                "SS": "psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V777": {
                "VT": "AC",
                "BA": "0x0000F6000000",
                "HA": "0x0000F7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_RAM_NPI_INT_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_npi",
                "SI": "psv_pmc_ram_npi",
                "SS": "psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V778": {
                "VT": "AC",
                "BA": "0x000F6000000",
                "HA": "0x000F7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_RAM_NPI_INT_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_npi",
                "SI": "psv_pmc_ram_npi",
                "SS": "psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V779": {
                "VT": "AC",
                "BA": "0x000F6000000",
                "HA": "0x000F7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_RAM_NPI_INT_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_npi",
                "SI": "psv_pmc_ram_npi",
                "SS": "psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V780": {
                "VT": "AC",
                "BA": "0x000F6000000",
                "HA": "0x000F7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_RAM_NPI_INT_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_npi",
                "SI": "psv_pmc_ram_npi",
                "SS": "psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V781": {
                "VT": "AC",
                "BA": "0x000F6000000",
                "HA": "0x000F7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_RAM_NPI_INT_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_ram_npi",
                "SI": "psv_pmc_ram_npi",
                "SS": "psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V782": {
                "VT": "AC",
                "BA": "0x000F6000000",
                "HA": "0x000F7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SLV1_PMC_RAM_NPI_INT_slv1_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_ram_npi",
                "SI": "slv1_psv_pmc_ram_npi",
                "SS": "slv1_psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V783": {
                "VT": "AC",
                "BA": "0x000F6000000",
                "HA": "0x000F7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SLV1_PMC_RAM_NPI_INT_slv1_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_ram_npi",
                "SI": "slv1_psv_pmc_ram_npi",
                "SS": "slv1_psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V784": {
                "VT": "AC",
                "BA": "0x000F6000000",
                "HA": "0x000F7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SLV2_PMC_RAM_NPI_INT_slv2_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_ram_npi",
                "SI": "slv2_psv_pmc_ram_npi",
                "SS": "slv2_psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V785": {
                "VT": "AC",
                "BA": "0x000F6000000",
                "HA": "0x000F7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SLV2_PMC_RAM_NPI_INT_slv2_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_ram_npi",
                "SI": "slv2_psv_pmc_ram_npi",
                "SS": "slv2_psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V786": {
                "VT": "AC",
                "BA": "0x000F6000000",
                "HA": "0x000F7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SLV3_PMC_RAM_NPI_INT_slv3_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_ram_npi",
                "SI": "slv3_psv_pmc_ram_npi",
                "SS": "slv3_psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V787": {
                "VT": "AC",
                "BA": "0x000F6000000",
                "HA": "0x000F7FFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SLV3_PMC_RAM_NPI_INT_slv3_psv_pmc_ram_npi",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_ram_npi",
                "SI": "slv3_psv_pmc_ram_npi",
                "SS": "slv3_psv_pmc_ram_npi",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V788": {
                "VT": "AC",
                "BA": "0x0000F9000000",
                "HA": "0x0000F9002FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_RPU_GIC_psv_rcpu_gic",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_rcpu_gic",
                "SI": "psv_rcpu_gic",
                "SS": "psv_rcpu_gic",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V789": {
                "VT": "AC",
                "BA": "0x0000F9000000",
                "HA": "0x0000F9002FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_RPU_GIC_psv_rcpu_gic",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_rcpu_gic",
                "SI": "psv_rcpu_gic",
                "SS": "psv_rcpu_gic",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V790": {
                "VT": "AC",
                "BA": "0x000F9000000",
                "HA": "0x000F9002FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_RPU_GIC_psv_rcpu_gic",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_rcpu_gic",
                "SI": "psv_rcpu_gic",
                "SS": "psv_rcpu_gic",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V791": {
                "VT": "AC",
                "BA": "0x000F9000000",
                "HA": "0x000F9002FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_RPU_GIC_psv_rcpu_gic",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_rcpu_gic",
                "SI": "psv_rcpu_gic",
                "SS": "psv_rcpu_gic",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V792": {
                "VT": "AC",
                "BA": "0x0000F9000000",
                "HA": "0x0000F906FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_APU_GIC_psv_acpu_gic",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_acpu_gic",
                "SI": "psv_acpu_gic",
                "SS": "psv_acpu_gic",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V793": {
                "VT": "AC",
                "BA": "0x0000F9000000",
                "HA": "0x0000F906FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_APU_GIC_psv_acpu_gic",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_acpu_gic",
                "SI": "psv_acpu_gic",
                "SS": "psv_acpu_gic",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V794": {
                "VT": "AC",
                "BA": "0x000F9000000",
                "HA": "0x000F906FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_APU_GIC_psv_acpu_gic",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_acpu_gic",
                "SI": "psv_acpu_gic",
                "SS": "psv_acpu_gic",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V795": {
                "VT": "AC",
                "BA": "0x000F9000000",
                "HA": "0x000F906FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_APU_GIC_psv_acpu_gic",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_acpu_gic",
                "SI": "psv_acpu_gic",
                "SS": "psv_acpu_gic",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V796": {
                "VT": "AC",
                "BA": "0x000FC000000",
                "HA": "0x000FCFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CPM_psv_cpm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_cpm",
                "SI": "psv_cpm",
                "SS": "psv_cpm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V797": {
                "VT": "AC",
                "BA": "0x0000FC000000",
                "HA": "0x0000FCFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CPM_psv_cpm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_cpm",
                "SI": "psv_cpm",
                "SS": "psv_cpm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V798": {
                "VT": "AC",
                "BA": "0x0000FC000000",
                "HA": "0x0000FCFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CPM_psv_cpm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_cpm",
                "SI": "psv_cpm",
                "SS": "psv_cpm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V799": {
                "VT": "AC",
                "BA": "0x000FC000000",
                "HA": "0x000FCFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CPM_psv_cpm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_cpm",
                "SI": "psv_cpm",
                "SS": "psv_cpm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V800": {
                "VT": "AC",
                "BA": "0x000FD000000",
                "HA": "0x000FD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V801": {
                "VT": "AC",
                "BA": "0x0000FD000000",
                "HA": "0x0000FD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V802": {
                "VT": "AC",
                "BA": "0x0000FD000000",
                "HA": "0x0000FD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V803": {
                "VT": "AC",
                "BA": "0x000FD000000",
                "HA": "0x000FD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V804": {
                "VT": "AC",
                "BA": "0x000FD000000",
                "HA": "0x000FD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V805": {
                "VT": "AC",
                "BA": "0x000FD000000",
                "HA": "0x000FD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V806": {
                "VT": "AC",
                "BA": "0x000FD000000",
                "HA": "0x000FD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V807": {
                "VT": "AC",
                "BA": "0x000FD000000",
                "HA": "0x000FD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V808": {
                "VT": "AC",
                "BA": "0x000FD000000",
                "HA": "0x000FD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V809": {
                "VT": "AC",
                "BA": "0x000FD000000",
                "HA": "0x000FD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V810": {
                "VT": "AC",
                "BA": "0x000FD000000",
                "HA": "0x000FD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V811": {
                "VT": "AC",
                "BA": "0x000FD000000",
                "HA": "0x000FD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V812": {
                "VT": "AC",
                "BA": "0x000FD000000",
                "HA": "0x000FD0FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_FPD_MAINCCI_psv_fpd_maincci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_maincci_0",
                "SI": "psv_fpd_maincci_0",
                "SS": "psv_fpd_maincci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V813": {
                "VT": "AC",
                "BA": "0x000FD1A0000",
                "HA": "0x000FD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V814": {
                "VT": "AC",
                "BA": "0x0000FD1A0000",
                "HA": "0x0000FD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V815": {
                "VT": "AC",
                "BA": "0x0000FD1A0000",
                "HA": "0x0000FD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V816": {
                "VT": "AC",
                "BA": "0x000FD1A0000",
                "HA": "0x000FD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V817": {
                "VT": "AC",
                "BA": "0x000FD1A0000",
                "HA": "0x000FD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V818": {
                "VT": "AC",
                "BA": "0x000FD1A0000",
                "HA": "0x000FD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V819": {
                "VT": "AC",
                "BA": "0x000FD1A0000",
                "HA": "0x000FD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V820": {
                "VT": "AC",
                "BA": "0x000FD1A0000",
                "HA": "0x000FD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V821": {
                "VT": "AC",
                "BA": "0x000FD1A0000",
                "HA": "0x000FD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V822": {
                "VT": "AC",
                "BA": "0x000FD1A0000",
                "HA": "0x000FD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V823": {
                "VT": "AC",
                "BA": "0x000FD1A0000",
                "HA": "0x000FD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V824": {
                "VT": "AC",
                "BA": "0x000FD1A0000",
                "HA": "0x000FD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V825": {
                "VT": "AC",
                "BA": "0x000FD1A0000",
                "HA": "0x000FD2DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_CRF_psv_crf_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crf_0",
                "SI": "psv_crf_0",
                "SS": "psv_crf_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V826": {
                "VT": "AC",
                "BA": "0x000FD360000",
                "HA": "0x000FD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V827": {
                "VT": "AC",
                "BA": "0x0000FD360000",
                "HA": "0x0000FD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V828": {
                "VT": "AC",
                "BA": "0x0000FD360000",
                "HA": "0x0000FD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V829": {
                "VT": "AC",
                "BA": "0x000FD360000",
                "HA": "0x000FD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V830": {
                "VT": "AC",
                "BA": "0x000FD360000",
                "HA": "0x000FD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V831": {
                "VT": "AC",
                "BA": "0x000FD360000",
                "HA": "0x000FD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V832": {
                "VT": "AC",
                "BA": "0x000FD360000",
                "HA": "0x000FD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V833": {
                "VT": "AC",
                "BA": "0x000FD360000",
                "HA": "0x000FD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V834": {
                "VT": "AC",
                "BA": "0x000FD360000",
                "HA": "0x000FD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V835": {
                "VT": "AC",
                "BA": "0x000FD360000",
                "HA": "0x000FD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V836": {
                "VT": "AC",
                "BA": "0x000FD360000",
                "HA": "0x000FD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V837": {
                "VT": "AC",
                "BA": "0x000FD360000",
                "HA": "0x000FD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V838": {
                "VT": "AC",
                "BA": "0x000FD360000",
                "HA": "0x000FD36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_FPD_AFIFM0_psv_fpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_0",
                "SI": "psv_fpd_afi_0",
                "SS": "psv_fpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V839": {
                "VT": "AC",
                "BA": "0x000FD380000",
                "HA": "0x000FD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V840": {
                "VT": "AC",
                "BA": "0x0000FD380000",
                "HA": "0x0000FD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V841": {
                "VT": "AC",
                "BA": "0x0000FD380000",
                "HA": "0x0000FD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V842": {
                "VT": "AC",
                "BA": "0x000FD380000",
                "HA": "0x000FD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V843": {
                "VT": "AC",
                "BA": "0x000FD380000",
                "HA": "0x000FD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V844": {
                "VT": "AC",
                "BA": "0x000FD380000",
                "HA": "0x000FD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V845": {
                "VT": "AC",
                "BA": "0x000FD380000",
                "HA": "0x000FD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V846": {
                "VT": "AC",
                "BA": "0x000FD380000",
                "HA": "0x000FD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V847": {
                "VT": "AC",
                "BA": "0x000FD380000",
                "HA": "0x000FD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V848": {
                "VT": "AC",
                "BA": "0x000FD380000",
                "HA": "0x000FD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V849": {
                "VT": "AC",
                "BA": "0x000FD380000",
                "HA": "0x000FD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V850": {
                "VT": "AC",
                "BA": "0x000FD380000",
                "HA": "0x000FD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V851": {
                "VT": "AC",
                "BA": "0x000FD380000",
                "HA": "0x000FD38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_FPD_AFIFM2_psv_fpd_afi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_afi_2",
                "SI": "psv_fpd_afi_2",
                "SS": "psv_fpd_afi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V852": {
                "VT": "AC",
                "BA": "0x000FD390000",
                "HA": "0x000FD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V853": {
                "VT": "AC",
                "BA": "0x0000FD390000",
                "HA": "0x0000FD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V854": {
                "VT": "AC",
                "BA": "0x0000FD390000",
                "HA": "0x0000FD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V855": {
                "VT": "AC",
                "BA": "0x000FD390000",
                "HA": "0x000FD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V856": {
                "VT": "AC",
                "BA": "0x000FD390000",
                "HA": "0x000FD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V857": {
                "VT": "AC",
                "BA": "0x000FD390000",
                "HA": "0x000FD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V858": {
                "VT": "AC",
                "BA": "0x000FD390000",
                "HA": "0x000FD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V859": {
                "VT": "AC",
                "BA": "0x000FD390000",
                "HA": "0x000FD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V860": {
                "VT": "AC",
                "BA": "0x000FD390000",
                "HA": "0x000FD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V861": {
                "VT": "AC",
                "BA": "0x000FD390000",
                "HA": "0x000FD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V862": {
                "VT": "AC",
                "BA": "0x000FD390000",
                "HA": "0x000FD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V863": {
                "VT": "AC",
                "BA": "0x000FD390000",
                "HA": "0x000FD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V864": {
                "VT": "AC",
                "BA": "0x000FD390000",
                "HA": "0x000FD39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_FPD_SLAVE_XMPU_psv_fpd_slave_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slave_xmpu_0",
                "SI": "psv_fpd_slave_xmpu_0",
                "SS": "psv_fpd_slave_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V865": {
                "VT": "AC",
                "BA": "0x0000FD5C0000",
                "HA": "0x0000FD5CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_APU_psv_apu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_apu_0",
                "SI": "psv_apu_0",
                "SS": "psv_apu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V866": {
                "VT": "AC",
                "BA": "0x0000FD5C0000",
                "HA": "0x0000FD5CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_APU_psv_apu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_apu_0",
                "SI": "psv_apu_0",
                "SS": "psv_apu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V867": {
                "VT": "AC",
                "BA": "0x000FD5C0000",
                "HA": "0x000FD5CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_APU_psv_apu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_apu_0",
                "SI": "psv_apu_0",
                "SS": "psv_apu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V868": {
                "VT": "AC",
                "BA": "0x000FD5C0000",
                "HA": "0x000FD5CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_APU_psv_apu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_apu_0",
                "SI": "psv_apu_0",
                "SS": "psv_apu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V869": {
                "VT": "AC",
                "BA": "0x000FD5E0000",
                "HA": "0x000FD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V870": {
                "VT": "AC",
                "BA": "0x0000FD5E0000",
                "HA": "0x0000FD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V871": {
                "VT": "AC",
                "BA": "0x0000FD5E0000",
                "HA": "0x0000FD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V872": {
                "VT": "AC",
                "BA": "0x000FD5E0000",
                "HA": "0x000FD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V873": {
                "VT": "AC",
                "BA": "0x000FD5E0000",
                "HA": "0x000FD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V874": {
                "VT": "AC",
                "BA": "0x000FD5E0000",
                "HA": "0x000FD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V875": {
                "VT": "AC",
                "BA": "0x000FD5E0000",
                "HA": "0x000FD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V876": {
                "VT": "AC",
                "BA": "0x000FD5E0000",
                "HA": "0x000FD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V877": {
                "VT": "AC",
                "BA": "0x000FD5E0000",
                "HA": "0x000FD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V878": {
                "VT": "AC",
                "BA": "0x000FD5E0000",
                "HA": "0x000FD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V879": {
                "VT": "AC",
                "BA": "0x000FD5E0000",
                "HA": "0x000FD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V880": {
                "VT": "AC",
                "BA": "0x000FD5E0000",
                "HA": "0x000FD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V881": {
                "VT": "AC",
                "BA": "0x000FD5E0000",
                "HA": "0x000FD5EFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_FPD_GPCCI_psv_fpd_cci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_cci_0",
                "SI": "psv_fpd_cci_0",
                "SS": "psv_fpd_cci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V882": {
                "VT": "AC",
                "BA": "0x000FD5F0000",
                "HA": "0x000FD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V883": {
                "VT": "AC",
                "BA": "0x0000FD5F0000",
                "HA": "0x0000FD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V884": {
                "VT": "AC",
                "BA": "0x0000FD5F0000",
                "HA": "0x0000FD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V885": {
                "VT": "AC",
                "BA": "0x000FD5F0000",
                "HA": "0x000FD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V886": {
                "VT": "AC",
                "BA": "0x000FD5F0000",
                "HA": "0x000FD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V887": {
                "VT": "AC",
                "BA": "0x000FD5F0000",
                "HA": "0x000FD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V888": {
                "VT": "AC",
                "BA": "0x000FD5F0000",
                "HA": "0x000FD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V889": {
                "VT": "AC",
                "BA": "0x000FD5F0000",
                "HA": "0x000FD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V890": {
                "VT": "AC",
                "BA": "0x000FD5F0000",
                "HA": "0x000FD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V891": {
                "VT": "AC",
                "BA": "0x000FD5F0000",
                "HA": "0x000FD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V892": {
                "VT": "AC",
                "BA": "0x000FD5F0000",
                "HA": "0x000FD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V893": {
                "VT": "AC",
                "BA": "0x000FD5F0000",
                "HA": "0x000FD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V894": {
                "VT": "AC",
                "BA": "0x000FD5F0000",
                "HA": "0x000FD5FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_FPD_SMMU_psv_fpd_smmu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmu_0",
                "SI": "psv_fpd_smmu_0",
                "SS": "psv_fpd_smmu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V895": {
                "VT": "AC",
                "BA": "0x000FD610000",
                "HA": "0x000FD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V896": {
                "VT": "AC",
                "BA": "0x0000FD610000",
                "HA": "0x0000FD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V897": {
                "VT": "AC",
                "BA": "0x0000FD610000",
                "HA": "0x0000FD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V898": {
                "VT": "AC",
                "BA": "0x000FD610000",
                "HA": "0x000FD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V899": {
                "VT": "AC",
                "BA": "0x000FD610000",
                "HA": "0x000FD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V900": {
                "VT": "AC",
                "BA": "0x000FD610000",
                "HA": "0x000FD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V901": {
                "VT": "AC",
                "BA": "0x000FD610000",
                "HA": "0x000FD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V902": {
                "VT": "AC",
                "BA": "0x000FD610000",
                "HA": "0x000FD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V903": {
                "VT": "AC",
                "BA": "0x000FD610000",
                "HA": "0x000FD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V904": {
                "VT": "AC",
                "BA": "0x000FD610000",
                "HA": "0x000FD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V905": {
                "VT": "AC",
                "BA": "0x000FD610000",
                "HA": "0x000FD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V906": {
                "VT": "AC",
                "BA": "0x000FD610000",
                "HA": "0x000FD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V907": {
                "VT": "AC",
                "BA": "0x000FD610000",
                "HA": "0x000FD61FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_FPD_SLCR_psv_fpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_0",
                "SI": "psv_fpd_slcr_0",
                "SS": "psv_fpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V908": {
                "VT": "AC",
                "BA": "0x000FD690000",
                "HA": "0x000FD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V909": {
                "VT": "AC",
                "BA": "0x0000FD690000",
                "HA": "0x0000FD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V910": {
                "VT": "AC",
                "BA": "0x0000FD690000",
                "HA": "0x0000FD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V911": {
                "VT": "AC",
                "BA": "0x000FD690000",
                "HA": "0x000FD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V912": {
                "VT": "AC",
                "BA": "0x000FD690000",
                "HA": "0x000FD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V913": {
                "VT": "AC",
                "BA": "0x000FD690000",
                "HA": "0x000FD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V914": {
                "VT": "AC",
                "BA": "0x000FD690000",
                "HA": "0x000FD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V915": {
                "VT": "AC",
                "BA": "0x000FD690000",
                "HA": "0x000FD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V916": {
                "VT": "AC",
                "BA": "0x000FD690000",
                "HA": "0x000FD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V917": {
                "VT": "AC",
                "BA": "0x000FD690000",
                "HA": "0x000FD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V918": {
                "VT": "AC",
                "BA": "0x000FD690000",
                "HA": "0x000FD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V919": {
                "VT": "AC",
                "BA": "0x000FD690000",
                "HA": "0x000FD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V920": {
                "VT": "AC",
                "BA": "0x000FD690000",
                "HA": "0x000FD69FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_FPD_SLCR_SECURE_psv_fpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_slcr_secure_0",
                "SI": "psv_fpd_slcr_secure_0",
                "SS": "psv_fpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V921": {
                "VT": "AC",
                "BA": "0x000FD700000",
                "HA": "0x000FD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V922": {
                "VT": "AC",
                "BA": "0x0000FD700000",
                "HA": "0x0000FD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V923": {
                "VT": "AC",
                "BA": "0x0000FD700000",
                "HA": "0x0000FD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V924": {
                "VT": "AC",
                "BA": "0x000FD700000",
                "HA": "0x000FD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V925": {
                "VT": "AC",
                "BA": "0x000FD700000",
                "HA": "0x000FD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V926": {
                "VT": "AC",
                "BA": "0x000FD700000",
                "HA": "0x000FD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V927": {
                "VT": "AC",
                "BA": "0x000FD700000",
                "HA": "0x000FD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V928": {
                "VT": "AC",
                "BA": "0x000FD700000",
                "HA": "0x000FD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V929": {
                "VT": "AC",
                "BA": "0x000FD700000",
                "HA": "0x000FD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V930": {
                "VT": "AC",
                "BA": "0x000FD700000",
                "HA": "0x000FD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V931": {
                "VT": "AC",
                "BA": "0x000FD700000",
                "HA": "0x000FD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V932": {
                "VT": "AC",
                "BA": "0x000FD700000",
                "HA": "0x000FD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V933": {
                "VT": "AC",
                "BA": "0x000FD700000",
                "HA": "0x000FD7FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_FPD_GPV_psv_fpd_gpv_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_gpv_0",
                "SI": "psv_fpd_gpv_0",
                "SS": "psv_fpd_gpv_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V934": {
                "VT": "AC",
                "BA": "0x000FD800000",
                "HA": "0x000FDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V935": {
                "VT": "AC",
                "BA": "0x0000FD800000",
                "HA": "0x0000FDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V936": {
                "VT": "AC",
                "BA": "0x0000FD800000",
                "HA": "0x0000FDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V937": {
                "VT": "AC",
                "BA": "0x000FD800000",
                "HA": "0x000FDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V938": {
                "VT": "AC",
                "BA": "0x000FD800000",
                "HA": "0x000FDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V939": {
                "VT": "AC",
                "BA": "0x000FD800000",
                "HA": "0x000FDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V940": {
                "VT": "AC",
                "BA": "0x000FD800000",
                "HA": "0x000FDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V941": {
                "VT": "AC",
                "BA": "0x000FD800000",
                "HA": "0x000FDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V942": {
                "VT": "AC",
                "BA": "0x000FD800000",
                "HA": "0x000FDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V943": {
                "VT": "AC",
                "BA": "0x000FD800000",
                "HA": "0x000FDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V944": {
                "VT": "AC",
                "BA": "0x000FD800000",
                "HA": "0x000FDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V945": {
                "VT": "AC",
                "BA": "0x000FD800000",
                "HA": "0x000FDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V946": {
                "VT": "AC",
                "BA": "0x000FD800000",
                "HA": "0x000FDFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_FPD_SMMUTCU_psv_fpd_smmutcu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_fpd_smmutcu_0",
                "SI": "psv_fpd_smmutcu_0",
                "SS": "psv_fpd_smmutcu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V947": {
                "VT": "AC",
                "BA": "0x000FE200000",
                "HA": "0x000FE2FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_USB_XHCI_psv_usb_xhci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_xhci_0",
                "SI": "psv_usb_xhci_0",
                "SS": "psv_usb_xhci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V948": {
                "VT": "AC",
                "BA": "0x0000FE200000",
                "HA": "0x0000FE2FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_USB_XHCI_psv_usb_xhci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_xhci_0",
                "SI": "psv_usb_xhci_0",
                "SS": "psv_usb_xhci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V949": {
                "VT": "AC",
                "BA": "0x0000FE200000",
                "HA": "0x0000FE2FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_USB_XHCI_psv_usb_xhci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_xhci_0",
                "SI": "psv_usb_xhci_0",
                "SS": "psv_usb_xhci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V950": {
                "VT": "AC",
                "BA": "0x000FE200000",
                "HA": "0x000FE2FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_USB_XHCI_psv_usb_xhci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_xhci_0",
                "SI": "psv_usb_xhci_0",
                "SS": "psv_usb_xhci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V951": {
                "VT": "AC",
                "BA": "0x000FE200000",
                "HA": "0x000FE2FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_USB_XHCI_psv_usb_xhci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_xhci_0",
                "SI": "psv_usb_xhci_0",
                "SS": "psv_usb_xhci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V952": {
                "VT": "AC",
                "BA": "0x000FE200000",
                "HA": "0x000FE2FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_USB_XHCI_psv_usb_xhci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_xhci_0",
                "SI": "psv_usb_xhci_0",
                "SS": "psv_usb_xhci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V953": {
                "VT": "AC",
                "BA": "0x000FE200000",
                "HA": "0x000FE2FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_USB_XHCI_psv_usb_xhci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_xhci_0",
                "SI": "psv_usb_xhci_0",
                "SS": "psv_usb_xhci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V954": {
                "VT": "AC",
                "BA": "0x000FE200000",
                "HA": "0x000FE2FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_USB_XHCI_psv_usb_xhci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_xhci_0",
                "SI": "psv_usb_xhci_0",
                "SS": "psv_usb_xhci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V955": {
                "VT": "AC",
                "BA": "0x000FE200000",
                "HA": "0x000FE2FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_USB_XHCI_psv_usb_xhci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_xhci_0",
                "SI": "psv_usb_xhci_0",
                "SS": "psv_usb_xhci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V956": {
                "VT": "AC",
                "BA": "0x000FE200000",
                "HA": "0x000FE2FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_USB_XHCI_psv_usb_xhci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_xhci_0",
                "SI": "psv_usb_xhci_0",
                "SS": "psv_usb_xhci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V957": {
                "VT": "AC",
                "BA": "0x000FE200000",
                "HA": "0x000FE2FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_USB_XHCI_psv_usb_xhci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_xhci_0",
                "SI": "psv_usb_xhci_0",
                "SS": "psv_usb_xhci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V958": {
                "VT": "AC",
                "BA": "0x000FE200000",
                "HA": "0x000FE2FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_USB_XHCI_psv_usb_xhci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_xhci_0",
                "SI": "psv_usb_xhci_0",
                "SS": "psv_usb_xhci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V959": {
                "VT": "AC",
                "BA": "0x000FE200000",
                "HA": "0x000FE2FFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_USB_XHCI_psv_usb_xhci_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_xhci_0",
                "SI": "psv_usb_xhci_0",
                "SS": "psv_usb_xhci_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V960": {
                "VT": "AC",
                "BA": "0x000FF000000",
                "HA": "0x000FF00FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_UART0_psv_sbsauart_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_sbsauart_0",
                "SI": "psv_sbsauart_0",
                "SS": "psv_sbsauart_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V961": {
                "VT": "AC",
                "BA": "0x0000FF000000",
                "HA": "0x0000FF00FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_UART0_psv_sbsauart_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_sbsauart_0",
                "SI": "psv_sbsauart_0",
                "SS": "psv_sbsauart_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V962": {
                "VT": "AC",
                "BA": "0x0000FF000000",
                "HA": "0x0000FF00FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_UART0_psv_sbsauart_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_sbsauart_0",
                "SI": "psv_sbsauart_0",
                "SS": "psv_sbsauart_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V963": {
                "VT": "AC",
                "BA": "0x000FF000000",
                "HA": "0x000FF00FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_UART0_psv_sbsauart_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_sbsauart_0",
                "SI": "psv_sbsauart_0",
                "SS": "psv_sbsauart_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V964": {
                "VT": "AC",
                "BA": "0x000FF000000",
                "HA": "0x000FF00FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_UART0_psv_sbsauart_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_sbsauart_0",
                "SI": "psv_sbsauart_0",
                "SS": "psv_sbsauart_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V965": {
                "VT": "AC",
                "BA": "0x000FF000000",
                "HA": "0x000FF00FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_UART0_psv_sbsauart_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_sbsauart_0",
                "SI": "psv_sbsauart_0",
                "SS": "psv_sbsauart_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V966": {
                "VT": "AC",
                "BA": "0x000FF000000",
                "HA": "0x000FF00FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_UART0_psv_sbsauart_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_sbsauart_0",
                "SI": "psv_sbsauart_0",
                "SS": "psv_sbsauart_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V967": {
                "VT": "AC",
                "BA": "0x000FF000000",
                "HA": "0x000FF00FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_UART0_psv_sbsauart_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_sbsauart_0",
                "SI": "psv_sbsauart_0",
                "SS": "psv_sbsauart_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V968": {
                "VT": "AC",
                "BA": "0x000FF000000",
                "HA": "0x000FF00FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_UART0_psv_sbsauart_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_sbsauart_0",
                "SI": "psv_sbsauart_0",
                "SS": "psv_sbsauart_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V969": {
                "VT": "AC",
                "BA": "0x000FF000000",
                "HA": "0x000FF00FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_UART0_psv_sbsauart_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_sbsauart_0",
                "SI": "psv_sbsauart_0",
                "SS": "psv_sbsauart_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V970": {
                "VT": "AC",
                "BA": "0x000FF000000",
                "HA": "0x000FF00FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_UART0_psv_sbsauart_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_sbsauart_0",
                "SI": "psv_sbsauart_0",
                "SS": "psv_sbsauart_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V971": {
                "VT": "AC",
                "BA": "0x000FF000000",
                "HA": "0x000FF00FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_UART0_psv_sbsauart_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_sbsauart_0",
                "SI": "psv_sbsauart_0",
                "SS": "psv_sbsauart_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V972": {
                "VT": "AC",
                "BA": "0x000FF000000",
                "HA": "0x000FF00FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_UART0_psv_sbsauart_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_sbsauart_0",
                "SI": "psv_sbsauart_0",
                "SS": "psv_sbsauart_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V973": {
                "VT": "AC",
                "BA": "0x000FF020000",
                "HA": "0x000FF02FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PS_I2C0_psv_i2c_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_0",
                "SI": "psv_i2c_0",
                "SS": "psv_i2c_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V974": {
                "VT": "AC",
                "BA": "0x0000FF020000",
                "HA": "0x0000FF02FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PS_I2C0_psv_i2c_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_0",
                "SI": "psv_i2c_0",
                "SS": "psv_i2c_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V975": {
                "VT": "AC",
                "BA": "0x0000FF020000",
                "HA": "0x0000FF02FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PS_I2C0_psv_i2c_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_0",
                "SI": "psv_i2c_0",
                "SS": "psv_i2c_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V976": {
                "VT": "AC",
                "BA": "0x000FF020000",
                "HA": "0x000FF02FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PS_I2C0_psv_i2c_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_0",
                "SI": "psv_i2c_0",
                "SS": "psv_i2c_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V977": {
                "VT": "AC",
                "BA": "0x000FF020000",
                "HA": "0x000FF02FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PS_I2C0_psv_i2c_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_0",
                "SI": "psv_i2c_0",
                "SS": "psv_i2c_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V978": {
                "VT": "AC",
                "BA": "0x000FF020000",
                "HA": "0x000FF02FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PS_I2C0_psv_i2c_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_0",
                "SI": "psv_i2c_0",
                "SS": "psv_i2c_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V979": {
                "VT": "AC",
                "BA": "0x000FF020000",
                "HA": "0x000FF02FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PS_I2C0_psv_i2c_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_0",
                "SI": "psv_i2c_0",
                "SS": "psv_i2c_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V980": {
                "VT": "AC",
                "BA": "0x000FF020000",
                "HA": "0x000FF02FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_PS_I2C0_psv_i2c_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_0",
                "SI": "psv_i2c_0",
                "SS": "psv_i2c_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V981": {
                "VT": "AC",
                "BA": "0x000FF020000",
                "HA": "0x000FF02FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_PS_I2C0_psv_i2c_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_0",
                "SI": "psv_i2c_0",
                "SS": "psv_i2c_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V982": {
                "VT": "AC",
                "BA": "0x000FF020000",
                "HA": "0x000FF02FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_PS_I2C0_psv_i2c_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_0",
                "SI": "psv_i2c_0",
                "SS": "psv_i2c_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V983": {
                "VT": "AC",
                "BA": "0x000FF020000",
                "HA": "0x000FF02FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_PS_I2C0_psv_i2c_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_0",
                "SI": "psv_i2c_0",
                "SS": "psv_i2c_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V984": {
                "VT": "AC",
                "BA": "0x000FF020000",
                "HA": "0x000FF02FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_PS_I2C0_psv_i2c_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_0",
                "SI": "psv_i2c_0",
                "SS": "psv_i2c_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V985": {
                "VT": "AC",
                "BA": "0x000FF020000",
                "HA": "0x000FF02FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_PS_I2C0_psv_i2c_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_0",
                "SI": "psv_i2c_0",
                "SS": "psv_i2c_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V986": {
                "VT": "AC",
                "BA": "0x000FF030000",
                "HA": "0x000FF03FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PS_I2C1_psv_i2c_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_1",
                "SI": "psv_i2c_1",
                "SS": "psv_i2c_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V987": {
                "VT": "AC",
                "BA": "0x0000FF030000",
                "HA": "0x0000FF03FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PS_I2C1_psv_i2c_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_1",
                "SI": "psv_i2c_1",
                "SS": "psv_i2c_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V988": {
                "VT": "AC",
                "BA": "0x0000FF030000",
                "HA": "0x0000FF03FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PS_I2C1_psv_i2c_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_1",
                "SI": "psv_i2c_1",
                "SS": "psv_i2c_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V989": {
                "VT": "AC",
                "BA": "0x000FF030000",
                "HA": "0x000FF03FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PS_I2C1_psv_i2c_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_1",
                "SI": "psv_i2c_1",
                "SS": "psv_i2c_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V990": {
                "VT": "AC",
                "BA": "0x000FF030000",
                "HA": "0x000FF03FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PS_I2C1_psv_i2c_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_1",
                "SI": "psv_i2c_1",
                "SS": "psv_i2c_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V991": {
                "VT": "AC",
                "BA": "0x000FF030000",
                "HA": "0x000FF03FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PS_I2C1_psv_i2c_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_1",
                "SI": "psv_i2c_1",
                "SS": "psv_i2c_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V992": {
                "VT": "AC",
                "BA": "0x000FF030000",
                "HA": "0x000FF03FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PS_I2C1_psv_i2c_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_1",
                "SI": "psv_i2c_1",
                "SS": "psv_i2c_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V993": {
                "VT": "AC",
                "BA": "0x000FF030000",
                "HA": "0x000FF03FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_PS_I2C1_psv_i2c_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_1",
                "SI": "psv_i2c_1",
                "SS": "psv_i2c_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V994": {
                "VT": "AC",
                "BA": "0x000FF030000",
                "HA": "0x000FF03FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_PS_I2C1_psv_i2c_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_1",
                "SI": "psv_i2c_1",
                "SS": "psv_i2c_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V995": {
                "VT": "AC",
                "BA": "0x000FF030000",
                "HA": "0x000FF03FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_PS_I2C1_psv_i2c_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_1",
                "SI": "psv_i2c_1",
                "SS": "psv_i2c_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V996": {
                "VT": "AC",
                "BA": "0x000FF030000",
                "HA": "0x000FF03FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_PS_I2C1_psv_i2c_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_1",
                "SI": "psv_i2c_1",
                "SS": "psv_i2c_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V997": {
                "VT": "AC",
                "BA": "0x000FF030000",
                "HA": "0x000FF03FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_PS_I2C1_psv_i2c_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_1",
                "SI": "psv_i2c_1",
                "SS": "psv_i2c_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V998": {
                "VT": "AC",
                "BA": "0x000FF030000",
                "HA": "0x000FF03FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_PS_I2C1_psv_i2c_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_i2c_1",
                "SI": "psv_i2c_1",
                "SS": "psv_i2c_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V999": {
                "VT": "AC",
                "BA": "0x000FF080000",
                "HA": "0x000FF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1000": {
                "VT": "AC",
                "BA": "0x0000FF080000",
                "HA": "0x0000FF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1001": {
                "VT": "AC",
                "BA": "0x0000FF080000",
                "HA": "0x0000FF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1002": {
                "VT": "AC",
                "BA": "0x000FF080000",
                "HA": "0x000FF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1003": {
                "VT": "AC",
                "BA": "0x000FF080000",
                "HA": "0x000FF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1004": {
                "VT": "AC",
                "BA": "0x000FF080000",
                "HA": "0x000FF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1005": {
                "VT": "AC",
                "BA": "0x000FF080000",
                "HA": "0x000FF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1006": {
                "VT": "AC",
                "BA": "0x000FF080000",
                "HA": "0x000FF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1007": {
                "VT": "AC",
                "BA": "0x000FF080000",
                "HA": "0x000FF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1008": {
                "VT": "AC",
                "BA": "0x000FF080000",
                "HA": "0x000FF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1009": {
                "VT": "AC",
                "BA": "0x000FF080000",
                "HA": "0x000FF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1010": {
                "VT": "AC",
                "BA": "0x000FF080000",
                "HA": "0x000FF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1011": {
                "VT": "AC",
                "BA": "0x000FF080000",
                "HA": "0x000FF09FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_LPD_IOU_SLCR_psv_lpd_iou_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_slcr_0",
                "SI": "psv_lpd_iou_slcr_0",
                "SS": "psv_lpd_iou_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1012": {
                "VT": "AC",
                "BA": "0x000FF0A0000",
                "HA": "0x000FF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1013": {
                "VT": "AC",
                "BA": "0x0000FF0A0000",
                "HA": "0x0000FF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1014": {
                "VT": "AC",
                "BA": "0x0000FF0A0000",
                "HA": "0x0000FF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1015": {
                "VT": "AC",
                "BA": "0x000FF0A0000",
                "HA": "0x000FF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1016": {
                "VT": "AC",
                "BA": "0x000FF0A0000",
                "HA": "0x000FF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1017": {
                "VT": "AC",
                "BA": "0x000FF0A0000",
                "HA": "0x000FF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1018": {
                "VT": "AC",
                "BA": "0x000FF0A0000",
                "HA": "0x000FF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1019": {
                "VT": "AC",
                "BA": "0x000FF0A0000",
                "HA": "0x000FF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1020": {
                "VT": "AC",
                "BA": "0x000FF0A0000",
                "HA": "0x000FF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1021": {
                "VT": "AC",
                "BA": "0x000FF0A0000",
                "HA": "0x000FF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1022": {
                "VT": "AC",
                "BA": "0x000FF0A0000",
                "HA": "0x000FF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1023": {
                "VT": "AC",
                "BA": "0x000FF0A0000",
                "HA": "0x000FF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1024": {
                "VT": "AC",
                "BA": "0x000FF0A0000",
                "HA": "0x000FF0AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_LPD_IOU_SECURE_SLCR_psv_lpd_iou_secure_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_iou_secure_slcr_0",
                "SI": "psv_lpd_iou_secure_slcr_0",
                "SS": "psv_lpd_iou_secure_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1025": {
                "VT": "AC",
                "BA": "0x000FF0C0000",
                "HA": "0x000FF0CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_GEM0_psv_ethernet_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ethernet_0",
                "SI": "psv_ethernet_0",
                "SS": "psv_ethernet_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1026": {
                "VT": "AC",
                "BA": "0x0000FF0C0000",
                "HA": "0x0000FF0CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_GEM0_psv_ethernet_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ethernet_0",
                "SI": "psv_ethernet_0",
                "SS": "psv_ethernet_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1027": {
                "VT": "AC",
                "BA": "0x0000FF0C0000",
                "HA": "0x0000FF0CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_GEM0_psv_ethernet_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ethernet_0",
                "SI": "psv_ethernet_0",
                "SS": "psv_ethernet_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1028": {
                "VT": "AC",
                "BA": "0x000FF0C0000",
                "HA": "0x000FF0CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_GEM0_psv_ethernet_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ethernet_0",
                "SI": "psv_ethernet_0",
                "SS": "psv_ethernet_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1029": {
                "VT": "AC",
                "BA": "0x000FF0C0000",
                "HA": "0x000FF0CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_GEM0_psv_ethernet_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ethernet_0",
                "SI": "psv_ethernet_0",
                "SS": "psv_ethernet_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1030": {
                "VT": "AC",
                "BA": "0x000FF0C0000",
                "HA": "0x000FF0CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_GEM0_psv_ethernet_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ethernet_0",
                "SI": "psv_ethernet_0",
                "SS": "psv_ethernet_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1031": {
                "VT": "AC",
                "BA": "0x000FF0C0000",
                "HA": "0x000FF0CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_GEM0_psv_ethernet_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ethernet_0",
                "SI": "psv_ethernet_0",
                "SS": "psv_ethernet_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1032": {
                "VT": "AC",
                "BA": "0x000FF0C0000",
                "HA": "0x000FF0CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_GEM0_psv_ethernet_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ethernet_0",
                "SI": "psv_ethernet_0",
                "SS": "psv_ethernet_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1033": {
                "VT": "AC",
                "BA": "0x000FF0C0000",
                "HA": "0x000FF0CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_GEM0_psv_ethernet_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ethernet_0",
                "SI": "psv_ethernet_0",
                "SS": "psv_ethernet_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1034": {
                "VT": "AC",
                "BA": "0x000FF0C0000",
                "HA": "0x000FF0CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_GEM0_psv_ethernet_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ethernet_0",
                "SI": "psv_ethernet_0",
                "SS": "psv_ethernet_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1035": {
                "VT": "AC",
                "BA": "0x000FF0C0000",
                "HA": "0x000FF0CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_GEM0_psv_ethernet_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ethernet_0",
                "SI": "psv_ethernet_0",
                "SS": "psv_ethernet_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1036": {
                "VT": "AC",
                "BA": "0x000FF0C0000",
                "HA": "0x000FF0CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_GEM0_psv_ethernet_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ethernet_0",
                "SI": "psv_ethernet_0",
                "SS": "psv_ethernet_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1037": {
                "VT": "AC",
                "BA": "0x000FF0C0000",
                "HA": "0x000FF0CFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_GEM0_psv_ethernet_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ethernet_0",
                "SI": "psv_ethernet_0",
                "SS": "psv_ethernet_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1038": {
                "VT": "AC",
                "BA": "0x000FF130000",
                "HA": "0x000FF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1039": {
                "VT": "AC",
                "BA": "0x0000FF130000",
                "HA": "0x0000FF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1040": {
                "VT": "AC",
                "BA": "0x0000FF130000",
                "HA": "0x0000FF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1041": {
                "VT": "AC",
                "BA": "0x000FF130000",
                "HA": "0x000FF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1042": {
                "VT": "AC",
                "BA": "0x000FF130000",
                "HA": "0x000FF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1043": {
                "VT": "AC",
                "BA": "0x000FF130000",
                "HA": "0x000FF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1044": {
                "VT": "AC",
                "BA": "0x000FF130000",
                "HA": "0x000FF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1045": {
                "VT": "AC",
                "BA": "0x000FF130000",
                "HA": "0x000FF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1046": {
                "VT": "AC",
                "BA": "0x000FF130000",
                "HA": "0x000FF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1047": {
                "VT": "AC",
                "BA": "0x000FF130000",
                "HA": "0x000FF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1048": {
                "VT": "AC",
                "BA": "0x000FF130000",
                "HA": "0x000FF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1049": {
                "VT": "AC",
                "BA": "0x000FF130000",
                "HA": "0x000FF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1050": {
                "VT": "AC",
                "BA": "0x000FF130000",
                "HA": "0x000FF13FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_IOU_SCNTR_psv_scntr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntr_0",
                "SI": "psv_scntr_0",
                "SS": "psv_scntr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1051": {
                "VT": "AC",
                "BA": "0x000FF140000",
                "HA": "0x000FF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1052": {
                "VT": "AC",
                "BA": "0x0000FF140000",
                "HA": "0x0000FF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1053": {
                "VT": "AC",
                "BA": "0x0000FF140000",
                "HA": "0x0000FF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1054": {
                "VT": "AC",
                "BA": "0x000FF140000",
                "HA": "0x000FF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1055": {
                "VT": "AC",
                "BA": "0x000FF140000",
                "HA": "0x000FF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1056": {
                "VT": "AC",
                "BA": "0x000FF140000",
                "HA": "0x000FF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1057": {
                "VT": "AC",
                "BA": "0x000FF140000",
                "HA": "0x000FF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1058": {
                "VT": "AC",
                "BA": "0x000FF140000",
                "HA": "0x000FF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1059": {
                "VT": "AC",
                "BA": "0x000FF140000",
                "HA": "0x000FF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1060": {
                "VT": "AC",
                "BA": "0x000FF140000",
                "HA": "0x000FF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1061": {
                "VT": "AC",
                "BA": "0x000FF140000",
                "HA": "0x000FF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1062": {
                "VT": "AC",
                "BA": "0x000FF140000",
                "HA": "0x000FF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1063": {
                "VT": "AC",
                "BA": "0x000FF140000",
                "HA": "0x000FF14FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_IOU_SCNTRS_psv_scntrs_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_scntrs_0",
                "SI": "psv_scntrs_0",
                "SS": "psv_scntrs_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1064": {
                "VT": "AC",
                "BA": "0x000FF310000",
                "HA": "0x000FF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1065": {
                "VT": "AC",
                "BA": "0x0000FF310000",
                "HA": "0x0000FF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1066": {
                "VT": "AC",
                "BA": "0x0000FF310000",
                "HA": "0x0000FF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1067": {
                "VT": "AC",
                "BA": "0x000FF310000",
                "HA": "0x000FF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1068": {
                "VT": "AC",
                "BA": "0x000FF310000",
                "HA": "0x000FF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1069": {
                "VT": "AC",
                "BA": "0x000FF310000",
                "HA": "0x000FF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1070": {
                "VT": "AC",
                "BA": "0x000FF310000",
                "HA": "0x000FF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1071": {
                "VT": "AC",
                "BA": "0x000FF310000",
                "HA": "0x000FF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1072": {
                "VT": "AC",
                "BA": "0x000FF310000",
                "HA": "0x000FF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1073": {
                "VT": "AC",
                "BA": "0x000FF310000",
                "HA": "0x000FF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1074": {
                "VT": "AC",
                "BA": "0x000FF310000",
                "HA": "0x000FF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1075": {
                "VT": "AC",
                "BA": "0x000FF310000",
                "HA": "0x000FF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1076": {
                "VT": "AC",
                "BA": "0x000FF310000",
                "HA": "0x000FF31FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_PSM_IPI_psv_ipi_psm",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_psm",
                "SI": "psv_ipi_psm",
                "SS": "psv_ipi_psm",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1077": {
                "VT": "AC",
                "BA": "0x000FF320000",
                "HA": "0x000FF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1078": {
                "VT": "AC",
                "BA": "0x0000FF320000",
                "HA": "0x0000FF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1079": {
                "VT": "AC",
                "BA": "0x0000FF320000",
                "HA": "0x0000FF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1080": {
                "VT": "AC",
                "BA": "0x000FF320000",
                "HA": "0x000FF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1081": {
                "VT": "AC",
                "BA": "0x000FF320000",
                "HA": "0x000FF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1082": {
                "VT": "AC",
                "BA": "0x000FF320000",
                "HA": "0x000FF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1083": {
                "VT": "AC",
                "BA": "0x000FF320000",
                "HA": "0x000FF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1084": {
                "VT": "AC",
                "BA": "0x000FF320000",
                "HA": "0x000FF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1085": {
                "VT": "AC",
                "BA": "0x000FF320000",
                "HA": "0x000FF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1086": {
                "VT": "AC",
                "BA": "0x000FF320000",
                "HA": "0x000FF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1087": {
                "VT": "AC",
                "BA": "0x000FF320000",
                "HA": "0x000FF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1088": {
                "VT": "AC",
                "BA": "0x000FF320000",
                "HA": "0x000FF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1089": {
                "VT": "AC",
                "BA": "0x000FF320000",
                "HA": "0x000FF32FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_PMC_IPI_psv_ipi_pmc",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc",
                "SI": "psv_ipi_pmc",
                "SS": "psv_ipi_pmc",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1090": {
                "VT": "AC",
                "BA": "0x000FF330000",
                "HA": "0x000FF33FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_IPI_0_psv_ipi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_0",
                "SI": "psv_ipi_0",
                "SS": "psv_ipi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1091": {
                "VT": "AC",
                "BA": "0x0000FF330000",
                "HA": "0x0000FF33FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_IPI_0_psv_ipi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_0",
                "SI": "psv_ipi_0",
                "SS": "psv_ipi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1092": {
                "VT": "AC",
                "BA": "0x0000FF330000",
                "HA": "0x0000FF33FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_IPI_0_psv_ipi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_0",
                "SI": "psv_ipi_0",
                "SS": "psv_ipi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1093": {
                "VT": "AC",
                "BA": "0x000FF330000",
                "HA": "0x000FF33FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_IPI_0_psv_ipi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_0",
                "SI": "psv_ipi_0",
                "SS": "psv_ipi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1094": {
                "VT": "AC",
                "BA": "0x000FF330000",
                "HA": "0x000FF33FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_IPI_0_psv_ipi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_0",
                "SI": "psv_ipi_0",
                "SS": "psv_ipi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1095": {
                "VT": "AC",
                "BA": "0x000FF330000",
                "HA": "0x000FF33FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_IPI_0_psv_ipi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_0",
                "SI": "psv_ipi_0",
                "SS": "psv_ipi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1096": {
                "VT": "AC",
                "BA": "0x000FF330000",
                "HA": "0x000FF33FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_IPI_0_psv_ipi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_0",
                "SI": "psv_ipi_0",
                "SS": "psv_ipi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1097": {
                "VT": "AC",
                "BA": "0x000FF330000",
                "HA": "0x000FF33FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_IPI_0_psv_ipi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_0",
                "SI": "psv_ipi_0",
                "SS": "psv_ipi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1098": {
                "VT": "AC",
                "BA": "0x000FF330000",
                "HA": "0x000FF33FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_IPI_0_psv_ipi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_0",
                "SI": "psv_ipi_0",
                "SS": "psv_ipi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1099": {
                "VT": "AC",
                "BA": "0x000FF330000",
                "HA": "0x000FF33FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_IPI_0_psv_ipi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_0",
                "SI": "psv_ipi_0",
                "SS": "psv_ipi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1100": {
                "VT": "AC",
                "BA": "0x000FF330000",
                "HA": "0x000FF33FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_IPI_0_psv_ipi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_0",
                "SI": "psv_ipi_0",
                "SS": "psv_ipi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1101": {
                "VT": "AC",
                "BA": "0x000FF330000",
                "HA": "0x000FF33FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_IPI_0_psv_ipi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_0",
                "SI": "psv_ipi_0",
                "SS": "psv_ipi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1102": {
                "VT": "AC",
                "BA": "0x000FF330000",
                "HA": "0x000FF33FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_IPI_0_psv_ipi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_0",
                "SI": "psv_ipi_0",
                "SS": "psv_ipi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1103": {
                "VT": "AC",
                "BA": "0x000FF340000",
                "HA": "0x000FF34FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_IPI_1_psv_ipi_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_1",
                "SI": "psv_ipi_1",
                "SS": "psv_ipi_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1104": {
                "VT": "AC",
                "BA": "0x0000FF340000",
                "HA": "0x0000FF34FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_IPI_1_psv_ipi_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_1",
                "SI": "psv_ipi_1",
                "SS": "psv_ipi_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1105": {
                "VT": "AC",
                "BA": "0x0000FF340000",
                "HA": "0x0000FF34FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_IPI_1_psv_ipi_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_1",
                "SI": "psv_ipi_1",
                "SS": "psv_ipi_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1106": {
                "VT": "AC",
                "BA": "0x000FF340000",
                "HA": "0x000FF34FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_IPI_1_psv_ipi_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_1",
                "SI": "psv_ipi_1",
                "SS": "psv_ipi_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1107": {
                "VT": "AC",
                "BA": "0x000FF340000",
                "HA": "0x000FF34FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_IPI_1_psv_ipi_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_1",
                "SI": "psv_ipi_1",
                "SS": "psv_ipi_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1108": {
                "VT": "AC",
                "BA": "0x000FF340000",
                "HA": "0x000FF34FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_IPI_1_psv_ipi_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_1",
                "SI": "psv_ipi_1",
                "SS": "psv_ipi_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1109": {
                "VT": "AC",
                "BA": "0x000FF340000",
                "HA": "0x000FF34FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_IPI_1_psv_ipi_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_1",
                "SI": "psv_ipi_1",
                "SS": "psv_ipi_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1110": {
                "VT": "AC",
                "BA": "0x000FF340000",
                "HA": "0x000FF34FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_IPI_1_psv_ipi_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_1",
                "SI": "psv_ipi_1",
                "SS": "psv_ipi_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1111": {
                "VT": "AC",
                "BA": "0x000FF340000",
                "HA": "0x000FF34FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_IPI_1_psv_ipi_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_1",
                "SI": "psv_ipi_1",
                "SS": "psv_ipi_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1112": {
                "VT": "AC",
                "BA": "0x000FF340000",
                "HA": "0x000FF34FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_IPI_1_psv_ipi_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_1",
                "SI": "psv_ipi_1",
                "SS": "psv_ipi_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1113": {
                "VT": "AC",
                "BA": "0x000FF340000",
                "HA": "0x000FF34FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_IPI_1_psv_ipi_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_1",
                "SI": "psv_ipi_1",
                "SS": "psv_ipi_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1114": {
                "VT": "AC",
                "BA": "0x000FF340000",
                "HA": "0x000FF34FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_IPI_1_psv_ipi_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_1",
                "SI": "psv_ipi_1",
                "SS": "psv_ipi_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1115": {
                "VT": "AC",
                "BA": "0x000FF340000",
                "HA": "0x000FF34FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_IPI_1_psv_ipi_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_1",
                "SI": "psv_ipi_1",
                "SS": "psv_ipi_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1116": {
                "VT": "AC",
                "BA": "0x000FF350000",
                "HA": "0x000FF35FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_IPI_2_psv_ipi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_2",
                "SI": "psv_ipi_2",
                "SS": "psv_ipi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1117": {
                "VT": "AC",
                "BA": "0x0000FF350000",
                "HA": "0x0000FF35FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_IPI_2_psv_ipi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_2",
                "SI": "psv_ipi_2",
                "SS": "psv_ipi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1118": {
                "VT": "AC",
                "BA": "0x0000FF350000",
                "HA": "0x0000FF35FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_IPI_2_psv_ipi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_2",
                "SI": "psv_ipi_2",
                "SS": "psv_ipi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1119": {
                "VT": "AC",
                "BA": "0x000FF350000",
                "HA": "0x000FF35FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_IPI_2_psv_ipi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_2",
                "SI": "psv_ipi_2",
                "SS": "psv_ipi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1120": {
                "VT": "AC",
                "BA": "0x000FF350000",
                "HA": "0x000FF35FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_IPI_2_psv_ipi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_2",
                "SI": "psv_ipi_2",
                "SS": "psv_ipi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1121": {
                "VT": "AC",
                "BA": "0x000FF350000",
                "HA": "0x000FF35FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_IPI_2_psv_ipi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_2",
                "SI": "psv_ipi_2",
                "SS": "psv_ipi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1122": {
                "VT": "AC",
                "BA": "0x000FF350000",
                "HA": "0x000FF35FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_IPI_2_psv_ipi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_2",
                "SI": "psv_ipi_2",
                "SS": "psv_ipi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1123": {
                "VT": "AC",
                "BA": "0x000FF350000",
                "HA": "0x000FF35FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_IPI_2_psv_ipi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_2",
                "SI": "psv_ipi_2",
                "SS": "psv_ipi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1124": {
                "VT": "AC",
                "BA": "0x000FF350000",
                "HA": "0x000FF35FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_IPI_2_psv_ipi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_2",
                "SI": "psv_ipi_2",
                "SS": "psv_ipi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1125": {
                "VT": "AC",
                "BA": "0x000FF350000",
                "HA": "0x000FF35FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_IPI_2_psv_ipi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_2",
                "SI": "psv_ipi_2",
                "SS": "psv_ipi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1126": {
                "VT": "AC",
                "BA": "0x000FF350000",
                "HA": "0x000FF35FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_IPI_2_psv_ipi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_2",
                "SI": "psv_ipi_2",
                "SS": "psv_ipi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1127": {
                "VT": "AC",
                "BA": "0x000FF350000",
                "HA": "0x000FF35FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_IPI_2_psv_ipi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_2",
                "SI": "psv_ipi_2",
                "SS": "psv_ipi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1128": {
                "VT": "AC",
                "BA": "0x000FF350000",
                "HA": "0x000FF35FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_IPI_2_psv_ipi_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_2",
                "SI": "psv_ipi_2",
                "SS": "psv_ipi_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1129": {
                "VT": "AC",
                "BA": "0x000FF360000",
                "HA": "0x000FF36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_IPI_3_psv_ipi_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_3",
                "SI": "psv_ipi_3",
                "SS": "psv_ipi_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1130": {
                "VT": "AC",
                "BA": "0x0000FF360000",
                "HA": "0x0000FF36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_IPI_3_psv_ipi_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_3",
                "SI": "psv_ipi_3",
                "SS": "psv_ipi_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1131": {
                "VT": "AC",
                "BA": "0x0000FF360000",
                "HA": "0x0000FF36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_IPI_3_psv_ipi_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_3",
                "SI": "psv_ipi_3",
                "SS": "psv_ipi_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1132": {
                "VT": "AC",
                "BA": "0x000FF360000",
                "HA": "0x000FF36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_IPI_3_psv_ipi_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_3",
                "SI": "psv_ipi_3",
                "SS": "psv_ipi_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1133": {
                "VT": "AC",
                "BA": "0x000FF360000",
                "HA": "0x000FF36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_IPI_3_psv_ipi_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_3",
                "SI": "psv_ipi_3",
                "SS": "psv_ipi_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1134": {
                "VT": "AC",
                "BA": "0x000FF360000",
                "HA": "0x000FF36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_IPI_3_psv_ipi_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_3",
                "SI": "psv_ipi_3",
                "SS": "psv_ipi_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1135": {
                "VT": "AC",
                "BA": "0x000FF360000",
                "HA": "0x000FF36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_IPI_3_psv_ipi_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_3",
                "SI": "psv_ipi_3",
                "SS": "psv_ipi_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1136": {
                "VT": "AC",
                "BA": "0x000FF360000",
                "HA": "0x000FF36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_IPI_3_psv_ipi_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_3",
                "SI": "psv_ipi_3",
                "SS": "psv_ipi_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1137": {
                "VT": "AC",
                "BA": "0x000FF360000",
                "HA": "0x000FF36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_IPI_3_psv_ipi_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_3",
                "SI": "psv_ipi_3",
                "SS": "psv_ipi_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1138": {
                "VT": "AC",
                "BA": "0x000FF360000",
                "HA": "0x000FF36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_IPI_3_psv_ipi_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_3",
                "SI": "psv_ipi_3",
                "SS": "psv_ipi_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1139": {
                "VT": "AC",
                "BA": "0x000FF360000",
                "HA": "0x000FF36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_IPI_3_psv_ipi_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_3",
                "SI": "psv_ipi_3",
                "SS": "psv_ipi_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1140": {
                "VT": "AC",
                "BA": "0x000FF360000",
                "HA": "0x000FF36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_IPI_3_psv_ipi_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_3",
                "SI": "psv_ipi_3",
                "SS": "psv_ipi_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1141": {
                "VT": "AC",
                "BA": "0x000FF360000",
                "HA": "0x000FF36FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_IPI_3_psv_ipi_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_3",
                "SI": "psv_ipi_3",
                "SS": "psv_ipi_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1142": {
                "VT": "AC",
                "BA": "0x000FF370000",
                "HA": "0x000FF37FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_IPI_4_psv_ipi_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_4",
                "SI": "psv_ipi_4",
                "SS": "psv_ipi_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1143": {
                "VT": "AC",
                "BA": "0x0000FF370000",
                "HA": "0x0000FF37FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_IPI_4_psv_ipi_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_4",
                "SI": "psv_ipi_4",
                "SS": "psv_ipi_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1144": {
                "VT": "AC",
                "BA": "0x0000FF370000",
                "HA": "0x0000FF37FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_IPI_4_psv_ipi_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_4",
                "SI": "psv_ipi_4",
                "SS": "psv_ipi_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1145": {
                "VT": "AC",
                "BA": "0x000FF370000",
                "HA": "0x000FF37FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_IPI_4_psv_ipi_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_4",
                "SI": "psv_ipi_4",
                "SS": "psv_ipi_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1146": {
                "VT": "AC",
                "BA": "0x000FF370000",
                "HA": "0x000FF37FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_IPI_4_psv_ipi_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_4",
                "SI": "psv_ipi_4",
                "SS": "psv_ipi_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1147": {
                "VT": "AC",
                "BA": "0x000FF370000",
                "HA": "0x000FF37FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_IPI_4_psv_ipi_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_4",
                "SI": "psv_ipi_4",
                "SS": "psv_ipi_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1148": {
                "VT": "AC",
                "BA": "0x000FF370000",
                "HA": "0x000FF37FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_IPI_4_psv_ipi_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_4",
                "SI": "psv_ipi_4",
                "SS": "psv_ipi_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1149": {
                "VT": "AC",
                "BA": "0x000FF370000",
                "HA": "0x000FF37FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_IPI_4_psv_ipi_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_4",
                "SI": "psv_ipi_4",
                "SS": "psv_ipi_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1150": {
                "VT": "AC",
                "BA": "0x000FF370000",
                "HA": "0x000FF37FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_IPI_4_psv_ipi_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_4",
                "SI": "psv_ipi_4",
                "SS": "psv_ipi_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1151": {
                "VT": "AC",
                "BA": "0x000FF370000",
                "HA": "0x000FF37FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_IPI_4_psv_ipi_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_4",
                "SI": "psv_ipi_4",
                "SS": "psv_ipi_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1152": {
                "VT": "AC",
                "BA": "0x000FF370000",
                "HA": "0x000FF37FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_IPI_4_psv_ipi_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_4",
                "SI": "psv_ipi_4",
                "SS": "psv_ipi_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1153": {
                "VT": "AC",
                "BA": "0x000FF370000",
                "HA": "0x000FF37FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_IPI_4_psv_ipi_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_4",
                "SI": "psv_ipi_4",
                "SS": "psv_ipi_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1154": {
                "VT": "AC",
                "BA": "0x000FF370000",
                "HA": "0x000FF37FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_IPI_4_psv_ipi_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_4",
                "SI": "psv_ipi_4",
                "SS": "psv_ipi_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1155": {
                "VT": "AC",
                "BA": "0x000FF380000",
                "HA": "0x000FF38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_IPI_5_psv_ipi_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_5",
                "SI": "psv_ipi_5",
                "SS": "psv_ipi_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1156": {
                "VT": "AC",
                "BA": "0x0000FF380000",
                "HA": "0x0000FF38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_IPI_5_psv_ipi_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_5",
                "SI": "psv_ipi_5",
                "SS": "psv_ipi_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1157": {
                "VT": "AC",
                "BA": "0x0000FF380000",
                "HA": "0x0000FF38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_IPI_5_psv_ipi_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_5",
                "SI": "psv_ipi_5",
                "SS": "psv_ipi_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1158": {
                "VT": "AC",
                "BA": "0x000FF380000",
                "HA": "0x000FF38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_IPI_5_psv_ipi_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_5",
                "SI": "psv_ipi_5",
                "SS": "psv_ipi_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1159": {
                "VT": "AC",
                "BA": "0x000FF380000",
                "HA": "0x000FF38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_IPI_5_psv_ipi_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_5",
                "SI": "psv_ipi_5",
                "SS": "psv_ipi_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1160": {
                "VT": "AC",
                "BA": "0x000FF380000",
                "HA": "0x000FF38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_IPI_5_psv_ipi_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_5",
                "SI": "psv_ipi_5",
                "SS": "psv_ipi_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1161": {
                "VT": "AC",
                "BA": "0x000FF380000",
                "HA": "0x000FF38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_IPI_5_psv_ipi_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_5",
                "SI": "psv_ipi_5",
                "SS": "psv_ipi_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1162": {
                "VT": "AC",
                "BA": "0x000FF380000",
                "HA": "0x000FF38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_IPI_5_psv_ipi_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_5",
                "SI": "psv_ipi_5",
                "SS": "psv_ipi_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1163": {
                "VT": "AC",
                "BA": "0x000FF380000",
                "HA": "0x000FF38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_IPI_5_psv_ipi_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_5",
                "SI": "psv_ipi_5",
                "SS": "psv_ipi_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1164": {
                "VT": "AC",
                "BA": "0x000FF380000",
                "HA": "0x000FF38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_IPI_5_psv_ipi_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_5",
                "SI": "psv_ipi_5",
                "SS": "psv_ipi_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1165": {
                "VT": "AC",
                "BA": "0x000FF380000",
                "HA": "0x000FF38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_IPI_5_psv_ipi_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_5",
                "SI": "psv_ipi_5",
                "SS": "psv_ipi_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1166": {
                "VT": "AC",
                "BA": "0x000FF380000",
                "HA": "0x000FF38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_IPI_5_psv_ipi_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_5",
                "SI": "psv_ipi_5",
                "SS": "psv_ipi_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1167": {
                "VT": "AC",
                "BA": "0x000FF380000",
                "HA": "0x000FF38FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_IPI_5_psv_ipi_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_5",
                "SI": "psv_ipi_5",
                "SS": "psv_ipi_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1168": {
                "VT": "AC",
                "BA": "0x000FF390000",
                "HA": "0x000FF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1169": {
                "VT": "AC",
                "BA": "0x0000FF390000",
                "HA": "0x0000FF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1170": {
                "VT": "AC",
                "BA": "0x0000FF390000",
                "HA": "0x0000FF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1171": {
                "VT": "AC",
                "BA": "0x000FF390000",
                "HA": "0x000FF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1172": {
                "VT": "AC",
                "BA": "0x000FF390000",
                "HA": "0x000FF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1173": {
                "VT": "AC",
                "BA": "0x000FF390000",
                "HA": "0x000FF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1174": {
                "VT": "AC",
                "BA": "0x000FF390000",
                "HA": "0x000FF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1175": {
                "VT": "AC",
                "BA": "0x000FF390000",
                "HA": "0x000FF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1176": {
                "VT": "AC",
                "BA": "0x000FF390000",
                "HA": "0x000FF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1177": {
                "VT": "AC",
                "BA": "0x000FF390000",
                "HA": "0x000FF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1178": {
                "VT": "AC",
                "BA": "0x000FF390000",
                "HA": "0x000FF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1179": {
                "VT": "AC",
                "BA": "0x000FF390000",
                "HA": "0x000FF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1180": {
                "VT": "AC",
                "BA": "0x000FF390000",
                "HA": "0x000FF39FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_PMC_NOBUF_psv_ipi_pmc_nobuf",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_pmc_nobuf",
                "SI": "psv_ipi_pmc_nobuf",
                "SS": "psv_ipi_pmc_nobuf",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1181": {
                "VT": "AC",
                "BA": "0x000FF3A0000",
                "HA": "0x000FF3AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_IPI_6_psv_ipi_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_6",
                "SI": "psv_ipi_6",
                "SS": "psv_ipi_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1182": {
                "VT": "AC",
                "BA": "0x0000FF3A0000",
                "HA": "0x0000FF3AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_IPI_6_psv_ipi_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_6",
                "SI": "psv_ipi_6",
                "SS": "psv_ipi_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1183": {
                "VT": "AC",
                "BA": "0x0000FF3A0000",
                "HA": "0x0000FF3AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_IPI_6_psv_ipi_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_6",
                "SI": "psv_ipi_6",
                "SS": "psv_ipi_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1184": {
                "VT": "AC",
                "BA": "0x000FF3A0000",
                "HA": "0x000FF3AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_IPI_6_psv_ipi_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_6",
                "SI": "psv_ipi_6",
                "SS": "psv_ipi_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1185": {
                "VT": "AC",
                "BA": "0x000FF3A0000",
                "HA": "0x000FF3AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_IPI_6_psv_ipi_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_6",
                "SI": "psv_ipi_6",
                "SS": "psv_ipi_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1186": {
                "VT": "AC",
                "BA": "0x000FF3A0000",
                "HA": "0x000FF3AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_IPI_6_psv_ipi_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_6",
                "SI": "psv_ipi_6",
                "SS": "psv_ipi_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1187": {
                "VT": "AC",
                "BA": "0x000FF3A0000",
                "HA": "0x000FF3AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_IPI_6_psv_ipi_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_6",
                "SI": "psv_ipi_6",
                "SS": "psv_ipi_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1188": {
                "VT": "AC",
                "BA": "0x000FF3A0000",
                "HA": "0x000FF3AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_IPI_6_psv_ipi_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_6",
                "SI": "psv_ipi_6",
                "SS": "psv_ipi_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1189": {
                "VT": "AC",
                "BA": "0x000FF3A0000",
                "HA": "0x000FF3AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_IPI_6_psv_ipi_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_6",
                "SI": "psv_ipi_6",
                "SS": "psv_ipi_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1190": {
                "VT": "AC",
                "BA": "0x000FF3A0000",
                "HA": "0x000FF3AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_IPI_6_psv_ipi_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_6",
                "SI": "psv_ipi_6",
                "SS": "psv_ipi_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1191": {
                "VT": "AC",
                "BA": "0x000FF3A0000",
                "HA": "0x000FF3AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_IPI_6_psv_ipi_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_6",
                "SI": "psv_ipi_6",
                "SS": "psv_ipi_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1192": {
                "VT": "AC",
                "BA": "0x000FF3A0000",
                "HA": "0x000FF3AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_IPI_6_psv_ipi_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_6",
                "SI": "psv_ipi_6",
                "SS": "psv_ipi_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1193": {
                "VT": "AC",
                "BA": "0x000FF3A0000",
                "HA": "0x000FF3AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_IPI_6_psv_ipi_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_6",
                "SI": "psv_ipi_6",
                "SS": "psv_ipi_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1194": {
                "VT": "AC",
                "BA": "0x000FF3F0000",
                "HA": "0x000FF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1195": {
                "VT": "AC",
                "BA": "0x0000FF3F0000",
                "HA": "0x0000FF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1196": {
                "VT": "AC",
                "BA": "0x0000FF3F0000",
                "HA": "0x0000FF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1197": {
                "VT": "AC",
                "BA": "0x000FF3F0000",
                "HA": "0x000FF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1198": {
                "VT": "AC",
                "BA": "0x000FF3F0000",
                "HA": "0x000FF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1199": {
                "VT": "AC",
                "BA": "0x000FF3F0000",
                "HA": "0x000FF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1200": {
                "VT": "AC",
                "BA": "0x000FF3F0000",
                "HA": "0x000FF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1201": {
                "VT": "AC",
                "BA": "0x000FF3F0000",
                "HA": "0x000FF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1202": {
                "VT": "AC",
                "BA": "0x000FF3F0000",
                "HA": "0x000FF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1203": {
                "VT": "AC",
                "BA": "0x000FF3F0000",
                "HA": "0x000FF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1204": {
                "VT": "AC",
                "BA": "0x000FF3F0000",
                "HA": "0x000FF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1205": {
                "VT": "AC",
                "BA": "0x000FF3F0000",
                "HA": "0x000FF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1206": {
                "VT": "AC",
                "BA": "0x000FF3F0000",
                "HA": "0x000FF3F0FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_IPI_BUFFER_psv_ipi_buffer",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ipi_buffer",
                "SI": "psv_ipi_buffer",
                "SS": "psv_ipi_buffer",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1207": {
                "VT": "AC",
                "BA": "0x000FF410000",
                "HA": "0x000FF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1208": {
                "VT": "AC",
                "BA": "0x0000FF410000",
                "HA": "0x0000FF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1209": {
                "VT": "AC",
                "BA": "0x0000FF410000",
                "HA": "0x0000FF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1210": {
                "VT": "AC",
                "BA": "0x000FF410000",
                "HA": "0x000FF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1211": {
                "VT": "AC",
                "BA": "0x000FF410000",
                "HA": "0x000FF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1212": {
                "VT": "AC",
                "BA": "0x000FF410000",
                "HA": "0x000FF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1213": {
                "VT": "AC",
                "BA": "0x000FF410000",
                "HA": "0x000FF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1214": {
                "VT": "AC",
                "BA": "0x000FF410000",
                "HA": "0x000FF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1215": {
                "VT": "AC",
                "BA": "0x000FF410000",
                "HA": "0x000FF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1216": {
                "VT": "AC",
                "BA": "0x000FF410000",
                "HA": "0x000FF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1217": {
                "VT": "AC",
                "BA": "0x000FF410000",
                "HA": "0x000FF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1218": {
                "VT": "AC",
                "BA": "0x000FF410000",
                "HA": "0x000FF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1219": {
                "VT": "AC",
                "BA": "0x000FF410000",
                "HA": "0x000FF50FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_LPD_SLCR_psv_lpd_slcr_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_0",
                "SI": "psv_lpd_slcr_0",
                "SS": "psv_lpd_slcr_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1220": {
                "VT": "AC",
                "BA": "0x000FF510000",
                "HA": "0x000FF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1221": {
                "VT": "AC",
                "BA": "0x0000FF510000",
                "HA": "0x0000FF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1222": {
                "VT": "AC",
                "BA": "0x0000FF510000",
                "HA": "0x0000FF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1223": {
                "VT": "AC",
                "BA": "0x000FF510000",
                "HA": "0x000FF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1224": {
                "VT": "AC",
                "BA": "0x000FF510000",
                "HA": "0x000FF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1225": {
                "VT": "AC",
                "BA": "0x000FF510000",
                "HA": "0x000FF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1226": {
                "VT": "AC",
                "BA": "0x000FF510000",
                "HA": "0x000FF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1227": {
                "VT": "AC",
                "BA": "0x000FF510000",
                "HA": "0x000FF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1228": {
                "VT": "AC",
                "BA": "0x000FF510000",
                "HA": "0x000FF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1229": {
                "VT": "AC",
                "BA": "0x000FF510000",
                "HA": "0x000FF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1230": {
                "VT": "AC",
                "BA": "0x000FF510000",
                "HA": "0x000FF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1231": {
                "VT": "AC",
                "BA": "0x000FF510000",
                "HA": "0x000FF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1232": {
                "VT": "AC",
                "BA": "0x000FF510000",
                "HA": "0x000FF54FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_LPD_SLCR_SECURE_psv_lpd_slcr_secure_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_slcr_secure_0",
                "SI": "psv_lpd_slcr_secure_0",
                "SS": "psv_lpd_slcr_secure_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1233": {
                "VT": "AC",
                "BA": "0x000FF5E0000",
                "HA": "0x000FF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1234": {
                "VT": "AC",
                "BA": "0x0000FF5E0000",
                "HA": "0x0000FF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1235": {
                "VT": "AC",
                "BA": "0x0000FF5E0000",
                "HA": "0x0000FF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1236": {
                "VT": "AC",
                "BA": "0x000FF5E0000",
                "HA": "0x000FF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1237": {
                "VT": "AC",
                "BA": "0x000FF5E0000",
                "HA": "0x000FF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1238": {
                "VT": "AC",
                "BA": "0x000FF5E0000",
                "HA": "0x000FF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1239": {
                "VT": "AC",
                "BA": "0x000FF5E0000",
                "HA": "0x000FF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1240": {
                "VT": "AC",
                "BA": "0x000FF5E0000",
                "HA": "0x000FF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1241": {
                "VT": "AC",
                "BA": "0x000FF5E0000",
                "HA": "0x000FF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1242": {
                "VT": "AC",
                "BA": "0x000FF5E0000",
                "HA": "0x000FF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1243": {
                "VT": "AC",
                "BA": "0x000FF5E0000",
                "HA": "0x000FF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1244": {
                "VT": "AC",
                "BA": "0x000FF5E0000",
                "HA": "0x000FF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1245": {
                "VT": "AC",
                "BA": "0x000FF5E0000",
                "HA": "0x000FF8DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_CRL_psv_crl_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_crl_0",
                "SI": "psv_crl_0",
                "SS": "psv_crl_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1246": {
                "VT": "AC",
                "BA": "0x000FF960000",
                "HA": "0x000FF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1247": {
                "VT": "AC",
                "BA": "0x0000FF960000",
                "HA": "0x0000FF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1248": {
                "VT": "AC",
                "BA": "0x0000FF960000",
                "HA": "0x0000FF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1249": {
                "VT": "AC",
                "BA": "0x000FF960000",
                "HA": "0x000FF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1250": {
                "VT": "AC",
                "BA": "0x000FF960000",
                "HA": "0x000FF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1251": {
                "VT": "AC",
                "BA": "0x000FF960000",
                "HA": "0x000FF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1252": {
                "VT": "AC",
                "BA": "0x000FF960000",
                "HA": "0x000FF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1253": {
                "VT": "AC",
                "BA": "0x000FF960000",
                "HA": "0x000FF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1254": {
                "VT": "AC",
                "BA": "0x000FF960000",
                "HA": "0x000FF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1255": {
                "VT": "AC",
                "BA": "0x000FF960000",
                "HA": "0x000FF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1256": {
                "VT": "AC",
                "BA": "0x000FF960000",
                "HA": "0x000FF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1257": {
                "VT": "AC",
                "BA": "0x000FF960000",
                "HA": "0x000FF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1258": {
                "VT": "AC",
                "BA": "0x000FF960000",
                "HA": "0x000FF96FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_OCM_psv_ocm_ctrl",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ctrl",
                "SI": "psv_ocm_ctrl",
                "SS": "psv_ocm_ctrl",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1259": {
                "VT": "AC",
                "BA": "0x000FF980000",
                "HA": "0x000FF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1260": {
                "VT": "AC",
                "BA": "0x0000FF980000",
                "HA": "0x0000FF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1261": {
                "VT": "AC",
                "BA": "0x0000FF980000",
                "HA": "0x0000FF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1262": {
                "VT": "AC",
                "BA": "0x000FF980000",
                "HA": "0x000FF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1263": {
                "VT": "AC",
                "BA": "0x000FF980000",
                "HA": "0x000FF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1264": {
                "VT": "AC",
                "BA": "0x000FF980000",
                "HA": "0x000FF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1265": {
                "VT": "AC",
                "BA": "0x000FF980000",
                "HA": "0x000FF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1266": {
                "VT": "AC",
                "BA": "0x000FF980000",
                "HA": "0x000FF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1267": {
                "VT": "AC",
                "BA": "0x000FF980000",
                "HA": "0x000FF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1268": {
                "VT": "AC",
                "BA": "0x000FF980000",
                "HA": "0x000FF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1269": {
                "VT": "AC",
                "BA": "0x000FF980000",
                "HA": "0x000FF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1270": {
                "VT": "AC",
                "BA": "0x000FF980000",
                "HA": "0x000FF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1271": {
                "VT": "AC",
                "BA": "0x000FF980000",
                "HA": "0x000FF98FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_OCM_XMPU_psv_ocm_xmpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_xmpu_0",
                "SI": "psv_ocm_xmpu_0",
                "SS": "psv_ocm_xmpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1272": {
                "VT": "AC",
                "BA": "0x000FF990000",
                "HA": "0x000FF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1273": {
                "VT": "AC",
                "BA": "0x0000FF990000",
                "HA": "0x0000FF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1274": {
                "VT": "AC",
                "BA": "0x0000FF990000",
                "HA": "0x0000FF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1275": {
                "VT": "AC",
                "BA": "0x000FF990000",
                "HA": "0x000FF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1276": {
                "VT": "AC",
                "BA": "0x000FF990000",
                "HA": "0x000FF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1277": {
                "VT": "AC",
                "BA": "0x000FF990000",
                "HA": "0x000FF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1278": {
                "VT": "AC",
                "BA": "0x000FF990000",
                "HA": "0x000FF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1279": {
                "VT": "AC",
                "BA": "0x000FF990000",
                "HA": "0x000FF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1280": {
                "VT": "AC",
                "BA": "0x000FF990000",
                "HA": "0x000FF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1281": {
                "VT": "AC",
                "BA": "0x000FF990000",
                "HA": "0x000FF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1282": {
                "VT": "AC",
                "BA": "0x000FF990000",
                "HA": "0x000FF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1283": {
                "VT": "AC",
                "BA": "0x000FF990000",
                "HA": "0x000FF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1284": {
                "VT": "AC",
                "BA": "0x000FF990000",
                "HA": "0x000FF99FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_LPD_XPPU_psv_lpd_xppu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_xppu_0",
                "SI": "psv_lpd_xppu_0",
                "SS": "psv_lpd_xppu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1285": {
                "VT": "AC",
                "BA": "0x0000FF9A0000",
                "HA": "0x0000FF9AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_RPU_psv_rpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_rpu_0",
                "SI": "psv_rpu_0",
                "SS": "psv_rpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1286": {
                "VT": "AC",
                "BA": "0x0000FF9A0000",
                "HA": "0x0000FF9AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_RPU_psv_rpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_rpu_0",
                "SI": "psv_rpu_0",
                "SS": "psv_rpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1287": {
                "VT": "AC",
                "BA": "0x000FF9A0000",
                "HA": "0x000FF9AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_RPU_psv_rpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_rpu_0",
                "SI": "psv_rpu_0",
                "SS": "psv_rpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1288": {
                "VT": "AC",
                "BA": "0x000FF9A0000",
                "HA": "0x000FF9AFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_RPU_psv_rpu_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_rpu_0",
                "SI": "psv_rpu_0",
                "SS": "psv_rpu_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1289": {
                "VT": "AC",
                "BA": "0x000FF9B0000",
                "HA": "0x000FF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1290": {
                "VT": "AC",
                "BA": "0x0000FF9B0000",
                "HA": "0x0000FF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1291": {
                "VT": "AC",
                "BA": "0x0000FF9B0000",
                "HA": "0x0000FF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1292": {
                "VT": "AC",
                "BA": "0x000FF9B0000",
                "HA": "0x000FF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1293": {
                "VT": "AC",
                "BA": "0x000FF9B0000",
                "HA": "0x000FF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1294": {
                "VT": "AC",
                "BA": "0x000FF9B0000",
                "HA": "0x000FF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1295": {
                "VT": "AC",
                "BA": "0x000FF9B0000",
                "HA": "0x000FF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1296": {
                "VT": "AC",
                "BA": "0x000FF9B0000",
                "HA": "0x000FF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1297": {
                "VT": "AC",
                "BA": "0x000FF9B0000",
                "HA": "0x000FF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1298": {
                "VT": "AC",
                "BA": "0x000FF9B0000",
                "HA": "0x000FF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1299": {
                "VT": "AC",
                "BA": "0x000FF9B0000",
                "HA": "0x000FF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1300": {
                "VT": "AC",
                "BA": "0x000FF9B0000",
                "HA": "0x000FF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1301": {
                "VT": "AC",
                "BA": "0x000FF9B0000",
                "HA": "0x000FF9BFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_LPD_AFIFM4_psv_lpd_afi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_lpd_afi_0",
                "SI": "psv_lpd_afi_0",
                "SS": "psv_lpd_afi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1302": {
                "VT": "AC",
                "BA": "0x000FF9D0000",
                "HA": "0x000FF9DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_USB2_REGS_psv_usb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_0",
                "SI": "psv_usb_0",
                "SS": "psv_usb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1303": {
                "VT": "AC",
                "BA": "0x0000FF9D0000",
                "HA": "0x0000FF9DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_USB2_REGS_psv_usb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_0",
                "SI": "psv_usb_0",
                "SS": "psv_usb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1304": {
                "VT": "AC",
                "BA": "0x0000FF9D0000",
                "HA": "0x0000FF9DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_USB2_REGS_psv_usb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_0",
                "SI": "psv_usb_0",
                "SS": "psv_usb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1305": {
                "VT": "AC",
                "BA": "0x000FF9D0000",
                "HA": "0x000FF9DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_USB2_REGS_psv_usb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_0",
                "SI": "psv_usb_0",
                "SS": "psv_usb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1306": {
                "VT": "AC",
                "BA": "0x000FF9D0000",
                "HA": "0x000FF9DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_USB2_REGS_psv_usb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_0",
                "SI": "psv_usb_0",
                "SS": "psv_usb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1307": {
                "VT": "AC",
                "BA": "0x000FF9D0000",
                "HA": "0x000FF9DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_USB2_REGS_psv_usb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_0",
                "SI": "psv_usb_0",
                "SS": "psv_usb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1308": {
                "VT": "AC",
                "BA": "0x000FF9D0000",
                "HA": "0x000FF9DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_USB2_REGS_psv_usb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_0",
                "SI": "psv_usb_0",
                "SS": "psv_usb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1309": {
                "VT": "AC",
                "BA": "0x000FF9D0000",
                "HA": "0x000FF9DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_USB2_REGS_psv_usb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_0",
                "SI": "psv_usb_0",
                "SS": "psv_usb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1310": {
                "VT": "AC",
                "BA": "0x000FF9D0000",
                "HA": "0x000FF9DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_USB2_REGS_psv_usb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_0",
                "SI": "psv_usb_0",
                "SS": "psv_usb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1311": {
                "VT": "AC",
                "BA": "0x000FF9D0000",
                "HA": "0x000FF9DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_USB2_REGS_psv_usb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_0",
                "SI": "psv_usb_0",
                "SS": "psv_usb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1312": {
                "VT": "AC",
                "BA": "0x000FF9D0000",
                "HA": "0x000FF9DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_USB2_REGS_psv_usb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_0",
                "SI": "psv_usb_0",
                "SS": "psv_usb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1313": {
                "VT": "AC",
                "BA": "0x000FF9D0000",
                "HA": "0x000FF9DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_USB2_REGS_psv_usb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_0",
                "SI": "psv_usb_0",
                "SS": "psv_usb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1314": {
                "VT": "AC",
                "BA": "0x000FF9D0000",
                "HA": "0x000FF9DFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_USB2_REGS_psv_usb_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_usb_0",
                "SI": "psv_usb_0",
                "SS": "psv_usb_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1315": {
                "VT": "AC",
                "BA": "0x000FFA80000",
                "HA": "0x000FFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1316": {
                "VT": "AC",
                "BA": "0x0000FFA80000",
                "HA": "0x0000FFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1317": {
                "VT": "AC",
                "BA": "0x0000FFA80000",
                "HA": "0x0000FFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1318": {
                "VT": "AC",
                "BA": "0x000FFA80000",
                "HA": "0x000FFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1319": {
                "VT": "AC",
                "BA": "0x000FFA80000",
                "HA": "0x000FFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1320": {
                "VT": "AC",
                "BA": "0x000FFA80000",
                "HA": "0x000FFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1321": {
                "VT": "AC",
                "BA": "0x000FFA80000",
                "HA": "0x000FFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1322": {
                "VT": "AC",
                "BA": "0x000FFA80000",
                "HA": "0x000FFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1323": {
                "VT": "AC",
                "BA": "0x000FFA80000",
                "HA": "0x000FFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1324": {
                "VT": "AC",
                "BA": "0x000FFA80000",
                "HA": "0x000FFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1325": {
                "VT": "AC",
                "BA": "0x000FFA80000",
                "HA": "0x000FFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1326": {
                "VT": "AC",
                "BA": "0x000FFA80000",
                "HA": "0x000FFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1327": {
                "VT": "AC",
                "BA": "0x000FFA80000",
                "HA": "0x000FFA8FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_ADMA_CH0_psv_adma_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_0",
                "SI": "psv_adma_0",
                "SS": "psv_adma_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1328": {
                "VT": "AC",
                "BA": "0x000FFA90000",
                "HA": "0x000FFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1329": {
                "VT": "AC",
                "BA": "0x0000FFA90000",
                "HA": "0x0000FFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1330": {
                "VT": "AC",
                "BA": "0x0000FFA90000",
                "HA": "0x0000FFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1331": {
                "VT": "AC",
                "BA": "0x000FFA90000",
                "HA": "0x000FFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1332": {
                "VT": "AC",
                "BA": "0x000FFA90000",
                "HA": "0x000FFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1333": {
                "VT": "AC",
                "BA": "0x000FFA90000",
                "HA": "0x000FFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1334": {
                "VT": "AC",
                "BA": "0x000FFA90000",
                "HA": "0x000FFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1335": {
                "VT": "AC",
                "BA": "0x000FFA90000",
                "HA": "0x000FFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1336": {
                "VT": "AC",
                "BA": "0x000FFA90000",
                "HA": "0x000FFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1337": {
                "VT": "AC",
                "BA": "0x000FFA90000",
                "HA": "0x000FFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1338": {
                "VT": "AC",
                "BA": "0x000FFA90000",
                "HA": "0x000FFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1339": {
                "VT": "AC",
                "BA": "0x000FFA90000",
                "HA": "0x000FFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1340": {
                "VT": "AC",
                "BA": "0x000FFA90000",
                "HA": "0x000FFA9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_ADMA_CH1_psv_adma_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_1",
                "SI": "psv_adma_1",
                "SS": "psv_adma_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1341": {
                "VT": "AC",
                "BA": "0x000FFAA0000",
                "HA": "0x000FFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1342": {
                "VT": "AC",
                "BA": "0x0000FFAA0000",
                "HA": "0x0000FFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1343": {
                "VT": "AC",
                "BA": "0x0000FFAA0000",
                "HA": "0x0000FFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1344": {
                "VT": "AC",
                "BA": "0x000FFAA0000",
                "HA": "0x000FFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1345": {
                "VT": "AC",
                "BA": "0x000FFAA0000",
                "HA": "0x000FFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1346": {
                "VT": "AC",
                "BA": "0x000FFAA0000",
                "HA": "0x000FFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1347": {
                "VT": "AC",
                "BA": "0x000FFAA0000",
                "HA": "0x000FFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1348": {
                "VT": "AC",
                "BA": "0x000FFAA0000",
                "HA": "0x000FFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1349": {
                "VT": "AC",
                "BA": "0x000FFAA0000",
                "HA": "0x000FFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1350": {
                "VT": "AC",
                "BA": "0x000FFAA0000",
                "HA": "0x000FFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1351": {
                "VT": "AC",
                "BA": "0x000FFAA0000",
                "HA": "0x000FFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1352": {
                "VT": "AC",
                "BA": "0x000FFAA0000",
                "HA": "0x000FFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1353": {
                "VT": "AC",
                "BA": "0x000FFAA0000",
                "HA": "0x000FFAAFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_ADMA_CH2_psv_adma_2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_2",
                "SI": "psv_adma_2",
                "SS": "psv_adma_2",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1354": {
                "VT": "AC",
                "BA": "0x000FFAB0000",
                "HA": "0x000FFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1355": {
                "VT": "AC",
                "BA": "0x0000FFAB0000",
                "HA": "0x0000FFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1356": {
                "VT": "AC",
                "BA": "0x0000FFAB0000",
                "HA": "0x0000FFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1357": {
                "VT": "AC",
                "BA": "0x000FFAB0000",
                "HA": "0x000FFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1358": {
                "VT": "AC",
                "BA": "0x000FFAB0000",
                "HA": "0x000FFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1359": {
                "VT": "AC",
                "BA": "0x000FFAB0000",
                "HA": "0x000FFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1360": {
                "VT": "AC",
                "BA": "0x000FFAB0000",
                "HA": "0x000FFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1361": {
                "VT": "AC",
                "BA": "0x000FFAB0000",
                "HA": "0x000FFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1362": {
                "VT": "AC",
                "BA": "0x000FFAB0000",
                "HA": "0x000FFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1363": {
                "VT": "AC",
                "BA": "0x000FFAB0000",
                "HA": "0x000FFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1364": {
                "VT": "AC",
                "BA": "0x000FFAB0000",
                "HA": "0x000FFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1365": {
                "VT": "AC",
                "BA": "0x000FFAB0000",
                "HA": "0x000FFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1366": {
                "VT": "AC",
                "BA": "0x000FFAB0000",
                "HA": "0x000FFABFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_ADMA_CH3_psv_adma_3",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_3",
                "SI": "psv_adma_3",
                "SS": "psv_adma_3",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1367": {
                "VT": "AC",
                "BA": "0x000FFAC0000",
                "HA": "0x000FFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1368": {
                "VT": "AC",
                "BA": "0x0000FFAC0000",
                "HA": "0x0000FFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1369": {
                "VT": "AC",
                "BA": "0x0000FFAC0000",
                "HA": "0x0000FFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1370": {
                "VT": "AC",
                "BA": "0x000FFAC0000",
                "HA": "0x000FFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1371": {
                "VT": "AC",
                "BA": "0x000FFAC0000",
                "HA": "0x000FFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1372": {
                "VT": "AC",
                "BA": "0x000FFAC0000",
                "HA": "0x000FFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1373": {
                "VT": "AC",
                "BA": "0x000FFAC0000",
                "HA": "0x000FFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1374": {
                "VT": "AC",
                "BA": "0x000FFAC0000",
                "HA": "0x000FFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1375": {
                "VT": "AC",
                "BA": "0x000FFAC0000",
                "HA": "0x000FFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1376": {
                "VT": "AC",
                "BA": "0x000FFAC0000",
                "HA": "0x000FFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1377": {
                "VT": "AC",
                "BA": "0x000FFAC0000",
                "HA": "0x000FFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1378": {
                "VT": "AC",
                "BA": "0x000FFAC0000",
                "HA": "0x000FFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1379": {
                "VT": "AC",
                "BA": "0x000FFAC0000",
                "HA": "0x000FFACFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_ADMA_CH4_psv_adma_4",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_4",
                "SI": "psv_adma_4",
                "SS": "psv_adma_4",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1380": {
                "VT": "AC",
                "BA": "0x000FFAD0000",
                "HA": "0x000FFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1381": {
                "VT": "AC",
                "BA": "0x0000FFAD0000",
                "HA": "0x0000FFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1382": {
                "VT": "AC",
                "BA": "0x0000FFAD0000",
                "HA": "0x0000FFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1383": {
                "VT": "AC",
                "BA": "0x000FFAD0000",
                "HA": "0x000FFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1384": {
                "VT": "AC",
                "BA": "0x000FFAD0000",
                "HA": "0x000FFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1385": {
                "VT": "AC",
                "BA": "0x000FFAD0000",
                "HA": "0x000FFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1386": {
                "VT": "AC",
                "BA": "0x000FFAD0000",
                "HA": "0x000FFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1387": {
                "VT": "AC",
                "BA": "0x000FFAD0000",
                "HA": "0x000FFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1388": {
                "VT": "AC",
                "BA": "0x000FFAD0000",
                "HA": "0x000FFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1389": {
                "VT": "AC",
                "BA": "0x000FFAD0000",
                "HA": "0x000FFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1390": {
                "VT": "AC",
                "BA": "0x000FFAD0000",
                "HA": "0x000FFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1391": {
                "VT": "AC",
                "BA": "0x000FFAD0000",
                "HA": "0x000FFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1392": {
                "VT": "AC",
                "BA": "0x000FFAD0000",
                "HA": "0x000FFADFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_ADMA_CH5_psv_adma_5",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_5",
                "SI": "psv_adma_5",
                "SS": "psv_adma_5",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1393": {
                "VT": "AC",
                "BA": "0x000FFAE0000",
                "HA": "0x000FFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1394": {
                "VT": "AC",
                "BA": "0x0000FFAE0000",
                "HA": "0x0000FFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1395": {
                "VT": "AC",
                "BA": "0x0000FFAE0000",
                "HA": "0x0000FFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1396": {
                "VT": "AC",
                "BA": "0x000FFAE0000",
                "HA": "0x000FFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1397": {
                "VT": "AC",
                "BA": "0x000FFAE0000",
                "HA": "0x000FFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1398": {
                "VT": "AC",
                "BA": "0x000FFAE0000",
                "HA": "0x000FFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1399": {
                "VT": "AC",
                "BA": "0x000FFAE0000",
                "HA": "0x000FFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1400": {
                "VT": "AC",
                "BA": "0x000FFAE0000",
                "HA": "0x000FFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1401": {
                "VT": "AC",
                "BA": "0x000FFAE0000",
                "HA": "0x000FFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1402": {
                "VT": "AC",
                "BA": "0x000FFAE0000",
                "HA": "0x000FFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1403": {
                "VT": "AC",
                "BA": "0x000FFAE0000",
                "HA": "0x000FFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1404": {
                "VT": "AC",
                "BA": "0x000FFAE0000",
                "HA": "0x000FFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1405": {
                "VT": "AC",
                "BA": "0x000FFAE0000",
                "HA": "0x000FFAEFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_ADMA_CH6_psv_adma_6",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_6",
                "SI": "psv_adma_6",
                "SS": "psv_adma_6",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1406": {
                "VT": "AC",
                "BA": "0x000FFAF0000",
                "HA": "0x000FFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1407": {
                "VT": "AC",
                "BA": "0x0000FFAF0000",
                "HA": "0x0000FFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1408": {
                "VT": "AC",
                "BA": "0x0000FFAF0000",
                "HA": "0x0000FFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1409": {
                "VT": "AC",
                "BA": "0x000FFAF0000",
                "HA": "0x000FFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1410": {
                "VT": "AC",
                "BA": "0x000FFAF0000",
                "HA": "0x000FFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1411": {
                "VT": "AC",
                "BA": "0x000FFAF0000",
                "HA": "0x000FFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1412": {
                "VT": "AC",
                "BA": "0x000FFAF0000",
                "HA": "0x000FFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1413": {
                "VT": "AC",
                "BA": "0x000FFAF0000",
                "HA": "0x000FFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1414": {
                "VT": "AC",
                "BA": "0x000FFAF0000",
                "HA": "0x000FFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1415": {
                "VT": "AC",
                "BA": "0x000FFAF0000",
                "HA": "0x000FFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1416": {
                "VT": "AC",
                "BA": "0x000FFAF0000",
                "HA": "0x000FFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1417": {
                "VT": "AC",
                "BA": "0x000FFAF0000",
                "HA": "0x000FFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1418": {
                "VT": "AC",
                "BA": "0x000FFAF0000",
                "HA": "0x000FFAFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_ADMA_CH7_psv_adma_7",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_adma_7",
                "SI": "psv_adma_7",
                "SS": "psv_adma_7",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1419": {
                "VT": "AC",
                "BA": "0x000FFC00000",
                "HA": "0x000FFC1FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_RAM_INSTR_psv_psm_ram_instr_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_ram_instr_cntlr",
                "SI": "psv_psm_ram_instr_cntlr",
                "SS": "psv_psm_ram_instr_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1420": {
                "VT": "AC",
                "BA": "0x000FFC20000",
                "HA": "0x000FFC3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_RAM_DATA_psv_psm_ram_data_cntlr",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_ram_data_cntlr",
                "SI": "psv_psm_ram_data_cntlr",
                "SS": "psv_psm_ram_data_cntlr",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1421": {
                "VT": "AC",
                "BA": "0x000FFC80000",
                "HA": "0x000FFC87FFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PSM_IOMODULE_psv_psm_iomodule_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_iomodule_0",
                "SI": "psv_psm_iomodule_0",
                "SS": "psv_psm_iomodule_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1422": {
                "VT": "AC",
                "BA": "0x000FFC90000",
                "HA": "0x000FFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1423": {
                "VT": "AC",
                "BA": "0x0000FFC90000",
                "HA": "0x0000FFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1424": {
                "VT": "AC",
                "BA": "0x0000FFC90000",
                "HA": "0x0000FFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1425": {
                "VT": "AC",
                "BA": "0x000FFC90000",
                "HA": "0x000FFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1426": {
                "VT": "AC",
                "BA": "0x000FFC90000",
                "HA": "0x000FFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1427": {
                "VT": "AC",
                "BA": "0x000FFC90000",
                "HA": "0x000FFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1428": {
                "VT": "AC",
                "BA": "0x000FFC90000",
                "HA": "0x000FFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1429": {
                "VT": "AC",
                "BA": "0x000FFC90000",
                "HA": "0x000FFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1430": {
                "VT": "AC",
                "BA": "0x000FFC90000",
                "HA": "0x000FFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1431": {
                "VT": "AC",
                "BA": "0x000FFC90000",
                "HA": "0x000FFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1432": {
                "VT": "AC",
                "BA": "0x000FFC90000",
                "HA": "0x000FFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1433": {
                "VT": "AC",
                "BA": "0x000FFC90000",
                "HA": "0x000FFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1434": {
                "VT": "AC",
                "BA": "0x000FFC90000",
                "HA": "0x000FFC9EFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_PSM_GLOBAL_REG_psv_psm_global_reg",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_global_reg",
                "SI": "psv_psm_global_reg",
                "SS": "psv_psm_global_reg",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "register"
            },
            "V1435": {
                "VT": "AC",
                "BA": "0x000FFCC0000",
                "HA": "0x000FFCCFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PSM_TMR_MANAGER_psv_psm_tmr_manager_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_tmr_manager_0",
                "SI": "psv_psm_tmr_manager_0",
                "SS": "psv_psm_tmr_manager_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1436": {
                "VT": "AC",
                "BA": "0x000FFCD0000",
                "HA": "0x000FFCDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_PSM_TMR_INJECT_psv_psm_tmr_inject_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_psm_tmr_inject_0",
                "SI": "psv_psm_tmr_inject_0",
                "SS": "psv_psm_tmr_inject_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1437": {
                "VT": "AC",
                "BA": "0x000FFE00000",
                "HA": "0x000FFE3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_R5__TCM_GLOBAL_psv_r5_tcm_ram_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_global",
                "SI": "psv_r5_tcm_ram_global",
                "SS": "psv_r5_tcm_ram_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1438": {
                "VT": "AC",
                "BA": "0x0000FFE00000",
                "HA": "0x0000FFE3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_R5__TCM_GLOBAL_psv_r5_tcm_ram_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_global",
                "SI": "psv_r5_tcm_ram_global",
                "SS": "psv_r5_tcm_ram_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1439": {
                "VT": "AC",
                "BA": "0x0000FFE00000",
                "HA": "0x0000FFE3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_R5__TCM_GLOBAL_psv_r5_tcm_ram_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_global",
                "SI": "psv_r5_tcm_ram_global",
                "SS": "psv_r5_tcm_ram_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1440": {
                "VT": "AC",
                "BA": "0x000FFE00000",
                "HA": "0x000FFE3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_R5__TCM_GLOBAL_psv_r5_tcm_ram_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_global",
                "SI": "psv_r5_tcm_ram_global",
                "SS": "psv_r5_tcm_ram_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1441": {
                "VT": "AC",
                "BA": "0x000FFE00000",
                "HA": "0x000FFE3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_R5__TCM_GLOBAL_psv_r5_tcm_ram_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_global",
                "SI": "psv_r5_tcm_ram_global",
                "SS": "psv_r5_tcm_ram_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1442": {
                "VT": "AC",
                "BA": "0x000FFE00000",
                "HA": "0x000FFE3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_R5__TCM_GLOBAL_psv_r5_tcm_ram_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_global",
                "SI": "psv_r5_tcm_ram_global",
                "SS": "psv_r5_tcm_ram_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1443": {
                "VT": "AC",
                "BA": "0x000FFE00000",
                "HA": "0x000FFE3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_R5__TCM_GLOBAL_psv_r5_tcm_ram_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_global",
                "SI": "psv_r5_tcm_ram_global",
                "SS": "psv_r5_tcm_ram_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1444": {
                "VT": "AC",
                "BA": "0x000FFE00000",
                "HA": "0x000FFE3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_R5__TCM_GLOBAL_psv_r5_tcm_ram_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_global",
                "SI": "psv_r5_tcm_ram_global",
                "SS": "psv_r5_tcm_ram_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1445": {
                "VT": "AC",
                "BA": "0x000FFE00000",
                "HA": "0x000FFE3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_R5__TCM_GLOBAL_psv_r5_tcm_ram_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_global",
                "SI": "psv_r5_tcm_ram_global",
                "SS": "psv_r5_tcm_ram_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1446": {
                "VT": "AC",
                "BA": "0x000FFE00000",
                "HA": "0x000FFE3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_R5__TCM_GLOBAL_psv_r5_tcm_ram_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_global",
                "SI": "psv_r5_tcm_ram_global",
                "SS": "psv_r5_tcm_ram_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1447": {
                "VT": "AC",
                "BA": "0x000FFE00000",
                "HA": "0x000FFE3FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_R5__TCM_GLOBAL_psv_r5_tcm_ram_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_tcm_ram_global",
                "SI": "psv_r5_tcm_ram_global",
                "SS": "psv_r5_tcm_ram_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1448": {
                "VT": "AC",
                "BA": "0x000FFE40000",
                "HA": "0x000FFE4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_R5_0_Instruction_Cache_psv_r5_0_instruction_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_0_instruction_cache",
                "SI": "psv_r5_0_instruction_cache",
                "SS": "psv_r5_0_instruction_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1449": {
                "VT": "AC",
                "BA": "0x000FFE40000",
                "HA": "0x000FFE4FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_R5_0_Instruction_Cache_psv_r5_0_instruction_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_0_instruction_cache",
                "SI": "psv_r5_0_instruction_cache",
                "SS": "psv_r5_0_instruction_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1450": {
                "VT": "AC",
                "BA": "0x000FFE50000",
                "HA": "0x000FFE5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_R5_0_Data_Cache_psv_r5_0_data_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_0_data_cache",
                "SI": "psv_r5_0_data_cache",
                "SS": "psv_r5_0_data_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1451": {
                "VT": "AC",
                "BA": "0x000FFE50000",
                "HA": "0x000FFE5FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_R5_0_Data_Cache_psv_r5_0_data_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_0_data_cache",
                "SI": "psv_r5_0_data_cache",
                "SS": "psv_r5_0_data_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1452": {
                "VT": "AC",
                "BA": "0x000FFE90000",
                "HA": "0x000FFE9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_R5_1_ATCM_psv_r5_1_atcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm_global",
                "SI": "psv_r5_1_atcm_global",
                "SS": "psv_r5_1_atcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1453": {
                "VT": "AC",
                "BA": "0x0000FFE90000",
                "HA": "0x0000FFE9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_R5_1_ATCM_psv_r5_1_atcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm_global",
                "SI": "psv_r5_1_atcm_global",
                "SS": "psv_r5_1_atcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1454": {
                "VT": "AC",
                "BA": "0x0000FFE90000",
                "HA": "0x0000FFE9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_R5_1_ATCM_psv_r5_1_atcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm_global",
                "SI": "psv_r5_1_atcm_global",
                "SS": "psv_r5_1_atcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1455": {
                "VT": "AC",
                "BA": "0x000FFE90000",
                "HA": "0x000FFE9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_R5_1_ATCM_psv_r5_1_atcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm_global",
                "SI": "psv_r5_1_atcm_global",
                "SS": "psv_r5_1_atcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1456": {
                "VT": "AC",
                "BA": "0x000FFE90000",
                "HA": "0x000FFE9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_R5_1_ATCM_psv_r5_1_atcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm_global",
                "SI": "psv_r5_1_atcm_global",
                "SS": "psv_r5_1_atcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1457": {
                "VT": "AC",
                "BA": "0x000FFE90000",
                "HA": "0x000FFE9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_R5_1_ATCM_psv_r5_1_atcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm_global",
                "SI": "psv_r5_1_atcm_global",
                "SS": "psv_r5_1_atcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1458": {
                "VT": "AC",
                "BA": "0x000FFE90000",
                "HA": "0x000FFE9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_R5_1_ATCM_psv_r5_1_atcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm_global",
                "SI": "psv_r5_1_atcm_global",
                "SS": "psv_r5_1_atcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1459": {
                "VT": "AC",
                "BA": "0x000FFE90000",
                "HA": "0x000FFE9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_R5_1_ATCM_psv_r5_1_atcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm_global",
                "SI": "psv_r5_1_atcm_global",
                "SS": "psv_r5_1_atcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1460": {
                "VT": "AC",
                "BA": "0x000FFE90000",
                "HA": "0x000FFE9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_R5_1_ATCM_psv_r5_1_atcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm_global",
                "SI": "psv_r5_1_atcm_global",
                "SS": "psv_r5_1_atcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1461": {
                "VT": "AC",
                "BA": "0x000FFE90000",
                "HA": "0x000FFE9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_R5_1_ATCM_psv_r5_1_atcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm_global",
                "SI": "psv_r5_1_atcm_global",
                "SS": "psv_r5_1_atcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1462": {
                "VT": "AC",
                "BA": "0x000FFE90000",
                "HA": "0x000FFE9FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_R5_1_ATCM_psv_r5_1_atcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_atcm_global",
                "SI": "psv_r5_1_atcm_global",
                "SS": "psv_r5_1_atcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1463": {
                "VT": "AC",
                "BA": "0x000FFEB0000",
                "HA": "0x000FFEBFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_R5_1_BTCM_psv_r5_1_btcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm_global",
                "SI": "psv_r5_1_btcm_global",
                "SS": "psv_r5_1_btcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1464": {
                "VT": "AC",
                "BA": "0x0000FFEB0000",
                "HA": "0x0000FFEBFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_R5_1_BTCM_psv_r5_1_btcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm_global",
                "SI": "psv_r5_1_btcm_global",
                "SS": "psv_r5_1_btcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1465": {
                "VT": "AC",
                "BA": "0x0000FFEB0000",
                "HA": "0x0000FFEBFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_R5_1_BTCM_psv_r5_1_btcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm_global",
                "SI": "psv_r5_1_btcm_global",
                "SS": "psv_r5_1_btcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1466": {
                "VT": "AC",
                "BA": "0x000FFEB0000",
                "HA": "0x000FFEBFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_R5_1_BTCM_psv_r5_1_btcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm_global",
                "SI": "psv_r5_1_btcm_global",
                "SS": "psv_r5_1_btcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1467": {
                "VT": "AC",
                "BA": "0x000FFEB0000",
                "HA": "0x000FFEBFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_R5_1_BTCM_psv_r5_1_btcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm_global",
                "SI": "psv_r5_1_btcm_global",
                "SS": "psv_r5_1_btcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1468": {
                "VT": "AC",
                "BA": "0x000FFEB0000",
                "HA": "0x000FFEBFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_R5_1_BTCM_psv_r5_1_btcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm_global",
                "SI": "psv_r5_1_btcm_global",
                "SS": "psv_r5_1_btcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1469": {
                "VT": "AC",
                "BA": "0x000FFEB0000",
                "HA": "0x000FFEBFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_R5_1_BTCM_psv_r5_1_btcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm_global",
                "SI": "psv_r5_1_btcm_global",
                "SS": "psv_r5_1_btcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1470": {
                "VT": "AC",
                "BA": "0x000FFEB0000",
                "HA": "0x000FFEBFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_R5_1_BTCM_psv_r5_1_btcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm_global",
                "SI": "psv_r5_1_btcm_global",
                "SS": "psv_r5_1_btcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1471": {
                "VT": "AC",
                "BA": "0x000FFEB0000",
                "HA": "0x000FFEBFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_R5_1_BTCM_psv_r5_1_btcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm_global",
                "SI": "psv_r5_1_btcm_global",
                "SS": "psv_r5_1_btcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1472": {
                "VT": "AC",
                "BA": "0x000FFEB0000",
                "HA": "0x000FFEBFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_R5_1_BTCM_psv_r5_1_btcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm_global",
                "SI": "psv_r5_1_btcm_global",
                "SS": "psv_r5_1_btcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1473": {
                "VT": "AC",
                "BA": "0x000FFEB0000",
                "HA": "0x000FFEBFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_R5_1_BTCM_psv_r5_1_btcm_global",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_btcm_global",
                "SI": "psv_r5_1_btcm_global",
                "SS": "psv_r5_1_btcm_global",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1474": {
                "VT": "AC",
                "BA": "0x000FFEC0000",
                "HA": "0x000FFECFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_R5_1_Instruction_Cache_psv_r5_1_instruction_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_instruction_cache",
                "SI": "psv_r5_1_instruction_cache",
                "SS": "psv_r5_1_instruction_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1475": {
                "VT": "AC",
                "BA": "0x000FFEC0000",
                "HA": "0x000FFECFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_R5_1_Instruction_Cache_psv_r5_1_instruction_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_instruction_cache",
                "SI": "psv_r5_1_instruction_cache",
                "SS": "psv_r5_1_instruction_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "instruction",
                "TU": "memory"
            },
            "V1476": {
                "VT": "AC",
                "BA": "0x000FFED0000",
                "HA": "0x000FFEDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_R5_1_Data_Cache_psv_r5_1_data_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_data_cache",
                "SI": "psv_r5_1_data_cache",
                "SS": "psv_r5_1_data_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1477": {
                "VT": "AC",
                "BA": "0x000FFED0000",
                "HA": "0x000FFEDFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_R5_1_Data_Cache_psv_r5_1_data_cache",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_r5_1_data_cache",
                "SI": "psv_r5_1_data_cache",
                "SS": "psv_r5_1_data_cache",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1478": {
                "VT": "AC",
                "BA": "0x000FFFC0000",
                "HA": "0x000FFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "pmc_ppu_0",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1479": {
                "VT": "AC",
                "BA": "0x0000FFFC0000",
                "HA": "0x0000FFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "psv_cortexa72_0",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1480": {
                "VT": "AC",
                "BA": "0x0000FFFC0000",
                "HA": "0x0000FFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "psv_cortexa72_1",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1481": {
                "VT": "AC",
                "BA": "0x000FFFC0000",
                "HA": "0x000FFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "psv_cortexr5_0",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1482": {
                "VT": "AC",
                "BA": "0x000FFFC0000",
                "HA": "0x000FFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "psv_cortexr5_1",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1483": {
                "VT": "AC",
                "BA": "0x000FFFC0000",
                "HA": "0x000FFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "psv_pmc_0",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1484": {
                "VT": "AC",
                "BA": "0x000FFFC0000",
                "HA": "0x000FFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "psv_psm_0",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1485": {
                "VT": "AC",
                "BA": "0x000FFFC0000",
                "HA": "0x000FFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1486": {
                "VT": "AC",
                "BA": "0x000FFFC0000",
                "HA": "0x000FFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1487": {
                "VT": "AC",
                "BA": "0x000FFFC0000",
                "HA": "0x000FFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1488": {
                "VT": "AC",
                "BA": "0x000FFFC0000",
                "HA": "0x000FFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1489": {
                "VT": "AC",
                "BA": "0x000FFFC0000",
                "HA": "0x000FFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1490": {
                "VT": "AC",
                "BA": "0x000FFFC0000",
                "HA": "0x000FFFFFFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_OCM_MEM_psv_ocm_ram_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_ocm_ram_0",
                "SI": "psv_ocm_ram_0",
                "SS": "psv_ocm_ram_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "memory"
            },
            "V1491": {
                "VT": "AC",
                "BA": "0x00101020000",
                "HA": "0x0010102FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_PMC_GPIO_EXT_psv_pmc_gpio_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_gpio_0",
                "SI": "psv_pmc_gpio_0",
                "SS": "psv_pmc_gpio_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1492": {
                "VT": "AC",
                "BA": "0x00101020000",
                "HA": "0x0010102FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_PMC_GPIO_EXT_psv_pmc_gpio_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_gpio_0",
                "SI": "psv_pmc_gpio_0",
                "SS": "psv_pmc_gpio_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1493": {
                "VT": "AC",
                "BA": "0x00101020000",
                "HA": "0x0010102FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_PMC_GPIO_EXT_psv_pmc_gpio_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_gpio_0",
                "SI": "psv_pmc_gpio_0",
                "SS": "psv_pmc_gpio_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1494": {
                "VT": "AC",
                "BA": "0x00101020000",
                "HA": "0x0010102FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_PMC_GPIO_EXT_psv_pmc_gpio_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_gpio_0",
                "SI": "psv_pmc_gpio_0",
                "SS": "psv_pmc_gpio_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1495": {
                "VT": "AC",
                "BA": "0x00101020000",
                "HA": "0x0010102FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_PMC_GPIO_EXT_psv_pmc_gpio_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_gpio_0",
                "SI": "psv_pmc_gpio_0",
                "SS": "psv_pmc_gpio_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1496": {
                "VT": "AC",
                "BA": "0x00101020000",
                "HA": "0x0010102FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_PMC_GPIO_EXT_psv_pmc_gpio_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_gpio_0",
                "SI": "psv_pmc_gpio_0",
                "SS": "psv_pmc_gpio_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1497": {
                "VT": "AC",
                "BA": "0x00101030000",
                "HA": "0x0010103FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_QSPI_EXT_psv_pmc_qspi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_0",
                "SI": "psv_pmc_qspi_0",
                "SS": "psv_pmc_qspi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1498": {
                "VT": "AC",
                "BA": "0x00101030000",
                "HA": "0x0010103FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_QSPI_EXT_psv_pmc_qspi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_0",
                "SI": "psv_pmc_qspi_0",
                "SS": "psv_pmc_qspi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1499": {
                "VT": "AC",
                "BA": "0x00101030000",
                "HA": "0x0010103FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_QSPI_EXT_psv_pmc_qspi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_0",
                "SI": "psv_pmc_qspi_0",
                "SS": "psv_pmc_qspi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1500": {
                "VT": "AC",
                "BA": "0x00101030000",
                "HA": "0x0010103FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_QSPI_EXT_psv_pmc_qspi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_0",
                "SI": "psv_pmc_qspi_0",
                "SS": "psv_pmc_qspi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1501": {
                "VT": "AC",
                "BA": "0x00101030000",
                "HA": "0x0010103FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_QSPI_EXT_psv_pmc_qspi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_0",
                "SI": "psv_pmc_qspi_0",
                "SS": "psv_pmc_qspi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1502": {
                "VT": "AC",
                "BA": "0x00101030000",
                "HA": "0x0010103FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_QSPI_EXT_psv_pmc_qspi_0",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_qspi_0",
                "SI": "psv_pmc_qspi_0",
                "SS": "psv_pmc_qspi_0",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1503": {
                "VT": "AC",
                "BA": "0x00101050000",
                "HA": "0x0010105FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "slv1_pmc_ppu_0",
                "MS": "SEG_SD1_EXT_psv_pmc_sd_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sd_1",
                "SI": "psv_pmc_sd_1",
                "SS": "psv_pmc_sd_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1504": {
                "VT": "AC",
                "BA": "0x00101050000",
                "HA": "0x0010105FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "slv1_psv_pmc_0",
                "MS": "SEG_SD1_EXT_psv_pmc_sd_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sd_1",
                "SI": "psv_pmc_sd_1",
                "SS": "psv_pmc_sd_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1505": {
                "VT": "AC",
                "BA": "0x00101050000",
                "HA": "0x0010105FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "slv2_pmc_ppu_0",
                "MS": "SEG_SD1_EXT_psv_pmc_sd_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sd_1",
                "SI": "psv_pmc_sd_1",
                "SS": "psv_pmc_sd_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1506": {
                "VT": "AC",
                "BA": "0x00101050000",
                "HA": "0x0010105FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "slv2_psv_pmc_0",
                "MS": "SEG_SD1_EXT_psv_pmc_sd_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sd_1",
                "SI": "psv_pmc_sd_1",
                "SS": "psv_pmc_sd_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1507": {
                "VT": "AC",
                "BA": "0x00101050000",
                "HA": "0x0010105FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "slv3_pmc_ppu_0",
                "MS": "SEG_SD1_EXT_psv_pmc_sd_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sd_1",
                "SI": "psv_pmc_sd_1",
                "SS": "psv_pmc_sd_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1508": {
                "VT": "AC",
                "BA": "0x00101050000",
                "HA": "0x0010105FFFF",
                "BP": "C_S_AXI_BASEADDR",
                "HP": "C_S_AXI_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "slv3_psv_pmc_0",
                "MS": "SEG_SD1_EXT_psv_pmc_sd_1",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/versal_cips_0/pspmc_0/psv_pmc_sd_1",
                "SI": "psv_pmc_sd_1",
                "SS": "psv_pmc_sd_1",
                "SV": "xilinx.com:ip:versal_cips:3.4",
                "TM": "both",
                "TU": "register"
            },
            "V1509": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1510": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1511": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "FPD_CCI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S01_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1512": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "FPD_CCI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S02_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1513": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "FPD_CCI_NOC_2",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S03_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1514": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "FPD_CCI_NOC_3",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S04_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1515": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "LPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S07_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1516": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/pmc_ppu_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1517": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1518": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1519": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "FPD_CCI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S01_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1520": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "FPD_CCI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S02_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1521": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "FPD_CCI_NOC_2",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S03_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1522": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_0",
                "MI": "FPD_CCI_NOC_3",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S04_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1523": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1524": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1525": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "FPD_CCI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S01_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1526": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "FPD_CCI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S02_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1527": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "FPD_CCI_NOC_2",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S03_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1528": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexa72_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexa72_1",
                "MI": "FPD_CCI_NOC_3",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S04_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1529": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1530": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1531": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_0",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_0",
                "MI": "LPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S07_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1532": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1533": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1534": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_cortexr5_1",
                "MX": "/versal_cips_0/pspmc_0/psv_cortexr5_1",
                "MI": "LPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S07_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1535": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1536": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1537": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/psv_pmc_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1538": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1539": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1540": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "FPD_CCI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S01_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1541": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "FPD_CCI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S02_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1542": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "FPD_CCI_NOC_2",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S03_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1543": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "FPD_CCI_NOC_3",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S04_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1544": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "LPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S07_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1545": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "psv_psm_0",
                "MX": "/versal_cips_0/pspmc_0/psv_psm_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1546": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1547": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1548": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S01_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1549": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S02_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1550": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_2",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S03_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1551": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_3",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S04_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1552": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "LPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S07_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1553": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_pmc_ppu_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1554": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1555": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1556": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv1_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv1_psv_pmc_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1557": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1558": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1559": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S01_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1560": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S02_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1561": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_2",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S03_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1562": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_3",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S04_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1563": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "LPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S07_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1564": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_pmc_ppu_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1565": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1566": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1567": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv2_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv2_psv_pmc_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1568": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1569": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1570": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S01_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1571": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S02_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1572": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_2",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S03_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1573": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "FPD_CCI_NOC_3",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S04_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1574": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "LPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S07_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1575": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_pmc_ppu_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_pmc_ppu_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1576": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "FPD_AXI_NOC_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S05_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1577": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "FPD_AXI_NOC_1",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S06_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1578": {
                "VT": "AC",
                "BA": "0x0000000800000000",
                "HA": "0x000000097FFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "slv3_psv_pmc_0",
                "MX": "/versal_cips_0/pspmc_0/slv3_psv_pmc_0",
                "MI": "PMC_NOC_AXI_0",
                "MS": "SEG_axi_noc_0_C0_DDR_LOW1x2",
                "MV": "xilinx.com:ip:versal_cips:3.4",
                "SX": "/axi_noc_0",
                "SI": "S00_AXI",
                "SS": "C0_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1579": {
                "VT": "ACE",
                "BA": "0x800000000",
                "HA": "0xFFFFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_MM2S",
                "MX": "/MCDMA_0/axi_mcdma_0",
                "MI": "M_AXI_MM2S",
                "MS": "SEG_axi_noc_0_C1_DDR_LOW1x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S09_AXI",
                "SS": "C1_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1580": {
                "VT": "ACE",
                "BA": "0x800000000",
                "HA": "0xFFFFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_S2MM",
                "MX": "/MCDMA_0/axi_mcdma_0",
                "MI": "M_AXI_S2MM",
                "MS": "SEG_axi_noc_0_C1_DDR_LOW1x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S10_AXI",
                "SS": "C1_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1581": {
                "VT": "ACE",
                "BA": "0x800000000",
                "HA": "0xFFFFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_SG",
                "MX": "/MCDMA_0/axi_mcdma_0",
                "MI": "M_AXI_SG",
                "MS": "SEG_axi_noc_0_C1_DDR_LOW1x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S08_AXI",
                "SS": "C1_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1582": {
                "VT": "ACE",
                "BA": "0x800000000",
                "HA": "0xFFFFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_MM2S",
                "MX": "/MCDMA_1/axi_mcdma_0",
                "MI": "M_AXI_MM2S",
                "MS": "SEG_axi_noc_0_C1_DDR_LOW1x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S12_AXI",
                "SS": "C1_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1583": {
                "VT": "ACE",
                "BA": "0x800000000",
                "HA": "0xFFFFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_S2MM",
                "MX": "/MCDMA_1/axi_mcdma_0",
                "MI": "M_AXI_S2MM",
                "MS": "SEG_axi_noc_0_C1_DDR_LOW1x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S13_AXI",
                "SS": "C1_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1584": {
                "VT": "ACE",
                "BA": "0x800000000",
                "HA": "0xFFFFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_SG",
                "MX": "/MCDMA_1/axi_mcdma_0",
                "MI": "M_AXI_SG",
                "MS": "SEG_axi_noc_0_C1_DDR_LOW1x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S11_AXI",
                "SS": "C1_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1585": {
                "VT": "ACE",
                "BA": "0x800000000",
                "HA": "0xFFFFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_MM2S",
                "MX": "/MCDMA_2/axi_mcdma_0",
                "MI": "M_AXI_MM2S",
                "MS": "SEG_axi_noc_0_C2_DDR_LOW1x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S15_AXI",
                "SS": "C2_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1586": {
                "VT": "ACE",
                "BA": "0x800000000",
                "HA": "0xFFFFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_S2MM",
                "MX": "/MCDMA_2/axi_mcdma_0",
                "MI": "M_AXI_S2MM",
                "MS": "SEG_axi_noc_0_C2_DDR_LOW1x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S16_AXI",
                "SS": "C2_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1587": {
                "VT": "ACE",
                "BA": "0x800000000",
                "HA": "0xFFFFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_SG",
                "MX": "/MCDMA_2/axi_mcdma_0",
                "MI": "M_AXI_SG",
                "MS": "SEG_axi_noc_0_C2_DDR_LOW1x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S14_AXI",
                "SS": "C2_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1588": {
                "VT": "ACE",
                "BA": "0x800000000",
                "HA": "0xFFFFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_MM2S",
                "MX": "/MCDMA_3/axi_mcdma_0",
                "MI": "M_AXI_MM2S",
                "MS": "SEG_axi_noc_0_C2_DDR_LOW1x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S18_AXI",
                "SS": "C2_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1589": {
                "VT": "ACE",
                "BA": "0x800000000",
                "HA": "0xFFFFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_S2MM",
                "MX": "/MCDMA_3/axi_mcdma_0",
                "MI": "M_AXI_S2MM",
                "MS": "SEG_axi_noc_0_C2_DDR_LOW1x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S19_AXI",
                "SS": "C2_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1590": {
                "VT": "ACE",
                "BA": "0x800000000",
                "HA": "0xFFFFFFFFF",
                "BP": "C_BASEADDR",
                "HP": "C_HIGHADDR",
                "MA": "Data_SG",
                "MX": "/MCDMA_3/axi_mcdma_0",
                "MI": "M_AXI_SG",
                "MS": "SEG_axi_noc_0_C2_DDR_LOW1x2",
                "MV": "xilinx.com:ip:axi_mcdma:1.2",
                "SX": "/axi_noc_0",
                "SI": "S17_AXI",
                "SS": "C2_DDR_LOW1x2",
                "SV": "xilinx.com:ip:axi_noc:1.1",
                "TM": "both",
                "TU": "memory"
            },
            "V1591": {
                "VT": "CIP",
                "MV": "xilinx.com:ip:versal_cips:3.4"
            }
        },
        "edges": [
            {
                "src": "V0",
                "trg": "V1"
            },
            {
                "src": "V1",
                "trg": "V2"
            },
            {
                "src": "V3",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V4",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V5",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V6",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V7",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V8",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V9",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V10",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V11",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V12",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V13",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V14",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V15",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V16",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V17",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V18",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V19",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V20",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V21",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V22",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V23",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V24",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V25",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V26",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V27",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V28",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V29",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V30",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V31",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V32",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V33",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V34",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V35",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V36",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V37",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V38",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V39",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V40",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V41",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V42",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V43",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V44",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V45",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V46",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V47",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V48",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V49",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V50",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V51",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V52",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V53",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V54",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V55",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V56",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V57",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V58",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V59",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V60",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V61",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V62",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V63",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V64",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V65",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V66",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V67",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V68",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V69",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V70",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V71",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V72",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V73",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V74",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V75",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V76",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V77",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V78",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V79",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V80",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V81",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V82",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V83",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V84",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V85",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V86",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V87",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V88",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V89",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V90",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V91",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V92",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V93",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V94",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V95",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V96",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V97",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V98",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V99",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V100",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V101",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V102",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V103",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V104",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V105",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V106",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V107",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V108",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V109",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V110",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V111",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V112",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V113",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V114",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V115",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V116",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V117",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V118",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V119",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V120",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V121",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V122",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V123",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V124",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V125",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V126",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V127",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V128",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V129",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V130",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V131",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V132",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V133",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V134",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V135",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V136",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V137",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V138",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V139",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V140",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V141",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V142",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V143",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V144",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V145",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V146",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V147",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V148",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V149",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V150",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V151",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V152",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V153",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V154",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V155",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V156",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V157",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V158",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V159",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V160",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V161",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V162",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V163",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V164",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V165",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V166",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V167",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V168",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V169",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V170",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V171",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V172",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V173",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V174",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V175",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V176",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V177",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V178",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V179",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V180",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V181",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V182",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V183",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V184",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V185",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V186",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V187",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V188",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V189",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V190",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V191",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V192",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V193",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V194",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V195",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V196",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V197",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V198",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V199",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V200",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V201",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V202",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V203",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V204",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V205",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V206",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V207",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V208",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V209",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V210",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V211",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V212",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V213",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V214",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V215",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V216",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V217",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V218",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V219",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V220",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V221",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V222",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V223",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V224",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V225",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V226",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V227",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V228",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V229",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V230",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V231",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V232",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V233",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V234",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V235",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V236",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V237",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V238",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V239",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V240",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V241",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V242",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V243",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V244",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V245",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V246",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V247",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V248",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V249",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V250",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V251",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V252",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V253",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V254",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V255",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V256",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V257",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V258",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V259",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V260",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V261",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V262",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V263",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V264",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V265",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V266",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V267",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V268",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V269",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V270",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V271",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V272",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V273",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V274",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V275",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V276",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V277",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V278",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V279",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V280",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V281",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V282",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V283",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V284",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V285",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V286",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V287",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V288",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V289",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V290",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V291",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V292",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V293",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V294",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V295",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V296",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V297",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V298",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V299",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V300",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V301",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V302",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V303",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V304",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V305",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V306",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V307",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V308",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V309",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V310",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V311",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V312",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V313",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V314",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V315",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V316",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V317",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V318",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V319",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V320",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V321",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V322",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V323",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V324",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V325",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V326",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V327",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V328",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V329",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V330",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V331",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V332",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V333",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V334",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V335",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V336",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V337",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V338",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V339",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V340",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V341",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V342",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V343",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V344",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V345",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V346",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V347",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V348",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V349",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V350",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V351",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V352",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V353",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V354",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V355",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V356",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V357",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V358",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V359",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V360",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V361",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V362",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V363",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V364",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V365",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V366",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V367",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V368",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V369",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V370",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V371",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V372",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V373",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V374",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V375",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V376",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V377",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V378",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V379",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V380",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V381",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V382",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V383",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V384",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V385",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V386",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V387",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V388",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V389",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V390",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V391",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V392",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V393",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V394",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V395",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V396",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V397",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V398",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V399",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V400",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V401",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V402",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V403",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V404",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V405",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V406",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V407",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V408",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V409",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V410",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V411",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V412",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V413",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V414",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V415",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V416",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V417",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V418",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V419",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V420",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V421",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V422",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V423",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V424",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V425",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V426",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V427",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V428",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V429",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V430",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V431",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V432",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V433",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V434",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V435",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V436",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V437",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V438",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V439",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V440",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V441",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V442",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V443",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V444",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V445",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V446",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V447",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V448",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V449",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V450",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V451",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V452",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V453",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V454",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V455",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V456",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V457",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V458",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V459",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V460",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V461",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V462",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V463",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V464",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V465",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V466",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V467",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V468",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V469",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V470",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V471",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V472",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V473",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V474",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V475",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V476",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V477",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V478",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V479",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V480",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V481",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V482",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V483",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V484",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V485",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V486",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V487",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V488",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V489",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V490",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V491",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V492",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V493",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V494",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V495",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V496",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V497",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V498",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V499",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V500",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V501",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V502",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V503",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V504",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V505",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V506",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V507",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V508",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V509",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V510",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V511",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V512",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V513",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V514",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V515",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V516",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V517",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V518",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V519",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V520",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V521",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V522",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V523",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V524",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V525",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V526",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V527",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V528",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V529",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V530",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V531",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V532",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V533",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V534",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V535",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V536",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V537",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V538",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V539",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V540",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V541",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V542",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V543",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V544",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V545",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V546",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V547",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V548",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V549",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V550",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V551",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V552",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V553",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V554",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V555",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V556",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V557",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V558",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V559",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V560",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V561",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V562",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V563",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V564",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V565",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V566",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V567",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V568",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V569",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V570",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V571",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V572",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V573",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V574",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V575",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V576",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V577",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V578",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V579",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V580",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V581",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V582",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V583",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V584",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V585",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V586",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V587",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V588",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V589",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V590",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V591",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V592",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V593",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V594",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V595",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V596",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V597",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V598",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V599",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V600",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V601",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V602",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V603",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V604",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V605",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V606",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V607",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V608",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V609",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V610",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V611",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V612",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V613",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V614",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V615",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V616",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V617",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V618",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V619",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V620",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V621",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V622",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V623",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V624",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V625",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V626",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V627",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V628",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V629",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V630",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V631",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V632",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V633",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V634",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V635",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V636",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V637",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V638",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V639",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V640",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V641",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V642",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V643",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V644",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V645",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V646",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V647",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V648",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V649",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V650",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V651",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V652",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V653",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V654",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V655",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V656",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V657",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V658",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V659",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V660",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V661",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V662",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V663",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V664",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V665",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V666",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V667",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V668",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V669",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V670",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V671",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V672",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V673",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V674",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V675",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V676",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V677",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V678",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V679",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V680",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V681",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V682",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V683",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V684",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V685",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V686",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V687",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V688",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V689",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V690",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V691",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V692",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V693",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V694",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V695",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V696",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V697",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V698",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V699",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V700",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V701",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V702",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V703",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V704",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V705",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V706",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V707",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V708",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V709",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V710",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V711",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V712",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V713",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V714",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V715",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V716",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V717",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V718",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V719",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V720",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V721",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V722",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V723",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V724",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V725",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V726",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V727",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V728",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V729",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V730",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V731",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V732",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V733",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V734",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V735",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V736",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V737",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V738",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V739",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V740",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V741",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V742",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V743",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V744",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V745",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V746",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V747",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V748",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V749",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V750",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V751",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V752",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V753",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V754",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V755",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V756",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V757",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V758",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V759",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V760",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V761",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V762",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V763",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V764",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V765",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V766",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V767",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V768",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V769",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V770",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V771",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V772",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V773",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V774",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V775",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V776",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V777",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V778",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V779",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V780",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V781",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V782",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V783",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V784",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V785",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V786",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V787",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V788",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V789",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V790",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V791",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V792",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V793",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V794",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V795",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V796",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V797",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V798",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V799",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V800",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V801",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V802",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V803",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V804",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V805",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V806",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V807",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V808",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V809",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V810",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V811",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V812",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V813",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V814",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V815",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V816",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V817",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V818",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V819",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V820",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V821",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V822",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V823",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V824",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V825",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V826",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V827",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V828",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V829",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V830",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V831",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V832",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V833",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V834",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V835",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V836",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V837",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V838",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V839",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V840",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V841",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V842",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V843",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V844",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V845",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V846",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V847",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V848",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V849",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V850",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V851",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V852",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V853",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V854",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V855",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V856",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V857",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V858",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V859",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V860",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V861",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V862",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V863",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V864",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V865",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V866",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V867",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V868",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V869",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V870",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V871",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V872",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V873",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V874",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V875",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V876",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V877",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V878",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V879",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V880",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V881",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V882",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V883",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V884",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V885",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V886",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V887",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V888",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V889",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V890",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V891",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V892",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V893",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V894",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V895",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V896",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V897",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V898",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V899",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V900",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V901",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V902",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V903",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V904",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V905",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V906",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V907",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V908",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V909",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V910",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V911",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V912",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V913",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V914",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V915",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V916",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V917",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V918",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V919",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V920",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V921",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V922",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V923",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V924",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V925",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V926",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V927",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V928",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V929",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V930",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V931",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V932",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V933",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V934",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V935",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V936",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V937",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V938",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V939",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V940",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V941",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V942",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V943",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V944",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V945",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V946",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V947",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V948",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V949",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V950",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V951",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V952",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V953",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V954",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V955",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V956",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V957",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V958",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V959",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V960",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V961",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V962",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V963",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V964",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V965",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V966",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V967",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V968",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V969",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V970",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V971",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V972",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V973",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V974",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V975",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V976",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V977",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V978",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V979",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V980",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V981",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V982",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V983",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V984",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V985",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V986",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V987",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V988",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V989",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V990",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V991",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V992",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V993",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V994",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V995",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V996",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V997",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V998",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V999",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1000",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1001",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1002",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1003",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1004",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1005",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1006",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1007",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1008",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1009",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1010",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1011",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1012",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1013",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1014",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1015",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1016",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1017",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1018",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1019",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1020",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1021",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1022",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1023",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1024",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1025",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1026",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1027",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1028",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1029",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1030",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1031",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1032",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1033",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1034",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1035",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1036",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1037",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1038",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1039",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1040",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1041",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1042",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1043",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1044",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1045",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1046",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1047",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1048",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1049",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1050",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1051",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1052",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1053",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1054",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1055",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1056",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1057",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1058",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1059",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1060",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1061",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1062",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1063",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1064",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1065",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1066",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1067",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1068",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1069",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1070",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1071",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1072",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1073",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1074",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1075",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1076",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1077",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1078",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1079",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1080",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1081",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1082",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1083",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1084",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1085",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1086",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1087",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1088",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1089",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1090",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1091",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1092",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1093",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1094",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1095",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1096",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1097",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1098",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1099",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1100",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1101",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1102",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1103",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1104",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1105",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1106",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1107",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1108",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1109",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1110",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1111",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1112",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1113",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1114",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1115",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1116",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1117",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1118",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1119",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1120",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1121",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1122",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1123",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1124",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1125",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1126",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1127",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1128",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1129",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1130",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1131",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1132",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1133",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1134",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1135",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1136",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1137",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1138",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1139",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1140",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1141",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1142",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1143",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1144",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1145",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1146",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1147",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1148",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1149",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1150",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1151",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1152",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1153",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1154",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1155",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1156",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1157",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1158",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1159",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1160",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1161",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1162",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1163",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1164",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1165",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1166",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1167",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1168",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1169",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1170",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1171",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1172",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1173",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1174",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1175",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1176",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1177",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1178",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1179",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1180",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1181",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1182",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1183",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1184",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1185",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1186",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1187",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1188",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1189",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1190",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1191",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1192",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1193",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1194",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1195",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1196",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1197",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1198",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1199",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1200",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1201",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1202",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1203",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1204",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1205",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1206",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1207",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1208",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1209",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1210",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1211",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1212",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1213",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1214",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1215",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1216",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1217",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1218",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1219",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1220",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1221",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1222",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1223",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1224",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1225",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1226",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1227",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1228",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1229",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1230",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1231",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1232",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1233",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1234",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1235",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1236",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1237",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1238",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1239",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1240",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1241",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1242",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1243",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1244",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1245",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1246",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1247",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1248",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1249",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1250",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1251",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1252",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1253",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1254",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1255",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1256",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1257",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1258",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1259",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1260",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1261",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1262",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1263",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1264",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1265",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1266",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1267",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1268",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1269",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1270",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1271",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1272",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1273",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1274",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1275",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1276",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1277",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1278",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1279",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1280",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1281",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1282",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1283",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1284",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1285",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1286",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1287",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1288",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1289",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1290",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1291",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1292",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1293",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1294",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1295",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1296",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1297",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1298",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1299",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1300",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1301",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1302",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1303",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1304",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1305",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1306",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1307",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1308",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1309",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1310",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1311",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1312",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1313",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1314",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1315",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1316",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1317",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1318",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1319",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1320",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1321",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1322",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1323",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1324",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1325",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1326",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1327",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1328",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1329",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1330",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1331",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1332",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1333",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1334",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1335",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1336",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1337",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1338",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1339",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1340",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1341",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1342",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1343",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1344",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1345",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1346",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1347",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1348",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1349",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1350",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1351",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1352",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1353",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1354",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1355",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1356",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1357",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1358",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1359",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1360",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1361",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1362",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1363",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1364",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1365",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1366",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1367",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1368",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1369",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1370",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1371",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1372",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1373",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1374",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1375",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1376",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1377",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1378",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1379",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1380",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1381",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1382",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1383",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1384",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1385",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1386",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1387",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1388",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1389",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1390",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1391",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1392",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1393",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1394",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1395",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1396",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1397",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1398",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1399",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1400",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1401",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1402",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1403",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1404",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1405",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1406",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1407",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1408",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1409",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1410",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1411",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1412",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1413",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1414",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1415",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1416",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1417",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1418",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1419",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1420",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1421",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1422",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1423",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1424",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1425",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1426",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1427",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1428",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1429",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1430",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1431",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1432",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1433",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1434",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1435",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1436",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1437",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1438",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1439",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1440",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1441",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1442",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1443",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1444",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1445",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1446",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1447",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1448",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1449",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1450",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1451",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1452",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1453",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1454",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1455",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1456",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1457",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1458",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1459",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1460",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1461",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1462",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1463",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1464",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1465",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1466",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1467",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1468",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1469",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1470",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1471",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1472",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1473",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1474",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1475",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1476",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1477",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1478",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1479",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1480",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1481",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1482",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1483",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1484",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1485",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1486",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1487",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1488",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1489",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1490",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1491",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1492",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1493",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1494",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1495",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1496",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1497",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1498",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1499",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1500",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1501",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1502",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1503",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1504",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1505",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1506",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1507",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1508",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1509",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1510",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1511",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1512",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1513",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1514",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1515",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1516",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1517",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1518",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1519",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1520",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1521",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1522",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1523",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1524",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1525",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1526",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1527",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1528",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1529",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1530",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1531",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1532",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1533",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1534",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1535",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1536",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1537",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1538",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1539",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1540",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1541",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1542",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1543",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1544",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1545",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1546",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1547",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1548",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1549",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1550",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1551",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1552",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1553",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1554",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1555",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1556",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1557",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1558",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1559",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1560",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1561",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1562",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1563",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1564",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1565",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1566",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1567",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1568",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1569",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1570",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1571",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1572",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1573",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1574",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1575",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1576",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1577",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1578",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1579",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1580",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1581",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1582",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1583",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1584",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1585",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1586",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1587",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1588",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1589",
                "trg": "V2",
                "EH": "2"
            },
            {
                "src": "V1590",
                "trg": "V2",
                "EH": "2"
            }
        ]
    }
}
