Timing Analyzer report for Generator
Wed May 08 14:39:02 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 14. Slow 1200mV 85C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 15. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Setup: 'C'
 18. Slow 1200mV 85C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 19. Slow 1200mV 85C Model Hold: 'C'
 20. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 23. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 35. Slow 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 36. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 37. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Setup: 'C'
 39. Slow 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 40. Slow 1200mV 0C Model Hold: 'C'
 41. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 44. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 55. Fast 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 56. Fast 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 57. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 58. Fast 1200mV 0C Model Setup: 'C'
 59. Fast 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 60. Fast 1200mV 0C Model Hold: 'C'
 61. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 63. Fast 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 64. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 65. Fast 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths Summary
 81. Clock Status Summary
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. Unconstrained Input Ports
 85. Unconstrained Output Ports
 86. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Generator                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.39        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.7%      ;
;     Processor 3            ;  12.1%      ;
;     Processor 4            ;   9.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { Block1:BlockU1|ADSR:ADSR_inst|EN }                 ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { Block1:BlockU2|ADSR:ADSR_inst|EN }                 ;
; C                                                ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { C }                                                ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000   ; 200.0 MHz  ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[0] } ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 2.500   ; 400.0 MHz  ; 0.000 ; 1.250  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[1] } ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 94.65 MHz  ; 94.65 MHz       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 129.72 MHz ; 129.72 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 130.17 MHz ; 130.17 MHz      ; C                                                ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -10.102 ; -3416.946     ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -4.953  ; -115.034      ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -4.645  ; -108.642      ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -4.484  ; -277.407      ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.774  ; -18.191       ;
; C                                                ; -0.171  ; -0.872        ;
+--------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -2.848 ; -2.848        ;
; C                                                ; 0.184  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.414  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.453  ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 1.424  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.539  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.875 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.612 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.701 ; -20.412       ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.361  ; 0.000         ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.428  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.799  ; 0.000         ;
; C                                                ; 9.782  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.716 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+---------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                    ; To Node                                                                                                                                           ; Launch Clock                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.102 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.126     ; 6.168      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -10.092 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.090     ; 6.194      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.988  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.962     ; 6.218      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.980  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.963     ; 6.209      ;
; -9.887  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.043     ; 6.036      ;
; -9.887  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.043     ; 6.036      ;
; -9.887  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.043     ; 6.036      ;
; -9.887  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.043     ; 6.036      ;
+---------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.953 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.362      ; 6.486      ;
; -4.274 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.623      ; 6.474      ;
; -3.959 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.624      ; 6.497      ;
; -3.927 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.366      ; 6.544      ;
; -3.869 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.631      ; 6.549      ;
; -3.855 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.614      ; 6.581      ;
; -3.838 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.621      ; 6.563      ;
; -3.831 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.486      ; 6.591      ;
; -3.810 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.487      ; 6.559      ;
; -3.746 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.506      ; 6.523      ;
; -3.731 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.525      ; 6.520      ;
; -3.729 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.352      ; 6.497      ;
; -3.719 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.525      ; 6.508      ;
; -3.697 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.523      ; 6.486      ;
; -3.675 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.353      ; 6.444      ;
; -3.664 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.557      ; 6.498      ;
; -3.663 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.351      ; 6.620      ;
; -3.638 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.299      ; 6.375      ;
; -3.631 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.273      ; 6.513      ;
; -3.625 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.559      ; 6.461      ;
; -3.590 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.350      ; 6.361      ;
; -3.555 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.536      ; 6.381      ;
; -3.549 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.557      ; 6.383      ;
; -3.540 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.620      ; 6.252      ;
; -3.513 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.351      ; 6.460      ;
; -3.502 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.329      ; 6.249      ;
; -3.490 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.729      ; 6.521      ;
; -3.448 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.524      ; 6.241      ;
; -3.443 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.616      ; 6.538      ;
; -3.321 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.696      ; 6.508      ;
; -3.249 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.666      ; 6.402      ;
; 2.040  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.351      ; 0.723      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.645 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.624      ; 4.961      ;
; -4.558 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.508      ; 5.023      ;
; -4.214 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.574      ; 5.226      ;
; -3.871 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.360      ; 5.141      ;
; -3.764 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.344      ; 4.989      ;
; -3.620 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.529      ; 4.957      ;
; -3.573 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.331      ; 5.320      ;
; -3.543 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.571      ; 5.228      ;
; -3.522 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.624      ; 5.074      ;
; -3.338 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.357      ; 5.130      ;
; -3.311 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.614      ; 5.035      ;
; -3.302 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.375      ; 5.087      ;
; -3.292 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.345      ; 5.061      ;
; -3.283 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.556      ; 5.123      ;
; -3.267 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.559      ; 5.105      ;
; -3.266 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.559      ; 5.103      ;
; -3.257 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.573      ; 5.107      ;
; -3.252 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.342      ; 5.019      ;
; -3.249 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.638      ; 4.991      ;
; -3.204 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.530      ; 4.844      ;
; -3.203 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.558      ; 5.046      ;
; -3.168 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.301      ; 5.076      ;
; -3.157 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.357      ; 4.940      ;
; -3.155 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.341      ; 4.912      ;
; -3.153 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.637      ; 4.892      ;
; -3.104 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.302      ; 4.838      ;
; -3.096 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.301      ; 4.837      ;
; -3.092 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.599      ; 4.803      ;
; -3.089 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.640      ; 4.836      ;
; -3.039 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.557      ; 5.223      ;
; -3.033 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.530      ; 4.827      ;
; -3.022 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.573      ; 4.873      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                               ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -4.484 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.202     ; 0.723      ;
; -4.391 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.099     ; 0.733      ;
; -4.386 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.079     ; 0.748      ;
; -4.358 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU1|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.232     ; 0.567      ;
; -4.333 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.225     ; 0.549      ;
; -4.307 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.207     ; 0.541      ;
; -4.301 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.204     ; 0.538      ;
; -4.236 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.918     ; 0.759      ;
; -4.224 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.918     ; 0.747      ;
; -4.207 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.097     ; 0.551      ;
; -4.197 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU1|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.100     ; 0.538      ;
; -4.155 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.060     ; 0.536      ;
; -4.153 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU1|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.058     ; 0.536      ;
; -4.025 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU1|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.916     ; 0.550      ;
; -4.011 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.917     ; 0.535      ;
; -4.009 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.335     ; 0.115      ;
; -3.989 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.892     ; 0.538      ;
; -3.982 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.308     ; 0.115      ;
; -3.942 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.268     ; 0.115      ;
; -3.915 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.241     ; 0.115      ;
; -3.879 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU1|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.205     ; 0.115      ;
; -3.806 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.132     ; 0.115      ;
; -3.804 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.130     ; 0.115      ;
; -3.804 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.130     ; 0.115      ;
; -3.782 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.108     ; 0.115      ;
; -3.772 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.098     ; 0.115      ;
; -3.663 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.155     ; 0.949      ;
; -3.606 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU1|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.932     ; 0.115      ;
; -3.602 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.928     ; 0.115      ;
; -3.592 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.918     ; 0.115      ;
; -3.591 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU1|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.917     ; 0.115      ;
; -3.538 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU1|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.864     ; 0.115      ;
; -3.534 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.860     ; 0.115      ;
; -3.486 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.181     ; 0.746      ;
; -3.485 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU2|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.181     ; 0.745      ;
; -3.398 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU2|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.104     ; 0.735      ;
; -3.396 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.102     ; 0.735      ;
; -3.396 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.076     ; 0.761      ;
; -3.302 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU2|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.192     ; 0.551      ;
; -3.292 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU2|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.193     ; 0.540      ;
; -3.291 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.196     ; 0.536      ;
; -3.218 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU2|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.913     ; 0.746      ;
; -3.152 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.848     ; 0.745      ;
; -3.144 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.849     ; 0.736      ;
; -2.842 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.168     ; 0.115      ;
; -2.794 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU2|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.120     ; 0.115      ;
; -2.793 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU2|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.119     ; 0.115      ;
; -2.792 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU2|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.118     ; 0.115      ;
; -2.791 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU2|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.117     ; 0.115      ;
; -2.779 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.105     ; 0.115      ;
; -2.779 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.105     ; 0.115      ;
; -2.777 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.103     ; 0.115      ;
; -2.750 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.076     ; 0.115      ;
; -2.749 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU2|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.075     ; 0.115      ;
; -2.727 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.053     ; 0.115      ;
; -2.573 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.899     ; 0.115      ;
; -2.569 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.895     ; 0.115      ;
; -2.569 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.895     ; 0.115      ;
; -2.555 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU2|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.881     ; 0.115      ;
; -2.554 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.880     ; 0.115      ;
; -2.554 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU2|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.880     ; 0.115      ;
; -2.554 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.880     ; 0.115      ;
; -2.541 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.867     ; 0.115      ;
; -2.522 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU2|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.848     ; 0.115      ;
; -1.288 ; UARTPROC:uartpr|ATTACK_TIME[19]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 6.105      ;
; -1.274 ; UARTPROC:uartpr|ATTACK_TIME[19]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 6.091      ;
; -1.140 ; UARTPROC:uartpr|DECAY_TIME[18]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.186     ; 5.955      ;
; -1.126 ; UARTPROC:uartpr|DECAY_TIME[18]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.186     ; 5.941      ;
; -1.070 ; UARTPROC:uartpr|DECAY_TIME[11]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 5.887      ;
; -1.067 ; UARTPROC:uartpr|ATTACK_TIME[17]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 5.884      ;
; -1.059 ; UARTPROC:uartpr|DECAY_TIME[12]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.879      ;
; -1.056 ; UARTPROC:uartpr|DECAY_TIME[11]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 5.873      ;
; -1.053 ; UARTPROC:uartpr|ATTACK_TIME[17]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 5.870      ;
; -1.045 ; UARTPROC:uartpr|ATTACK_TIME[23]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 5.862      ;
; -1.045 ; UARTPROC:uartpr|DECAY_TIME[12]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.865      ;
; -1.034 ; UARTPROC:uartpr|DECAY_TIME[16]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 5.846      ;
; -1.031 ; UARTPROC:uartpr|ATTACK_TIME[23]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 5.848      ;
; -1.020 ; UARTPROC:uartpr|DECAY_TIME[16]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 5.832      ;
; -1.010 ; UARTPROC:uartpr|DECAY_TIME[15]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 5.827      ;
; -1.002 ; UARTPROC:uartpr|DECAY_TIME[19]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.186     ; 5.817      ;
; -0.996 ; UARTPROC:uartpr|DECAY_TIME[15]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 5.813      ;
; -0.988 ; UARTPROC:uartpr|DECAY_TIME[19]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.186     ; 5.803      ;
; -0.983 ; UARTPROC:uartpr|ATTACK_TIME[12]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.803      ;
; -0.969 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 5.786      ;
; -0.969 ; UARTPROC:uartpr|ATTACK_TIME[12]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.181     ; 5.789      ;
; -0.962 ; UARTPROC:uartpr|ATTACK_TIME[19]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 5.779      ;
; -0.959 ; UARTPROC:uartpr|ATTACK_TIME[19]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 5.776      ;
; -0.955 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 5.772      ;
; -0.950 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 5.760      ;
; -0.950 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 5.760      ;
; -0.950 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 5.760      ;
; -0.950 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 5.760      ;
; -0.950 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 5.760      ;
; -0.950 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 5.760      ;
; -0.950 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 5.760      ;
; -0.950 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 5.760      ;
; -0.950 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 5.760      ;
; -0.950 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 5.760      ;
; -0.950 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 5.760      ;
; -0.950 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.191     ; 5.760      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.774 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.220     ; 2.042      ;
; -1.728 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.220     ; 1.996      ;
; -1.712 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.976      ;
; -1.496 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.220     ; 1.764      ;
; -1.468 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.231     ; 1.725      ;
; -1.468 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.732      ;
; -1.465 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.712      ;
; -1.464 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.227     ; 1.725      ;
; -1.464 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.227     ; 1.725      ;
; -1.464 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.223     ; 1.729      ;
; -1.462 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.220     ; 1.730      ;
; -1.458 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.214     ; 1.732      ;
; -1.455 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.707      ;
; -1.454 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.718      ;
; -1.452 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.699      ;
; -1.442 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.689      ;
; -1.442 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.221     ; 1.709      ;
; -1.434 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.227     ; 1.695      ;
; -1.434 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.214     ; 1.708      ;
; -1.433 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.697      ;
; -1.431 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.237     ; 1.682      ;
; -1.430 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.214     ; 1.704      ;
; -1.421 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.668      ;
; -1.421 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.685      ;
; -1.420 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.236     ; 1.672      ;
; -1.413 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.227     ; 1.674      ;
; -1.412 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.226     ; 1.674      ;
; -1.408 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.223     ; 1.673      ;
; -1.406 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.214     ; 1.680      ;
; -1.404 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.668      ;
; -1.404 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.214     ; 1.678      ;
; -1.402 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.666      ;
; -1.402 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.666      ;
; -1.400 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.214     ; 1.674      ;
; -1.399 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.663      ;
; -1.398 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.662      ;
; -1.397 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.226     ; 1.659      ;
; -1.396 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.237     ; 1.647      ;
; -1.396 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.214     ; 1.670      ;
; -1.393 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.226     ; 1.655      ;
; -1.391 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.231     ; 1.648      ;
; -1.390 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.223     ; 1.655      ;
; -1.389 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.653      ;
; -1.389 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.226     ; 1.651      ;
; -1.388 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.214     ; 1.662      ;
; -1.387 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.220     ; 1.655      ;
; -1.387 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.651      ;
; -1.383 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.647      ;
; -1.383 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.214     ; 1.657      ;
; -1.382 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.646      ;
; -1.380 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.235     ; 1.633      ;
; -1.379 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.220     ; 1.647      ;
; -1.377 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.641      ;
; -1.377 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.239     ; 1.626      ;
; -1.376 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.226     ; 1.638      ;
; -1.375 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.223     ; 1.640      ;
; -1.375 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.223     ; 1.640      ;
; -1.373 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.214     ; 1.647      ;
; -1.369 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.237     ; 1.620      ;
; -1.369 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.239     ; 1.618      ;
; -1.368 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.632      ;
; -1.367 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.214     ; 1.641      ;
; -1.365 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.220     ; 1.633      ;
; -1.362 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.214     ; 1.636      ;
; -1.361 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 1.616      ;
; -1.351 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.223     ; 1.616      ;
; -1.348 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.226     ; 1.610      ;
; -1.346 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.220     ; 1.614      ;
; -1.345 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.235     ; 1.598      ;
; -1.344 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.220     ; 1.612      ;
; -1.343 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.235     ; 1.596      ;
; -1.341 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.605      ;
; -1.340 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.604      ;
; -1.332 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.221     ; 1.599      ;
; -1.327 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.231     ; 1.584      ;
; -1.325 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.589      ;
; -1.319 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.230     ; 1.577      ;
; -1.310 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.574      ;
; -1.303 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.226     ; 1.565      ;
; -1.138 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.250     ; 1.376      ;
; -1.124 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 1.364      ;
; -1.123 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.370      ;
; -1.119 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.250     ; 1.357      ;
; -1.115 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.362      ;
; -1.107 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.247     ; 1.348      ;
; -1.104 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.368      ;
; -1.095 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.214     ; 1.369      ;
; -1.090 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.214     ; 1.364      ;
; -1.086 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.220     ; 1.354      ;
; -1.086 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.214     ; 1.360      ;
; -1.083 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.330      ;
; -1.083 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.214     ; 1.357      ;
; -1.081 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.345      ;
; -1.071 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.226     ; 1.333      ;
; -1.068 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.332      ;
; -1.066 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.238     ; 1.316      ;
; -1.062 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.309      ;
; -1.061 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.220     ; 1.329      ;
; -1.058 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.322      ;
; -1.058 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.223     ; 1.323      ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'C'                                                                                                                                                                  ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.171 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 7.230      ;
; -0.133 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.120      ; 7.174      ;
; -0.132 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.127      ; 7.180      ;
; -0.099 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.124      ;
; -0.092 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.115      ; 7.128      ;
; -0.076 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 7.135      ;
; -0.068 ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 7.127      ;
; -0.053 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.077      ;
; -0.047 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.071      ;
; -0.042 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 7.077      ;
; -0.040 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 7.075      ;
; -0.037 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.127      ; 7.085      ;
; -0.035 ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 7.094      ;
; -0.032 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.128      ; 7.081      ;
; -0.031 ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.117      ; 7.069      ;
; -0.029 ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.127      ; 7.077      ;
; -0.025 ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.080      ; 7.026      ;
; -0.012 ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.113      ; 7.046      ;
; -0.009 ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 7.035      ;
; -0.007 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 7.042      ;
; -0.006 ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.030      ;
; -0.001 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.025      ;
; 0.004  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.115      ; 7.032      ;
; 0.004  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.020      ;
; 0.008  ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 7.015      ;
; 0.011  ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.115      ; 7.025      ;
; 0.016  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.091      ; 6.996      ;
; 0.017  ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.127      ; 7.031      ;
; 0.023  ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.127      ; 7.025      ;
; 0.026  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.120      ; 7.015      ;
; 0.028  ; ButtonProc:UBut|FREQ2[0]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.996      ;
; 0.029  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.091      ; 6.983      ;
; 0.029  ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.994      ;
; 0.033  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.991      ;
; 0.035  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.990      ;
; 0.036  ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 7.023      ;
; 0.037  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.120      ; 7.004      ;
; 0.038  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.139      ; 7.022      ;
; 0.039  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.091      ; 6.973      ;
; 0.040  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.984      ;
; 0.053  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 6.982      ;
; 0.053  ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.972      ;
; 0.060  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.144      ; 7.005      ;
; 0.062  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.115      ; 6.974      ;
; 0.063  ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.128      ; 6.986      ;
; 0.065  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.127      ; 6.983      ;
; 0.066  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.115      ; 6.970      ;
; 0.067  ; ButtonProc:UBut|FREQ2[23] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.120      ; 6.974      ;
; 0.069  ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 6.990      ;
; 0.071  ; ButtonProc:UBut|FREQ2[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.954      ;
; 0.071  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.954      ;
; 0.071  ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.128      ; 6.978      ;
; 0.075  ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.127      ; 6.973      ;
; 0.078  ; ButtonProc:UBut|FREQ2[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.947      ;
; 0.086  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 6.949      ;
; 0.087  ; ButtonProc:UBut|FREQ1[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.095      ; 6.929      ;
; 0.091  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.117      ; 6.947      ;
; 0.092  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.932      ;
; 0.094  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 6.965      ;
; 0.094  ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 6.965      ;
; 0.097  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.080      ; 6.904      ;
; 0.099  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.926      ;
; 0.104  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.921      ;
; 0.105  ; ButtonProc:UBut|FREQ1[18] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.106      ; 6.922      ;
; 0.111  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.127      ; 6.937      ;
; 0.112  ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 6.923      ;
; 0.113  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.913      ;
; 0.115  ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.115      ; 6.921      ;
; 0.116  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.120      ; 6.925      ;
; 0.117  ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.128      ; 6.932      ;
; 0.119  ; ButtonProc:UBut|FREQ1[18] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.907      ;
; 0.121  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.903      ;
; 0.123  ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.115      ; 6.913      ;
; 0.125  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.901      ;
; 0.125  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.120      ; 6.916      ;
; 0.127  ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.898      ;
; 0.127  ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.138      ; 6.932      ;
; 0.128  ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.127      ; 6.920      ;
; 0.131  ; ButtonProc:UBut|FREQ2[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.894      ;
; 0.132  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.091      ; 6.880      ;
; 0.133  ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.127      ; 6.915      ;
; 0.133  ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.139      ; 6.927      ;
; 0.134  ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 6.901      ;
; 0.138  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.091      ; 6.874      ;
; 0.140  ; ButtonProc:UBut|FREQ1[18] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.886      ;
; 0.140  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.127      ; 6.908      ;
; 0.141  ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.139      ; 6.919      ;
; 0.144  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.144      ; 6.921      ;
; 0.145  ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.878      ;
; 0.145  ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.120      ; 6.896      ;
; 0.146  ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 6.889      ;
; 0.146  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.880      ;
; 0.150  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.875      ;
; 0.151  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.091      ; 6.861      ;
; 0.151  ; ButtonProc:UBut|FREQ2[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.874      ;
; 0.152  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.873      ;
; 0.154  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.115      ; 6.882      ;
; 0.154  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.127      ; 6.894      ;
; 0.155  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.117      ; 6.883      ;
; 0.155  ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.144      ; 6.910      ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -2.848 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.931      ; 0.663      ;
; 1.665  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.219      ; 5.464      ;
; 1.828  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.249      ; 5.657      ;
; 1.854  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.350      ; 5.784      ;
; 1.948  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.117      ; 5.645      ;
; 1.949  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.243      ; 5.772      ;
; 1.957  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.223      ; 5.760      ;
; 1.980  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.116      ; 5.676      ;
; 1.983  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.323      ; 5.886      ;
; 1.995  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.258      ; 5.833      ;
; 2.032  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.115      ; 5.727      ;
; 2.044  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.222      ; 5.846      ;
; 2.080  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.285      ; 5.945      ;
; 2.092  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.124      ; 5.796      ;
; 2.106  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.908      ; 5.594      ;
; 2.114  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.145      ; 5.839      ;
; 2.141  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.220      ; 5.941      ;
; 2.168  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.114      ; 5.862      ;
; 2.184  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.095      ; 5.859      ;
; 2.199  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.934      ; 5.713      ;
; 2.254  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.945      ; 5.779      ;
; 2.256  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.932      ; 5.768      ;
; 2.258  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.147      ; 5.985      ;
; 2.290  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.933      ; 5.803      ;
; 2.301  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.949      ; 5.830      ;
; 2.310  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.145      ; 6.035      ;
; 2.319  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.934      ; 5.833      ;
; 2.328  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.880      ; 5.788      ;
; 2.337  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.076      ; 5.993      ;
; 2.346  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.933      ; 5.859      ;
; 2.396  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.074      ; 6.050      ;
; 2.489  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.853      ; 5.922      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'C'                                                                                                                                                                  ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.184 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.103      ;
; 0.195 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.114      ;
; 0.236 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.644      ; 3.172      ;
; 0.322 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.241      ;
; 0.362 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.281      ;
; 0.401 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.320      ;
; 0.428 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.644      ; 3.364      ;
; 0.453 ; uartRX:uart|fsm.start     ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uartRX:uart|fsm.rec       ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uartRX:uart|fsm.idle      ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.383      ;
; 0.465 ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.finish                             ; C                                                ; C           ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.385      ;
; 0.492 ; uartRX:uart|bit_cnt[5]    ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 0.785      ;
; 0.495 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 3.414      ;
; 0.501 ; uartRX:uart|rx_buffer[3]  ; uartRX:uart|rx_buffer[2]                           ; C                                                ; C           ; 0.000        ; 0.081      ; 0.794      ;
; 0.507 ; uartRX:uart|data[3]       ; uartRX:uart|data[2]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; uartRX:uart|data[1]       ; uartRX:uart|RXOUT[1]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; uartRX:uart|data[2]       ; uartRX:uart|RXOUT[2]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; uartRX:uart|data[4]       ; uartRX:uart|data[3]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; uartRX:uart|data[6]       ; uartRX:uart|data[5]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; uartRX:uart|data[1]       ; uartRX:uart|data[0]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; uartRX:uart|data[4]       ; uartRX:uart|RXOUT[4]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; uartRX:uart|data[5]       ; uartRX:uart|RXOUT[5]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; uartRX:uart|data[5]       ; uartRX:uart|data[4]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; uartRX:uart|data[6]       ; uartRX:uart|RXOUT[6]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; uartRX:uart|data[7]       ; uartRX:uart|data[6]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.803      ;
; 0.512 ; uartRX:uart|data[2]       ; uartRX:uart|data[1]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.805      ;
; 0.512 ; uartRX:uart|data[3]       ; uartRX:uart|RXOUT[3]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.805      ;
; 0.512 ; uartRX:uart|data[7]       ; uartRX:uart|RXOUT[7]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.805      ;
; 0.523 ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.816      ;
; 0.526 ; uartRX:uart|cnt[8]        ; uartRX:uart|cnt[8]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 0.818      ;
; 0.550 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.638      ; 3.480      ;
; 0.700 ; uartRX:uart|data[0]       ; uartRX:uart|RXOUT[0]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; uartRX:uart|rx_buffer[2]  ; uartRX:uart|rx_buffer[1]                           ; C                                                ; C           ; 0.000        ; 0.081      ; 0.993      ;
; 0.706 ; uartRX:uart|rx_buffer[1]  ; uartRX:uart|rx_buffer[0]                           ; C                                                ; C           ; 0.000        ; 0.081      ; 0.999      ;
; 0.737 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.659      ; 3.688      ;
; 0.746 ; uartRX:uart|bit_cnt[1]    ; uartRX:uart|bit_cnt[1]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; uartRX:uart|bit_cnt[2]    ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uartRX:uart|bit_cnt[3]    ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; uartRX:uart|bit_cnt[4]    ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.042      ;
; 0.753 ; uartRX:uart|cnt[1]        ; uartRX:uart|cnt[1]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.045      ;
; 0.754 ; uartRX:uart|cnt[3]        ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.046      ;
; 0.756 ; uartRX:uart|cnt[5]        ; uartRX:uart|cnt[5]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.048      ;
; 0.756 ; uartRX:uart|cnt[2]        ; uartRX:uart|cnt[2]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.048      ;
; 0.756 ; uartRX:uart|cnt[4]        ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.048      ;
; 0.756 ; uartRX:uart|cnt[7]        ; uartRX:uart|cnt[7]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.048      ;
; 0.758 ; uartRX:uart|cnt[6]        ; uartRX:uart|cnt[6]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.050      ;
; 0.772 ; uartRX:uart|bit_cnt[0]    ; uartRX:uart|bit_cnt[0]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.636      ; 3.702      ;
; 0.778 ; uartRX:uart|cnt[0]        ; uartRX:uart|cnt[0]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.070      ;
; 0.806 ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.081      ; 1.099      ;
; 0.809 ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.081      ; 1.102      ;
; 0.817 ; ButtonProc:UBut|FREQ2[0]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.636      ; 3.745      ;
; 0.923 ; uartRX:uart|fsm.start     ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.081      ; 1.216      ;
; 0.932 ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.636      ; 3.860      ;
; 0.953 ; ButtonProc:UBut|FREQ2[8]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.659      ; 3.904      ;
; 1.006 ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.650      ; 3.948      ;
; 1.006 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.659      ; 3.957      ;
; 1.061 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.659      ; 4.012      ;
; 1.101 ; uartRX:uart|bit_cnt[1]    ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; uartRX:uart|bit_cnt[3]    ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.394      ;
; 1.102 ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.636      ; 4.030      ;
; 1.108 ; uartRX:uart|cnt[1]        ; uartRX:uart|cnt[2]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; uartRX:uart|bit_cnt[2]    ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; uartRX:uart|cnt[3]        ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; uartRX:uart|bit_cnt[4]    ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; uartRX:uart|cnt[7]        ; uartRX:uart|cnt[8]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; uartRX:uart|cnt[5]        ; uartRX:uart|cnt[6]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; uartRX:uart|bit_cnt[0]    ; uartRX:uart|bit_cnt[1]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.403      ;
; 1.114 ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.659      ; 4.065      ;
; 1.116 ; uartRX:uart|cnt[0]        ; uartRX:uart|cnt[1]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; uartRX:uart|cnt[2]        ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; uartRX:uart|cnt[4]        ; uartRX:uart|cnt[5]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; uartRX:uart|bit_cnt[2]    ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.659      ; 4.069      ;
; 1.119 ; uartRX:uart|cnt[6]        ; uartRX:uart|cnt[7]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; uartRX:uart|bit_cnt[0]    ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.412      ;
; 1.125 ; uartRX:uart|cnt[0]        ; uartRX:uart|cnt[2]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; uartRX:uart|cnt[2]        ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; uartRX:uart|cnt[4]        ; uartRX:uart|cnt[6]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.418      ;
; 1.128 ; uartRX:uart|cnt[6]        ; uartRX:uart|cnt[8]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.420      ;
; 1.134 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.636      ; 4.062      ;
; 1.136 ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.636      ; 4.064      ;
; 1.138 ; uartRX:uart|rx_buffer[1]  ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.081      ; 1.431      ;
; 1.165 ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.659      ; 4.116      ;
; 1.169 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.659      ; 4.120      ;
; 1.207 ; uartRX:uart|rx_buffer[0]  ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.081      ; 1.500      ;
; 1.232 ; uartRX:uart|bit_cnt[1]    ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; uartRX:uart|bit_cnt[3]    ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.525      ;
; 1.239 ; uartRX:uart|cnt[1]        ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.531      ;
; 1.240 ; uartRX:uart|cnt[3]        ; uartRX:uart|cnt[5]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.532      ;
; 1.241 ; uartRX:uart|bit_cnt[1]    ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.534      ;
; 1.241 ; uartRX:uart|cnt[5]        ; uartRX:uart|cnt[7]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.533      ;
; 1.248 ; uartRX:uart|cnt[1]        ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; uartRX:uart|bit_cnt[2]    ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; uartRX:uart|cnt[3]        ; uartRX:uart|cnt[6]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; uartRX:uart|cnt[5]        ; uartRX:uart|cnt[8]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.542      ;
; 1.250 ; uartRX:uart|bit_cnt[0]    ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.543      ;
; 1.256 ; uartRX:uart|cnt[0]        ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.080      ; 1.548      ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.414 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe21                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_datain_reg0                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.149      ;
; 0.438 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.173      ;
; 0.448 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.183      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                          ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.459 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.193      ;
; 0.464 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.470 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.204      ;
; 0.479 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.214      ;
; 0.496 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|dffe3a[0]                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.225      ;
; 0.500 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                                          ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|exp_result_ff[2]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[25]                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                                                   ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe4                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                                                   ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe2                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                                           ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe4                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                                                                                          ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                                                                                                           ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                                                   ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                         ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.761 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.786 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.079      ;
; 0.786 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.079      ;
; 0.786 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.080      ;
; 0.787 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.080      ;
; 0.787 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.080      ;
; 0.787 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.081      ;
; 0.810 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.103      ;
; 1.001 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.294      ;
; 1.106 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.399      ;
; 1.110 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.416      ;
; 1.115 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.411      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.424 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.200      ; 4.204      ;
; 1.594 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.196      ; 4.370      ;
; 1.619 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.185      ; 4.384      ;
; 1.631 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.080      ; 4.291      ;
; 1.658 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.080      ; 4.318      ;
; 1.722 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.159      ; 4.461      ;
; 1.728 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.185      ; 4.493      ;
; 1.801 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.172      ; 4.553      ;
; 1.815 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.197      ; 4.592      ;
; 1.903 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.057      ; 4.540      ;
; 1.908 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.121      ; 4.609      ;
; 1.958 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.903      ; 4.441      ;
; 1.969 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.079      ; 4.628      ;
; 1.974 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.108      ; 4.662      ;
; 2.012 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.883      ; 4.475      ;
; 2.039 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.109      ; 4.728      ;
; 2.048 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.109      ; 4.737      ;
; 2.062 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.899      ; 4.541      ;
; 2.071 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.884      ; 4.535      ;
; 2.072 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.842      ; 4.494      ;
; 2.074 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.899      ; 4.553      ;
; 2.092 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.842      ; 4.514      ;
; 2.099 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.107      ; 4.786      ;
; 2.109 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.106      ; 4.795      ;
; 2.138 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.123      ; 4.841      ;
; 2.142 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.843      ; 4.565      ;
; 2.154 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.917      ; 4.651      ;
; 2.154 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.122      ; 4.856      ;
; 2.179 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.883      ; 4.642      ;
; 2.190 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.884      ; 4.654      ;
; 2.236 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.120      ; 4.936      ;
; 2.413 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.871      ; 4.864      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 2.539 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.716     ; 1.177      ;
; 2.541 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.191      ;
; 2.545 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.716     ; 1.183      ;
; 2.549 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.707     ; 1.196      ;
; 2.556 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.707     ; 1.203      ;
; 2.561 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.211      ;
; 2.561 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.211      ;
; 2.565 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.715     ; 1.204      ;
; 2.567 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.707     ; 1.214      ;
; 2.568 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.703     ; 1.219      ;
; 2.569 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.219      ;
; 2.571 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.212      ;
; 2.575 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.210      ;
; 2.576 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.226      ;
; 2.579 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.229      ;
; 2.580 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.230      ;
; 2.580 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.703     ; 1.231      ;
; 2.584 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.234      ;
; 2.585 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.235      ;
; 2.586 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.236      ;
; 2.587 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.707     ; 1.234      ;
; 2.588 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.707     ; 1.235      ;
; 2.589 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.239      ;
; 2.589 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.703     ; 1.240      ;
; 2.590 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.240      ;
; 2.593 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.243      ;
; 2.599 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.705     ; 1.248      ;
; 2.600 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.718     ; 1.236      ;
; 2.603 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.700     ; 1.257      ;
; 2.603 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.700     ; 1.257      ;
; 2.603 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.253      ;
; 2.603 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.703     ; 1.254      ;
; 2.603 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.238      ;
; 2.605 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.716     ; 1.243      ;
; 2.605 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.700     ; 1.259      ;
; 2.605 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.255      ;
; 2.606 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.707     ; 1.253      ;
; 2.608 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.700     ; 1.262      ;
; 2.609 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.700     ; 1.263      ;
; 2.610 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.707     ; 1.257      ;
; 2.611 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.700     ; 1.265      ;
; 2.611 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.261      ;
; 2.613 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.720     ; 1.247      ;
; 2.618 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.700     ; 1.272      ;
; 2.621 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.271      ;
; 2.621 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.707     ; 1.268      ;
; 2.623 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.273      ;
; 2.624 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.718     ; 1.260      ;
; 2.624 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.700     ; 1.278      ;
; 2.630 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.265      ;
; 2.631 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.281      ;
; 2.641 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.707     ; 1.288      ;
; 2.643 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.695     ; 1.302      ;
; 2.649 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.703     ; 1.300      ;
; 2.650 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.695     ; 1.309      ;
; 2.652 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.695     ; 1.311      ;
; 2.653 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.700     ; 1.307      ;
; 2.656 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.695     ; 1.315      ;
; 2.663 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.720     ; 1.297      ;
; 2.663 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.727     ; 1.290      ;
; 2.667 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.705     ; 1.316      ;
; 2.671 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.720     ; 1.305      ;
; 2.675 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.730     ; 1.299      ;
; 2.679 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.728     ; 1.305      ;
; 2.696 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.730     ; 1.320      ;
; 2.812 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.707     ; 1.459      ;
; 2.832 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.482      ;
; 2.853 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.703     ; 1.504      ;
; 2.853 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.705     ; 1.502      ;
; 2.856 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.710     ; 1.500      ;
; 2.865 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.711     ; 1.508      ;
; 2.872 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.701     ; 1.525      ;
; 2.876 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.526      ;
; 2.877 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.707     ; 1.524      ;
; 2.882 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.715     ; 1.521      ;
; 2.883 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.523      ;
; 2.884 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.700     ; 1.538      ;
; 2.887 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.703     ; 1.538      ;
; 2.887 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.537      ;
; 2.889 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.700     ; 1.543      ;
; 2.892 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.703     ; 1.543      ;
; 2.892 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.695     ; 1.551      ;
; 2.892 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.542      ;
; 2.894 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.529      ;
; 2.895 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.695     ; 1.554      ;
; 2.898 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.539      ;
; 2.900 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.550      ;
; 2.901 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.695     ; 1.560      ;
; 2.902 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.716     ; 1.540      ;
; 2.903 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.705     ; 1.552      ;
; 2.904 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.554      ;
; 2.904 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.554      ;
; 2.907 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.557      ;
; 2.908 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.700     ; 1.562      ;
; 2.908 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.558      ;
; 2.909 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.559      ;
; 2.909 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.707     ; 1.556      ;
; 2.912 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.707     ; 1.559      ;
; 2.914 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.715     ; 1.553      ;
; 2.914 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.695     ; 1.573      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.915      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.915      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.915      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.920      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.915      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.915      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.915      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.915      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.915      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[0]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.949      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.920      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[2]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.949      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[1]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.949      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.920      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.920      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.948      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.948      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.948      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe2                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.948      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.948      ;
; 1.875 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe31                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.948      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe1                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.947      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe1                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.947      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|both_inputs_are_infinite_dffe1                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.947      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 2.946      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 2.946      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.938      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.938      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 2.944      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[12] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.948      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.948      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.948      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[11] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.948      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.938      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[13] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.948      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[10] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.948      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 2.944      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.948      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 2.946      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 2.944      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.938      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.948      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.948      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.948      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 2.944      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.948      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 2.944      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.948      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.938      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.948      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 2.946      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.948      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.938      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 2.948      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.937      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.937      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe2                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.176     ; 2.949      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe2                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.176     ; 2.949      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe21                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.176     ; 2.949      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|need_complement_dffe2                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.176     ; 2.949      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_sign_dffe21                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.176     ; 2.949      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.947      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.947      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.947      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe31                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.947      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.947      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.947      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe4                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.947      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe3                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.947      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe4                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.947      ;
; 1.876 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.181     ; 2.944      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[4]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.955      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[1]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.925      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.956      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[14]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.956      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.923      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[11]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.924      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[5]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.925      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.955      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[19]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.955      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[17]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.956      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[15]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.956      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.924      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[22]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.955      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.924      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[16]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.956      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[11]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.956      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.925      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[22]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.924      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[7]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.924      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.925      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[0]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.956      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.925      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.923      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[12]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.956      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.923      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.165     ; 2.944      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.924      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.923      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.955      ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.612 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.260      ;
; 1.612 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.260      ;
; 1.612 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.260      ;
; 1.612 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.260      ;
; 1.612 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.260      ;
; 1.612 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.260      ;
; 1.612 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.260      ;
; 1.612 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.260      ;
; 1.612 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.260      ;
; 1.612 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.260      ;
; 1.612 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.260      ;
; 1.612 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 2.260      ;
; 1.832 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe1                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.708      ; 2.772      ;
; 1.862 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.502      ;
; 1.862 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.502      ;
; 1.862 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.502      ;
; 1.862 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.502      ;
; 1.862 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.502      ;
; 1.862 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.502      ;
; 1.862 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.502      ;
; 1.862 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.502      ;
; 1.862 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.502      ;
; 1.862 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.502      ;
; 1.862 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.502      ;
; 1.862 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.502      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[11]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[9]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[5]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[12]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[6]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[3]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[2]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[1]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[0]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[13]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[7]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[4]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[10]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[8]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.315 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 2.756      ;
; 2.316 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[17]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 2.755      ;
; 2.316 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 2.755      ;
; 2.316 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 2.755      ;
; 2.316 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 2.755      ;
; 2.316 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 2.755      ;
; 2.317 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 2.754      ;
; 2.317 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 2.754      ;
; 2.317 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 2.755      ;
; 2.317 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 2.755      ;
; 2.317 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 2.755      ;
; 2.317 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 2.755      ;
; 2.317 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[15]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 2.754      ;
; 2.317 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[15]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 2.754      ;
; 2.317 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 2.755      ;
; 2.317 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 2.755      ;
; 2.317 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 2.754      ;
; 2.317 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 2.754      ;
; 2.319 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 2.751      ;
; 2.319 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 2.751      ;
; 2.319 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 2.751      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 2.748      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[10]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 2.753      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 2.753      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 2.753      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[6]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 2.753      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[6]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 2.753      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[5]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 2.751      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[5]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 2.751      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 2.751      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 2.751      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 2.752      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 2.752      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[16]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 2.753      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[16]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 2.753      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[8]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 2.752      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[8]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 2.752      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 2.753      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 2.753      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[4]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 2.751      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[4]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 2.751      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 2.754      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 2.754      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 2.754      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[20]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 2.753      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[20]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 2.753      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[21]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 2.751      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 2.751      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 2.751      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 2.754      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 2.754      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[24]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 2.751      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[24]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 2.751      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[25]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 2.751      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[25]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 2.751      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_sign_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 2.751      ;
; 2.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[4]                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 2.753      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 101.13 MHz ; 101.13 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 136.17 MHz ; 136.17 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 136.89 MHz ; 136.89 MHz      ; C                                                ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -9.067 ; -2876.826     ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -5.079 ; -120.064      ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -4.826 ; -111.520      ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -3.834 ; -220.195      ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.387 ; -13.663       ;
; C                                                ; -0.016 ; -0.016        ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -2.367 ; -2.367        ;
; C                                                ; 0.233  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.387  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.401  ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 1.458  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.227  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 2.187 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.466 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.701 ; -20.412       ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.257  ; 0.000         ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.267  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.799  ; 0.000         ;
; C                                                ; 9.773  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.716 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                                           ; Launch Clock                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.067 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.563     ; 5.713      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -9.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.539     ; 5.728      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.979 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 5.764      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.425     ; 5.741      ;
; -8.850 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.490     ; 5.569      ;
; -8.850 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.490     ; 5.569      ;
; -8.850 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.490     ; 5.569      ;
; -8.850 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.490     ; 5.569      ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -5.079 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.876      ; 6.221      ;
; -4.434 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.109      ; 6.209      ;
; -4.198 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.115      ; 6.314      ;
; -4.112 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.117      ; 6.345      ;
; -4.095 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.879      ; 6.279      ;
; -4.048 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.104      ; 6.371      ;
; -3.964 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.111      ; 6.289      ;
; -3.930 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.872      ; 6.466      ;
; -3.921 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.032      ; 6.310      ;
; -3.902 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.998      ; 6.264      ;
; -3.897 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.034      ; 6.286      ;
; -3.888 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.019      ; 6.269      ;
; -3.867 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.872      ; 6.235      ;
; -3.861 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.998      ; 6.213      ;
; -3.813 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.823      ; 6.148      ;
; -3.810 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.032      ; 6.199      ;
; -3.806 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.874      ; 6.175      ;
; -3.805 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.802      ; 6.273      ;
; -3.767 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.062      ; 6.195      ;
; -3.751 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.871      ; 6.120      ;
; -3.751 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.064      ; 6.180      ;
; -3.749 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.044      ; 6.172      ;
; -3.733 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.107      ; 6.042      ;
; -3.680 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.062      ; 6.108      ;
; -3.675 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.872      ; 6.201      ;
; -3.657 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.113      ; 6.317      ;
; -3.656 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.851      ; 6.003      ;
; -3.651 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.212      ; 6.232      ;
; -3.600 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.033      ; 5.994      ;
; -3.523 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.181      ; 6.262      ;
; -3.441 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.152      ; 6.147      ;
; 1.707  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.872      ; 0.655      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.826 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.213      ; 4.826      ;
; -4.635 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.118      ; 4.820      ;
; -4.235 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.173      ; 4.931      ;
; -4.060 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.978      ; 5.001      ;
; -3.835 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.961      ; 4.746      ;
; -3.751 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.133      ; 4.761      ;
; -3.677 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.212      ; 4.901      ;
; -3.601 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.952      ; 5.048      ;
; -3.567 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.170      ; 4.918      ;
; -3.477 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.973      ; 4.961      ;
; -3.438 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.204      ; 4.860      ;
; -3.391 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.135      ; 4.705      ;
; -3.381 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.991      ; 4.864      ;
; -3.354 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.962      ; 4.816      ;
; -3.347 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.962      ; 4.808      ;
; -3.326 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.224      ; 4.764      ;
; -3.296 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.160      ; 4.823      ;
; -3.295 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.160      ; 4.823      ;
; -3.285 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.156      ; 4.813      ;
; -3.268 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.225      ; 4.710      ;
; -3.266 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.973      ; 4.743      ;
; -3.264 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.960      ; 4.719      ;
; -3.262 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.930      ; 4.858      ;
; -3.262 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.223      ; 4.696      ;
; -3.244 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.172      ; 4.782      ;
; -3.235 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.158      ; 4.766      ;
; -3.208 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.190      ; 4.617      ;
; -3.207 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.931      ; 4.646      ;
; -3.183 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.930      ; 4.628      ;
; -3.141 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.135      ; 4.630      ;
; -3.108 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.156      ; 4.946      ;
; -3.095 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.172      ; 4.634      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.834 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.623     ; 0.653      ;
; -3.770 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.525     ; 0.687      ;
; -3.758 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.539     ; 0.661      ;
; -3.736 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU1|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.647     ; 0.531      ;
; -3.724 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.653     ; 0.513      ;
; -3.696 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.631     ; 0.507      ;
; -3.684 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.627     ; 0.499      ;
; -3.628 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.372     ; 0.698      ;
; -3.617 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.372     ; 0.687      ;
; -3.611 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.538     ; 0.515      ;
; -3.599 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU1|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.540     ; 0.501      ;
; -3.562 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.504     ; 0.500      ;
; -3.559 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU1|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.502     ; 0.499      ;
; -3.442 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU1|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.369     ; 0.515      ;
; -3.428 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.372     ; 0.498      ;
; -3.406 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.747     ; 0.101      ;
; -3.406 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.349     ; 0.499      ;
; -3.380 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.721     ; 0.101      ;
; -3.342 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.683     ; 0.101      ;
; -3.321 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.662     ; 0.101      ;
; -3.285 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU1|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.626     ; 0.101      ;
; -3.228 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.569     ; 0.101      ;
; -3.226 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.567     ; 0.101      ;
; -3.226 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.567     ; 0.101      ;
; -3.208 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.549     ; 0.101      ;
; -3.198 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.539     ; 0.101      ;
; -3.133 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.682     ; 0.893      ;
; -3.038 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU1|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.379     ; 0.101      ;
; -3.035 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.376     ; 0.101      ;
; -3.030 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.371     ; 0.101      ;
; -3.029 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU1|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.370     ; 0.101      ;
; -2.981 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU1|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.322     ; 0.101      ;
; -2.980 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.321     ; 0.101      ;
; -2.949 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.704     ; 0.687      ;
; -2.948 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU2|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.704     ; 0.686      ;
; -2.874 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU2|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.640     ; 0.676      ;
; -2.873 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.616     ; 0.699      ;
; -2.872 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.638     ; 0.676      ;
; -2.787 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU2|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.713     ; 0.516      ;
; -2.773 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU2|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.714     ; 0.501      ;
; -2.772 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.716     ; 0.498      ;
; -2.710 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU2|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.465     ; 0.687      ;
; -2.658 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.415     ; 0.685      ;
; -2.651 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.416     ; 0.677      ;
; -2.354 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.695     ; 0.101      ;
; -2.313 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU2|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.654     ; 0.101      ;
; -2.311 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU2|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.652     ; 0.101      ;
; -2.311 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU2|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.652     ; 0.101      ;
; -2.310 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU2|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.651     ; 0.101      ;
; -2.300 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.641     ; 0.101      ;
; -2.300 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.641     ; 0.101      ;
; -2.297 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.638     ; 0.101      ;
; -2.275 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.616     ; 0.101      ;
; -2.273 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU2|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.614     ; 0.101      ;
; -2.257 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.598     ; 0.101      ;
; -2.112 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.453     ; 0.101      ;
; -2.106 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.447     ; 0.101      ;
; -2.106 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.447     ; 0.101      ;
; -2.095 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.436     ; 0.101      ;
; -2.095 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.436     ; 0.101      ;
; -2.093 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU2|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.434     ; 0.101      ;
; -2.092 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU2|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.433     ; 0.101      ;
; -2.085 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.426     ; 0.101      ;
; -2.074 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU2|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.415     ; 0.101      ;
; -0.909 ; UARTPROC:uartpr|ATTACK_TIME[19]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 5.744      ;
; -0.896 ; UARTPROC:uartpr|ATTACK_TIME[19]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 5.731      ;
; -0.783 ; UARTPROC:uartpr|DECAY_TIME[18]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.164     ; 5.621      ;
; -0.770 ; UARTPROC:uartpr|DECAY_TIME[18]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.164     ; 5.608      ;
; -0.729 ; UARTPROC:uartpr|ATTACK_TIME[17]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 5.564      ;
; -0.716 ; UARTPROC:uartpr|ATTACK_TIME[17]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 5.551      ;
; -0.704 ; UARTPROC:uartpr|ATTACK_TIME[23]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 5.539      ;
; -0.691 ; UARTPROC:uartpr|ATTACK_TIME[23]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 5.526      ;
; -0.687 ; UARTPROC:uartpr|DECAY_TIME[12]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.161     ; 5.528      ;
; -0.683 ; UARTPROC:uartpr|DECAY_TIME[11]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 5.518      ;
; -0.674 ; UARTPROC:uartpr|DECAY_TIME[12]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.161     ; 5.515      ;
; -0.670 ; UARTPROC:uartpr|DECAY_TIME[11]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 5.505      ;
; -0.659 ; UARTPROC:uartpr|ATTACK_TIME[12]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.161     ; 5.500      ;
; -0.654 ; UARTPROC:uartpr|DECAY_TIME[19]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.164     ; 5.492      ;
; -0.647 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 5.483      ;
; -0.647 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 5.483      ;
; -0.647 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 5.483      ;
; -0.647 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 5.483      ;
; -0.647 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 5.483      ;
; -0.647 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 5.483      ;
; -0.647 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 5.483      ;
; -0.647 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 5.483      ;
; -0.647 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 5.483      ;
; -0.647 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 5.483      ;
; -0.647 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 5.483      ;
; -0.647 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 5.483      ;
; -0.647 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 5.483      ;
; -0.647 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 5.483      ;
; -0.647 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 5.483      ;
; -0.647 ; UARTPROC:uartpr|RELEASE_TIME[7]              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 5.483      ;
; -0.646 ; UARTPROC:uartpr|ATTACK_TIME[12]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.161     ; 5.487      ;
; -0.641 ; UARTPROC:uartpr|DECAY_TIME[19]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.164     ; 5.479      ;
; -0.637 ; UARTPROC:uartpr|DECAY_TIME[15]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.166     ; 5.473      ;
; -0.634 ; UARTPROC:uartpr|DECAY_TIME[16]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.169     ; 5.467      ;
; -0.628 ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 5.463      ;
; -0.625 ; UARTPROC:uartpr|DECAY_TIME[4]                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.170     ; 5.457      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.387 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.925     ; 1.941      ;
; -1.339 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.925     ; 1.893      ;
; -1.320 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.926     ; 1.873      ;
; -1.126 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.925     ; 1.680      ;
; -1.102 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.644      ;
; -1.093 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.925     ; 1.647      ;
; -1.093 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.932     ; 1.640      ;
; -1.091 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.630      ;
; -1.090 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.929     ; 1.640      ;
; -1.090 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.932     ; 1.637      ;
; -1.090 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.920     ; 1.649      ;
; -1.088 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.928     ; 1.639      ;
; -1.085 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.624      ;
; -1.082 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.926     ; 1.635      ;
; -1.079 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.618      ;
; -1.075 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.925     ; 1.629      ;
; -1.069 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.941     ; 1.607      ;
; -1.069 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.932     ; 1.616      ;
; -1.061 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.920     ; 1.620      ;
; -1.060 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.941     ; 1.598      ;
; -1.058 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.927     ; 1.610      ;
; -1.057 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.929     ; 1.607      ;
; -1.056 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.920     ; 1.615      ;
; -1.052 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.941     ; 1.590      ;
; -1.047 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.586      ;
; -1.040 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.932     ; 1.587      ;
; -1.037 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.926     ; 1.590      ;
; -1.037 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.927     ; 1.589      ;
; -1.037 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.928     ; 1.588      ;
; -1.035 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.920     ; 1.594      ;
; -1.035 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.920     ; 1.594      ;
; -1.035 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.928     ; 1.586      ;
; -1.034 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.929     ; 1.584      ;
; -1.031 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.927     ; 1.583      ;
; -1.031 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.927     ; 1.583      ;
; -1.030 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.937     ; 1.572      ;
; -1.029 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.920     ; 1.588      ;
; -1.029 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.928     ; 1.580      ;
; -1.028 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.920     ; 1.587      ;
; -1.027 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.925     ; 1.581      ;
; -1.023 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.941     ; 1.561      ;
; -1.022 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.928     ; 1.573      ;
; -1.020 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.929     ; 1.570      ;
; -1.019 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.925     ; 1.573      ;
; -1.019 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.938     ; 1.560      ;
; -1.018 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.927     ; 1.570      ;
; -1.018 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.920     ; 1.577      ;
; -1.018 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.928     ; 1.569      ;
; -1.017 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.928     ; 1.568      ;
; -1.015 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.929     ; 1.565      ;
; -1.013 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.926     ; 1.566      ;
; -1.009 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.928     ; 1.560      ;
; -1.008 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.920     ; 1.567      ;
; -1.007 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.939     ; 1.547      ;
; -1.006 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.927     ; 1.558      ;
; -1.005 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.928     ; 1.556      ;
; -1.003 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.926     ; 1.556      ;
; -1.002 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.920     ; 1.561      ;
; -1.001 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.540      ;
; -1.000 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.925     ; 1.554      ;
; -0.997 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.536      ;
; -0.997 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.933     ; 1.543      ;
; -0.997 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.928     ; 1.548      ;
; -0.996 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.920     ; 1.555      ;
; -0.992 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.920     ; 1.551      ;
; -0.985 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.925     ; 1.539      ;
; -0.984 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.925     ; 1.538      ;
; -0.984 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.939     ; 1.524      ;
; -0.983 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.939     ; 1.523      ;
; -0.980 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.927     ; 1.532      ;
; -0.977 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.928     ; 1.528      ;
; -0.974 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.928     ; 1.525      ;
; -0.972 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.927     ; 1.524      ;
; -0.972 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.925     ; 1.526      ;
; -0.968 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.934     ; 1.513      ;
; -0.959 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.929     ; 1.509      ;
; -0.957 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.933     ; 1.503      ;
; -0.944 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.928     ; 1.495      ;
; -0.940 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.927     ; 1.492      ;
; -0.760 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.292      ;
; -0.748 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.941     ; 1.286      ;
; -0.746 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.948     ; 1.277      ;
; -0.739 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.940     ; 1.278      ;
; -0.739 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.929     ; 1.289      ;
; -0.738 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.270      ;
; -0.731 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.263      ;
; -0.729 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.925     ; 1.283      ;
; -0.726 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.927     ; 1.278      ;
; -0.726 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.920     ; 1.285      ;
; -0.724 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.920     ; 1.283      ;
; -0.719 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.920     ; 1.278      ;
; -0.714 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.920     ; 1.273      ;
; -0.709 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.927     ; 1.261      ;
; -0.707 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.939     ; 1.247      ;
; -0.707 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.925     ; 1.261      ;
; -0.706 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.928     ; 1.257      ;
; -0.705 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.941     ; 1.243      ;
; -0.701 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.925     ; 1.255      ;
; -0.700 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.939     ; 1.240      ;
; -0.698 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.926     ; 1.251      ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'C'                                                                                                                                                                   ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.016 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.836      ; 6.774      ;
; 0.027  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.718      ;
; 0.080  ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.833      ; 6.675      ;
; 0.095  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.649      ;
; 0.100  ; ButtonProc:UBut|FREQ1[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.816      ; 6.638      ;
; 0.101  ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.642      ;
; 0.103  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.824      ; 6.643      ;
; 0.105  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.652      ;
; 0.114  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.642      ;
; 0.121  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.623      ;
; 0.123  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.800      ; 6.599      ;
; 0.123  ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.621      ;
; 0.127  ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.617      ;
; 0.131  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.856      ; 6.647      ;
; 0.135  ; ButtonProc:UBut|FREQ2[0]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.609      ;
; 0.142  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.614      ;
; 0.148  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.836      ; 6.610      ;
; 0.151  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.836      ; 6.607      ;
; 0.154  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.590      ;
; 0.156  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.845      ; 6.611      ;
; 0.157  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.811      ; 6.576      ;
; 0.166  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.811      ; 6.567      ;
; 0.171  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.574      ;
; 0.172  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.584      ;
; 0.173  ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.583      ;
; 0.179  ; ButtonProc:UBut|FREQ1[18] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.824      ; 6.567      ;
; 0.180  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.576      ;
; 0.189  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.825      ; 6.558      ;
; 0.190  ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.554      ;
; 0.191  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.554      ;
; 0.193  ; ButtonProc:UBut|FREQ1[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.825      ; 6.554      ;
; 0.196  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.549      ;
; 0.201  ; ButtonProc:UBut|FREQ1[18] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.825      ; 6.546      ;
; 0.204  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.540      ;
; 0.205  ; ButtonProc:UBut|FREQ1[18] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.825      ; 6.542      ;
; 0.207  ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.856      ; 6.571      ;
; 0.210  ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.547      ;
; 0.213  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.836      ; 6.545      ;
; 0.219  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.833      ; 6.536      ;
; 0.221  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.824      ; 6.525      ;
; 0.222  ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.856      ; 6.556      ;
; 0.223  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.534      ;
; 0.231  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.845      ; 6.536      ;
; 0.232  ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.845      ; 6.535      ;
; 0.240  ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.829      ; 6.511      ;
; 0.241  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.800      ; 6.481      ;
; 0.242  ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.856      ; 6.536      ;
; 0.242  ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.501      ;
; 0.243  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.833      ; 6.512      ;
; 0.244  ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.512      ;
; 0.247  ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.845      ; 6.520      ;
; 0.256  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.489      ;
; 0.257  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.845      ; 6.510      ;
; 0.257  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.846      ; 6.511      ;
; 0.261  ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.482      ;
; 0.261  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.484      ;
; 0.262  ; ButtonProc:UBut|FREQ2[8]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.494      ;
; 0.263  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.833      ; 6.492      ;
; 0.264  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.480      ;
; 0.264  ; ButtonProc:UBut|FREQ2[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.481      ;
; 0.265  ; ButtonProc:UBut|FREQ1[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.816      ; 6.473      ;
; 0.268  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.476      ;
; 0.269  ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.845      ; 6.498      ;
; 0.271  ; ButtonProc:UBut|FREQ2[8]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.485      ;
; 0.271  ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.485      ;
; 0.273  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.835      ; 6.484      ;
; 0.274  ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.828      ; 6.476      ;
; 0.275  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.811      ; 6.458      ;
; 0.278  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.478      ;
; 0.282  ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.858      ; 6.498      ;
; 0.284  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.859      ; 6.497      ;
; 0.284  ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.845      ; 6.483      ;
; 0.284  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.811      ; 6.449      ;
; 0.291  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.800      ; 6.431      ;
; 0.291  ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.454      ;
; 0.292  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.811      ; 6.441      ;
; 0.292  ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.452      ;
; 0.293  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.833      ; 6.462      ;
; 0.294  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.450      ;
; 0.295  ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.841      ; 6.468      ;
; 0.295  ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.826      ; 6.453      ;
; 0.295  ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.833      ; 6.460      ;
; 0.300  ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.445      ;
; 0.306  ; ButtonProc:UBut|FREQ1[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.815      ; 6.431      ;
; 0.309  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.845      ; 6.458      ;
; 0.310  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.435      ;
; 0.313  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.833      ; 6.442      ;
; 0.315  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.429      ;
; 0.315  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.441      ;
; 0.315  ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.836      ; 6.443      ;
; 0.318  ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.426      ;
; 0.321  ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.836      ; 6.437      ;
; 0.323  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.422      ;
; 0.324  ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.834      ; 6.432      ;
; 0.325  ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.811      ; 6.408      ;
; 0.325  ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.827      ; 6.424      ;
; 0.325  ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.845      ; 6.442      ;
; 0.327  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.418      ;
; 0.327  ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.846      ; 6.441      ;
; 0.328  ; ButtonProc:UBut|FREQ1[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.816      ; 6.410      ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -2.367 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.384      ; 0.597      ;
; 1.666  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.638      ; 4.884      ;
; 1.821  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.662      ; 5.063      ;
; 1.867  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.762      ; 5.209      ;
; 1.906  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.554      ; 5.040      ;
; 1.917  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.667      ; 5.164      ;
; 1.935  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.645      ; 5.160      ;
; 1.947  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.553      ; 5.080      ;
; 1.961  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.676      ; 5.217      ;
; 1.987  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.736      ; 5.303      ;
; 2.016  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.553      ; 5.149      ;
; 2.037  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.641      ; 5.258      ;
; 2.046  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.563      ; 5.189      ;
; 2.069  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.698      ; 5.347      ;
; 2.092  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.363      ; 5.035      ;
; 2.098  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.582      ; 5.260      ;
; 2.115  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.641      ; 5.336      ;
; 2.125  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.386      ; 5.091      ;
; 2.146  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.552      ; 5.278      ;
; 2.146  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.539      ; 5.265      ;
; 2.216  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.385      ; 5.181      ;
; 2.226  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.584      ; 5.390      ;
; 2.229  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.391      ; 5.200      ;
; 2.255  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.386      ; 5.221      ;
; 2.261  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.386      ; 5.227      ;
; 2.267  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.336      ; 5.183      ;
; 2.270  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.394      ; 5.244      ;
; 2.286  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.582      ; 5.448      ;
; 2.310  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.386      ; 5.276      ;
; 2.333  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.519      ; 5.432      ;
; 2.382  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.517      ; 5.479      ;
; 2.408  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.314      ; 5.302      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'C'                                                                                                                                                                   ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.233 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 2.791      ;
; 0.236 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 2.794      ;
; 0.310 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.297      ; 2.882      ;
; 0.355 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 2.913      ;
; 0.394 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 2.952      ;
; 0.401 ; uartRX:uart|fsm.start     ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uartRX:uart|fsm.rec       ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uartRX:uart|fsm.idle      ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.finish                             ; C                                                ; C           ; 0.000        ; 0.073      ; 0.684      ;
; 0.441 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 2.999      ;
; 0.454 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.297      ; 3.026      ;
; 0.455 ; uartRX:uart|bit_cnt[5]    ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 0.723      ;
; 0.470 ; uartRX:uart|rx_buffer[3]  ; uartRX:uart|rx_buffer[2]                           ; C                                                ; C           ; 0.000        ; 0.073      ; 0.738      ;
; 0.476 ; uartRX:uart|data[2]       ; uartRX:uart|RXOUT[2]                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; uartRX:uart|data[3]       ; uartRX:uart|data[2]                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.743      ;
; 0.477 ; uartRX:uart|data[1]       ; uartRX:uart|RXOUT[1]                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; uartRX:uart|data[4]       ; uartRX:uart|data[3]                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; uartRX:uart|data[1]       ; uartRX:uart|data[0]                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; uartRX:uart|data[4]       ; uartRX:uart|RXOUT[4]                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; uartRX:uart|data[5]       ; uartRX:uart|data[4]                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; uartRX:uart|data[6]       ; uartRX:uart|RXOUT[6]                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; uartRX:uart|data[6]       ; uartRX:uart|data[5]                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; uartRX:uart|data[7]       ; uartRX:uart|data[6]                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; uartRX:uart|data[5]       ; uartRX:uart|RXOUT[5]                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; uartRX:uart|data[3]       ; uartRX:uart|RXOUT[3]                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; uartRX:uart|data[7]       ; uartRX:uart|RXOUT[7]                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; uartRX:uart|data[2]       ; uartRX:uart|data[1]                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.748      ;
; 0.484 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 3.042      ;
; 0.484 ; uartRX:uart|cnt[8]        ; uartRX:uart|cnt[8]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.751      ;
; 0.485 ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.073      ; 0.753      ;
; 0.501 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 3.059      ;
; 0.533 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 3.091      ;
; 0.574 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.295      ; 3.144      ;
; 0.628 ; uartRX:uart|rx_buffer[1]  ; uartRX:uart|rx_buffer[0]                           ; C                                                ; C           ; 0.000        ; 0.073      ; 0.896      ;
; 0.646 ; uartRX:uart|rx_buffer[2]  ; uartRX:uart|rx_buffer[1]                           ; C                                                ; C           ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; uartRX:uart|data[0]       ; uartRX:uart|RXOUT[0]                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.914      ;
; 0.692 ; uartRX:uart|bit_cnt[1]    ; uartRX:uart|bit_cnt[1]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 0.960      ;
; 0.696 ; uartRX:uart|bit_cnt[2]    ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; uartRX:uart|bit_cnt[3]    ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 0.964      ;
; 0.698 ; uartRX:uart|cnt[1]        ; uartRX:uart|cnt[1]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; uartRX:uart|bit_cnt[4]    ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 0.967      ;
; 0.702 ; uartRX:uart|cnt[3]        ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.969      ;
; 0.704 ; uartRX:uart|cnt[7]        ; uartRX:uart|cnt[7]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; uartRX:uart|cnt[5]        ; uartRX:uart|cnt[5]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; uartRX:uart|cnt[4]        ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; uartRX:uart|cnt[2]        ; uartRX:uart|cnt[2]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.973      ;
; 0.709 ; uartRX:uart|cnt[6]        ; uartRX:uart|cnt[6]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.976      ;
; 0.722 ; uartRX:uart|bit_cnt[0]    ; uartRX:uart|bit_cnt[0]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 0.990      ;
; 0.729 ; uartRX:uart|cnt[0]        ; uartRX:uart|cnt[0]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.996      ;
; 0.754 ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.073      ; 1.022      ;
; 0.757 ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.073      ; 1.025      ;
; 0.758 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.316      ; 3.349      ;
; 0.759 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.294      ; 3.328      ;
; 0.772 ; ButtonProc:UBut|FREQ2[0]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.294      ; 3.341      ;
; 0.852 ; uartRX:uart|fsm.start     ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.073      ; 1.120      ;
; 0.894 ; ButtonProc:UBut|FREQ2[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.294      ; 3.463      ;
; 0.924 ; ButtonProc:UBut|FREQ2[8]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.316      ; 3.515      ;
; 0.968 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.316      ; 3.559      ;
; 0.996 ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.308      ; 3.579      ;
; 1.012 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.316      ; 3.603      ;
; 1.014 ; uartRX:uart|bit_cnt[1]    ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; uartRX:uart|bit_cnt[2]    ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 1.283      ;
; 1.017 ; uartRX:uart|bit_cnt[0]    ; uartRX:uart|bit_cnt[1]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 1.285      ;
; 1.018 ; uartRX:uart|bit_cnt[4]    ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 1.286      ;
; 1.020 ; uartRX:uart|bit_cnt[3]    ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 1.288      ;
; 1.020 ; uartRX:uart|cnt[1]        ; uartRX:uart|cnt[2]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.287      ;
; 1.024 ; uartRX:uart|cnt[3]        ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.291      ;
; 1.024 ; uartRX:uart|cnt[0]        ; uartRX:uart|cnt[1]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.291      ;
; 1.024 ; uartRX:uart|cnt[4]        ; uartRX:uart|cnt[5]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.291      ;
; 1.025 ; uartRX:uart|cnt[2]        ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.292      ;
; 1.028 ; uartRX:uart|cnt[7]        ; uartRX:uart|cnt[8]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; uartRX:uart|cnt[6]        ; uartRX:uart|cnt[7]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; uartRX:uart|cnt[5]        ; uartRX:uart|cnt[6]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; uartRX:uart|bit_cnt[2]    ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 1.298      ;
; 1.032 ; uartRX:uart|bit_cnt[0]    ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 1.300      ;
; 1.039 ; uartRX:uart|cnt[0]        ; uartRX:uart|cnt[2]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.306      ;
; 1.039 ; uartRX:uart|cnt[4]        ; uartRX:uart|cnt[6]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.306      ;
; 1.040 ; uartRX:uart|cnt[2]        ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.307      ;
; 1.041 ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.294      ; 3.610      ;
; 1.043 ; uartRX:uart|cnt[6]        ; uartRX:uart|cnt[8]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.310      ;
; 1.050 ; uartRX:uart|rx_buffer[1]  ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.073      ; 1.318      ;
; 1.075 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.294      ; 3.644      ;
; 1.094 ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.316      ; 3.685      ;
; 1.097 ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.294      ; 3.666      ;
; 1.101 ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.316      ; 3.692      ;
; 1.109 ; uartRX:uart|bit_cnt[1]    ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 1.377      ;
; 1.117 ; uartRX:uart|bit_cnt[3]    ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 1.385      ;
; 1.117 ; uartRX:uart|cnt[1]        ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.384      ;
; 1.125 ; uartRX:uart|cnt[3]        ; uartRX:uart|cnt[5]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.392      ;
; 1.129 ; uartRX:uart|cnt[5]        ; uartRX:uart|cnt[7]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; uartRX:uart|rx_buffer[0]  ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.073      ; 1.397      ;
; 1.136 ; uartRX:uart|bit_cnt[1]    ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 1.404      ;
; 1.137 ; uartRX:uart|bit_cnt[2]    ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 1.405      ;
; 1.139 ; uartRX:uart|bit_cnt[0]    ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 1.407      ;
; 1.142 ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.316      ; 3.733      ;
; 1.142 ; uartRX:uart|cnt[1]        ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.409      ;
; 1.146 ; uartRX:uart|cnt[3]        ; uartRX:uart|cnt[6]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.413      ;
; 1.146 ; uartRX:uart|cnt[0]        ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.413      ;
; 1.146 ; uartRX:uart|cnt[4]        ; uartRX:uart|cnt[7]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.413      ;
; 1.147 ; uartRX:uart|cnt[2]        ; uartRX:uart|cnt[5]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 1.414      ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.387 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe21                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_datain_reg0      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.042      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                          ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.421 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.075      ;
; 0.426 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.081      ;
; 0.433 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.225      ;
; 0.435 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.227      ;
; 0.437 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.091      ;
; 0.446 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.100      ;
; 0.456 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.111      ;
; 0.469 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|exp_result_ff[2]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[25]                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[3]                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[11]                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                                          ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                                                                                                           ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                                                   ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; UARTPROC:uartpr|data_vector[10]                                                                                                                                                                                                                       ; UARTPROC:uartpr|RELEASE_DELTA[10]                                                                                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[2]                                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|exp_result_ff[7]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[30]                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|exp_result_ff[3]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[26]                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|exp_result_ff[6]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[29]                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.705 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.711 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.979      ;
; 0.729 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.997      ;
; 0.729 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.997      ;
; 0.729 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.997      ;
; 0.729 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.997      ;
; 0.730 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.998      ;
; 0.731 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.999      ;
; 0.732 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.000      ;
; 0.733 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.001      ;
; 0.756 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.023      ;
; 0.912 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.180      ;
; 1.012 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.293      ;
; 1.014 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.281      ;
; 1.025 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.293      ;
; 1.026 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.293      ;
; 1.026 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.293      ;
; 1.026 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.308      ;
; 1.027 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.296      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.458 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.719      ; 3.757      ;
; 1.610 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.716      ; 3.906      ;
; 1.623 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.707      ; 3.910      ;
; 1.628 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.619      ; 3.827      ;
; 1.665 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.619      ; 3.864      ;
; 1.735 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.707      ; 4.022      ;
; 1.748 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.685      ; 4.013      ;
; 1.812 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.698      ; 4.090      ;
; 1.828 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.717      ; 4.125      ;
; 1.897 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.601      ; 4.078      ;
; 1.926 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.456      ; 3.962      ;
; 1.933 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.655      ; 4.168      ;
; 1.957 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.617      ; 4.154      ;
; 1.980 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.438      ; 3.998      ;
; 2.011 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.643      ; 4.234      ;
; 2.038 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.450      ; 4.068      ;
; 2.054 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.450      ; 4.084      ;
; 2.054 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.407      ; 4.041      ;
; 2.061 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.407      ; 4.048      ;
; 2.062 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.439      ; 4.081      ;
; 2.072 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.644      ; 4.296      ;
; 2.079 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.644      ; 4.303      ;
; 2.101 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.408      ; 4.089      ;
; 2.123 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.641      ; 4.344      ;
; 2.127 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.468      ; 4.175      ;
; 2.153 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.641      ; 4.374      ;
; 2.167 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.657      ; 4.404      ;
; 2.173 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.436      ; 4.189      ;
; 2.195 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.437      ; 4.212      ;
; 2.225 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.655      ; 4.460      ;
; 2.259 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.654      ; 4.493      ;
; 2.400 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.429      ; 4.409      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 2.227 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.087      ;
; 2.231 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.472     ; 1.089      ;
; 2.234 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.482     ; 1.082      ;
; 2.241 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.472     ; 1.099      ;
; 2.243 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.482     ; 1.091      ;
; 2.245 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.105      ;
; 2.247 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.107      ;
; 2.250 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.110      ;
; 2.251 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.100      ;
; 2.252 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.472     ; 1.110      ;
; 2.256 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.476     ; 1.110      ;
; 2.259 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.106      ;
; 2.260 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.120      ;
; 2.260 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.120      ;
; 2.261 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.471     ; 1.120      ;
; 2.265 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.122      ;
; 2.266 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.126      ;
; 2.266 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.472     ; 1.124      ;
; 2.269 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.129      ;
; 2.269 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.129      ;
; 2.269 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.129      ;
; 2.271 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.472     ; 1.129      ;
; 2.273 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.133      ;
; 2.274 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.134      ;
; 2.274 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.134      ;
; 2.276 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.136      ;
; 2.279 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.136      ;
; 2.280 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.127      ;
; 2.281 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.128      ;
; 2.286 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.146      ;
; 2.287 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.147      ;
; 2.288 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.148      ;
; 2.288 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.472     ; 1.146      ;
; 2.289 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.471     ; 1.148      ;
; 2.289 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.472     ; 1.147      ;
; 2.290 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.469     ; 1.151      ;
; 2.294 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.469     ; 1.155      ;
; 2.295 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.469     ; 1.156      ;
; 2.296 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.469     ; 1.157      ;
; 2.296 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.472     ; 1.154      ;
; 2.298 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.482     ; 1.146      ;
; 2.298 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.145      ;
; 2.298 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.469     ; 1.159      ;
; 2.301 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.469     ; 1.162      ;
; 2.303 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.160      ;
; 2.307 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.154      ;
; 2.307 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.469     ; 1.168      ;
; 2.307 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.471     ; 1.166      ;
; 2.313 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.469     ; 1.174      ;
; 2.313 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.471     ; 1.172      ;
; 2.313 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.472     ; 1.171      ;
; 2.324 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.184      ;
; 2.328 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.175      ;
; 2.328 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.464     ; 1.194      ;
; 2.328 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.464     ; 1.194      ;
; 2.333 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.469     ; 1.194      ;
; 2.335 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.464     ; 1.201      ;
; 2.337 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.464     ; 1.203      ;
; 2.344 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.201      ;
; 2.348 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.186      ;
; 2.355 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.202      ;
; 2.355 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.194      ;
; 2.363 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.201      ;
; 2.364 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.484     ; 1.210      ;
; 2.369 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.208      ;
; 2.458 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.472     ; 1.316      ;
; 2.484 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.471     ; 1.343      ;
; 2.501 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.361      ;
; 2.509 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.366      ;
; 2.509 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.477     ; 1.362      ;
; 2.517 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.477     ; 1.370      ;
; 2.523 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.468     ; 1.385      ;
; 2.527 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.472     ; 1.385      ;
; 2.532 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.471     ; 1.391      ;
; 2.533 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.393      ;
; 2.535 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.482     ; 1.383      ;
; 2.537 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.469     ; 1.398      ;
; 2.538 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.387      ;
; 2.538 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.398      ;
; 2.540 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.469     ; 1.401      ;
; 2.540 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.397      ;
; 2.541 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.388      ;
; 2.542 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.399      ;
; 2.542 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.476     ; 1.396      ;
; 2.546 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.464     ; 1.412      ;
; 2.546 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.403      ;
; 2.548 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.464     ; 1.414      ;
; 2.549 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.482     ; 1.397      ;
; 2.551 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.471     ; 1.410      ;
; 2.552 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.409      ;
; 2.553 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.471     ; 1.412      ;
; 2.554 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.464     ; 1.420      ;
; 2.557 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.472     ; 1.415      ;
; 2.557 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.472     ; 1.415      ;
; 2.558 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.469     ; 1.419      ;
; 2.558 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.418      ;
; 2.558 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.483     ; 1.405      ;
; 2.559 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.416      ;
; 2.559 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.472     ; 1.417      ;
; 2.560 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.420      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.627      ;
; 2.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.627      ;
; 2.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.627      ;
; 2.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.627      ;
; 2.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.627      ;
; 2.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.627      ;
; 2.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.627      ;
; 2.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.627      ;
; 2.189 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 2.656      ;
; 2.189 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 2.656      ;
; 2.189 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.182     ; 2.631      ;
; 2.189 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 2.656      ;
; 2.189 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.182     ; 2.631      ;
; 2.189 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.182     ; 2.631      ;
; 2.189 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 2.656      ;
; 2.189 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.182     ; 2.631      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.165     ; 2.647      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.165     ; 2.647      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.654      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[12] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[11] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.165     ; 2.647      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[13] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[10] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.654      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.654      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.165     ; 2.647      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[0]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[2]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.654      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[1]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.654      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.165     ; 2.647      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.165     ; 2.647      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 2.659      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe2                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.152     ; 2.660      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe2                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.152     ; 2.660      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe21                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.152     ; 2.660      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|need_complement_dffe2                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.152     ; 2.660      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_sign_dffe21                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.152     ; 2.660      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.658      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.658      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.658      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe2                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.658      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.658      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe31                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.658      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.158     ; 2.654      ;
; 2.191 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe1                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.657      ;
; 2.191 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe1                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.657      ;
; 2.191 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|both_inputs_are_infinite_dffe1                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.657      ;
; 2.191 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.166     ; 2.645      ;
; 2.191 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.166     ; 2.645      ;
; 2.191 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.657      ;
; 2.191 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.657      ;
; 2.191 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.657      ;
; 2.191 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe31                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.657      ;
; 2.191 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.657      ;
; 2.191 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.657      ;
; 2.191 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe4                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.657      ;
; 2.191 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe3                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.657      ;
; 2.191 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe4                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 2.657      ;
; 2.201 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[4]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.134     ; 2.667      ;
; 2.201 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.134     ; 2.667      ;
; 2.201 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[19]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.134     ; 2.667      ;
; 2.201 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[22]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.134     ; 2.667      ;
; 2.201 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.134     ; 2.667      ;
; 2.201 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[21]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.134     ; 2.667      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[1]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.163     ; 2.637      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 2.667      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[14]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 2.667      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[11]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.163     ; 2.637      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[10]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.132     ; 2.668      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[8]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.132     ; 2.668      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[5]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.163     ; 2.637      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[4]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.132     ; 2.668      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[17]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 2.667      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[15]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 2.667      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.163     ; 2.637      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.163     ; 2.637      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[16]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 2.667      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[11]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 2.667      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.163     ; 2.637      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[7]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.163     ; 2.637      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[5]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.132     ; 2.668      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[2]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.132     ; 2.668      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.163     ; 2.637      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17]                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.163     ; 2.637      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[12]                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 2.667      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[6]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.132     ; 2.668      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[3]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.132     ; 2.668      ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.466 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.043      ;
; 1.466 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.043      ;
; 1.466 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.043      ;
; 1.466 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.043      ;
; 1.466 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.043      ;
; 1.466 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.043      ;
; 1.466 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.043      ;
; 1.466 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.043      ;
; 1.466 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.043      ;
; 1.466 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.043      ;
; 1.466 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.043      ;
; 1.466 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.043      ;
; 1.640 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe1                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.656      ; 2.511      ;
; 1.687 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 2.254      ;
; 1.687 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 2.254      ;
; 1.687 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 2.254      ;
; 1.687 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 2.254      ;
; 1.687 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 2.254      ;
; 1.687 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 2.254      ;
; 1.687 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 2.254      ;
; 1.687 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 2.254      ;
; 1.687 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 2.254      ;
; 1.687 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 2.254      ;
; 1.687 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 2.254      ;
; 1.687 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 2.254      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 2.493      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 2.493      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.494      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.494      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.494      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.494      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[15]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 2.493      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[15]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 2.493      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[17]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.497      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.494      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.494      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 2.493      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 2.493      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.497      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.497      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.497      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 2.497      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.490      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[11]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[9]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[5]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[12]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[6]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[3]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[2]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[1]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[0]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[13]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[7]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[4]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[10]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[8]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 2.498      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.490      ;
; 2.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.490      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.491      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.491      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.491      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.491      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[17]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.491      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[17]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.491      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[8]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.491      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[20]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.491      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[13]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.491      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.491      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[12]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.491      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[5]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.491      ;
; 2.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.491      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[10]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.494      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.494      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.494      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[6]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.494      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[6]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.494      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[5]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 2.492      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[5]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 2.492      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.493      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.493      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[16]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.494      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[16]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.494      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[8]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.493      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[8]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.493      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.494      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.494      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[4]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 2.492      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[4]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 2.492      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[15]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.494      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[15]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.494      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.494      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.494      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.494      ;
; 2.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[20]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.494      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -4.497 ; -905.817      ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -2.034 ; -98.835       ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -1.856 ; -41.617       ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -1.813 ; -41.260       ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.397  ; 0.000         ;
; C                                                ; 2.387  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -1.337 ; -1.337        ;
; C                                                ; -0.172 ; -1.005        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.145  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.186  ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.645  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.155  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 3.552 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.686 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.299  ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.402  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.500  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 2.233  ; 0.000         ;
; C                                                ; 9.434  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.796 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                                           ; Launch Clock                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.093     ; 2.716      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.483 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 2.686      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.451 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.035     ; 2.728      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.446 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.025     ; 2.733      ;
; -4.420 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.104     ; 2.628      ;
; -4.420 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.104     ; 2.628      ;
; -4.420 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.104     ; 2.628      ;
; -4.420 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.104     ; 2.628      ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.034 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.151     ; 0.310      ;
; -1.994 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU1|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.173     ; 0.248      ;
; -1.989 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.103     ; 0.313      ;
; -1.973 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.161     ; 0.239      ;
; -1.963 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.091     ; 0.299      ;
; -1.961 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.154     ; 0.234      ;
; -1.957 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.151     ; 0.233      ;
; -1.915 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.101     ; 0.241      ;
; -1.913 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU1|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.104     ; 0.236      ;
; -1.906 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.028     ; 0.305      ;
; -1.903 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.028     ; 0.302      ;
; -1.890 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.084     ; 0.233      ;
; -1.887 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU1|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.082     ; 0.232      ;
; -1.838 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU1|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.025     ; 0.240      ;
; -1.835 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.212     ; 0.050      ;
; -1.832 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.027     ; 0.232      ;
; -1.822 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.199     ; 0.050      ;
; -1.821 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.015     ; 0.233      ;
; -1.808 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.185     ; 0.050      ;
; -1.795 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.172     ; 0.050      ;
; -1.778 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU1|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.155     ; 0.050      ;
; -1.739 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.116     ; 0.050      ;
; -1.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.114     ; 0.050      ;
; -1.737 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.114     ; 0.050      ;
; -1.728 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.105     ; 0.050      ;
; -1.725 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.102     ; 0.050      ;
; -1.660 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU1|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.037     ; 0.050      ;
; -1.656 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.033     ; 0.050      ;
; -1.650 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.027     ; 0.050      ;
; -1.649 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU1|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.026     ; 0.050      ;
; -1.626 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.003     ; 0.050      ;
; -1.625 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU1|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.002     ; 0.050      ;
; -1.556 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.603     ; 0.380      ;
; -1.491 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU2|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.619     ; 0.299      ;
; -1.489 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.618     ; 0.298      ;
; -1.449 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU2|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.582     ; 0.294      ;
; -1.445 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.580     ; 0.292      ;
; -1.445 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.567     ; 0.305      ;
; -1.437 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU2|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.622     ; 0.242      ;
; -1.431 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU2|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.623     ; 0.235      ;
; -1.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.625     ; 0.232      ;
; -1.375 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU2|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.503     ; 0.299      ;
; -1.350 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.476     ; 0.301      ;
; -1.345 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.477     ; 0.295      ;
; -1.234 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.611     ; 0.050      ;
; -1.214 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU2|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.591     ; 0.050      ;
; -1.213 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU2|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.590     ; 0.050      ;
; -1.212 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU2|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.589     ; 0.050      ;
; -1.211 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU2|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.588     ; 0.050      ;
; -1.206 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.583     ; 0.050      ;
; -1.206 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.583     ; 0.050      ;
; -1.205 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.582     ; 0.050      ;
; -1.190 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.567     ; 0.050      ;
; -1.188 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU2|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.565     ; 0.050      ;
; -1.177 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.554     ; 0.050      ;
; -1.120 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.497     ; 0.050      ;
; -1.116 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.493     ; 0.050      ;
; -1.116 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.493     ; 0.050      ;
; -1.109 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.486     ; 0.050      ;
; -1.109 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU2|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.486     ; 0.050      ;
; -1.109 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.486     ; 0.050      ;
; -1.108 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU2|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.485     ; 0.050      ;
; -1.104 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.481     ; 0.050      ;
; -1.099 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU2|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.476     ; 0.050      ;
; 2.272  ; UARTPROC:uartpr|ATTACK_TIME[19]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.625      ;
; 2.272  ; UARTPROC:uartpr|ATTACK_TIME[19]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.625      ;
; 2.337  ; UARTPROC:uartpr|ATTACK_TIME[17]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.560      ;
; 2.337  ; UARTPROC:uartpr|ATTACK_TIME[17]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.560      ;
; 2.352  ; UARTPROC:uartpr|DECAY_TIME[18]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.087     ; 2.548      ;
; 2.352  ; UARTPROC:uartpr|DECAY_TIME[18]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.087     ; 2.548      ;
; 2.379  ; UARTPROC:uartpr|DECAY_TIME[12]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 2.523      ;
; 2.379  ; UARTPROC:uartpr|DECAY_TIME[12]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 2.523      ;
; 2.382  ; UARTPROC:uartpr|DECAY_TIME[11]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 2.516      ;
; 2.382  ; UARTPROC:uartpr|DECAY_TIME[11]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 2.516      ;
; 2.384  ; UARTPROC:uartpr|ATTACK_TIME[23]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.513      ;
; 2.384  ; UARTPROC:uartpr|ATTACK_TIME[23]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.513      ;
; 2.395  ; UARTPROC:uartpr|DECAY_TIME[16]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.091     ; 2.501      ;
; 2.395  ; UARTPROC:uartpr|DECAY_TIME[16]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.091     ; 2.501      ;
; 2.397  ; UARTPROC:uartpr|DECAY_TIME[15]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 2.501      ;
; 2.397  ; UARTPROC:uartpr|DECAY_TIME[15]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 2.501      ;
; 2.401  ; UARTPROC:uartpr|ATTACK_TIME[26]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 2.501      ;
; 2.401  ; UARTPROC:uartpr|ATTACK_TIME[26]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 2.501      ;
; 2.405  ; UARTPROC:uartpr|DECAY_TIME[18]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.087     ; 2.495      ;
; 2.406  ; UARTPROC:uartpr|DECAY_TIME[18]               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.087     ; 2.494      ;
; 2.411  ; UARTPROC:uartpr|ATTACK_TIME[19]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.486      ;
; 2.413  ; UARTPROC:uartpr|ATTACK_TIME[12]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 2.489      ;
; 2.413  ; UARTPROC:uartpr|ATTACK_TIME[12]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.085     ; 2.489      ;
; 2.414  ; UARTPROC:uartpr|ATTACK_TIME[19]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.483      ;
; 2.422  ; UARTPROC:uartpr|DECAY_TIME[9]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 2.476      ;
; 2.422  ; UARTPROC:uartpr|DECAY_TIME[9]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.089     ; 2.476      ;
; 2.424  ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.473      ;
; 2.424  ; UARTPROC:uartpr|ATTACK_TIME[18]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.473      ;
; 2.431  ; UARTPROC:uartpr|DECAY_TIME[19]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.087     ; 2.469      ;
; 2.431  ; UARTPROC:uartpr|DECAY_TIME[19]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.087     ; 2.469      ;
; 2.434  ; UARTPROC:uartpr|ATTACK_TIME[12]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.081     ; 2.472      ;
; 2.434  ; UARTPROC:uartpr|ATTACK_TIME[12]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.081     ; 2.472      ;
; 2.434  ; UARTPROC:uartpr|ATTACK_TIME[12]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.081     ; 2.472      ;
; 2.434  ; UARTPROC:uartpr|ATTACK_TIME[12]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.081     ; 2.472      ;
; 2.434  ; UARTPROC:uartpr|ATTACK_TIME[12]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.081     ; 2.472      ;
; 2.434  ; UARTPROC:uartpr|ATTACK_TIME[12]              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.081     ; 2.472      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.856 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.760      ; 3.018      ;
; -1.631 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.807      ; 3.355      ;
; -1.625 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.809      ; 3.350      ;
; -1.610 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.875      ; 3.113      ;
; -1.571 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.838      ; 3.327      ;
; -1.453 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.840      ; 3.210      ;
; -1.420 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.873      ; 3.139      ;
; -1.413 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.756      ; 3.148      ;
; -1.394 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.825      ; 3.132      ;
; -1.390 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.838      ; 3.146      ;
; -1.380 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.815      ; 3.108      ;
; -1.379 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.876      ; 3.019      ;
; -1.377 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.764      ; 3.044      ;
; -1.339 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.754      ; 3.071      ;
; -1.303 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.754      ; 3.035      ;
; -1.292 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.826      ; 3.036      ;
; -1.286 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.831      ; 3.040      ;
; -1.285 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.720      ; 3.078      ;
; -1.282 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.872      ; 3.003      ;
; -1.264 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.731      ; 2.980      ;
; -1.264 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.922      ; 3.121      ;
; -1.229 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.878      ; 2.935      ;
; -1.227 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.755      ; 3.049      ;
; -1.216 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.827      ; 2.953      ;
; -1.210 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.745      ; 2.931      ;
; -1.209 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.828      ; 2.953      ;
; -1.196 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.907      ; 3.124      ;
; -1.196 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.891      ; 3.107      ;
; -1.146 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.872      ; 2.854      ;
; -1.101 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.869      ; 2.984      ;
; -1.073 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.755      ; 2.899      ;
; 1.427  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.754      ; 0.300      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.813 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.329      ; 2.711      ;
; -1.779 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.294      ; 2.385      ;
; -1.629 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.354      ; 2.238      ;
; -1.622 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.326      ; 2.790      ;
; -1.544 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.227      ; 2.517      ;
; -1.495 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.328      ; 2.740      ;
; -1.468 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.318      ; 2.707      ;
; -1.435 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.223      ; 2.637      ;
; -1.415 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.304      ; 2.438      ;
; -1.398 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.321      ; 2.638      ;
; -1.393 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.321      ; 2.632      ;
; -1.348 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.228      ; 2.554      ;
; -1.339 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.320      ; 2.580      ;
; -1.272 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.327      ; 2.517      ;
; -1.245 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.320      ; 2.649      ;
; -1.234 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.239      ; 2.245      ;
; -1.210 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.353      ; 2.328      ;
; -1.199 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.359      ; 2.404      ;
; -1.179 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.346      ; 2.370      ;
; -1.176 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.212      ; 2.370      ;
; -1.175 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.235      ; 2.393      ;
; -1.165 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.246      ; 2.387      ;
; -1.156 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.338      ; 2.343      ;
; -1.152 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.228      ; 2.359      ;
; -1.147 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.211      ; 2.344      ;
; -1.116 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.235      ; 2.335      ;
; -1.088 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.226      ; 2.293      ;
; -1.043 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.211      ; 2.326      ;
; -1.042 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.306      ; 2.188      ;
; -1.033 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.358      ; 2.235      ;
; -1.002 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.306      ; 2.218      ;
; -0.948 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.360      ; 2.155      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 0.397 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.920      ;
; 0.423 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.894      ;
; 0.443 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.874      ;
; 0.469 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.848      ;
; 0.484 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.833      ;
; 0.494 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.816      ;
; 0.496 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 0.815      ;
; 0.497 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.820      ;
; 0.497 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 0.814      ;
; 0.499 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.136     ; 0.814      ;
; 0.500 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.810      ;
; 0.500 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 0.811      ;
; 0.501 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.817      ;
; 0.502 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.807      ;
; 0.502 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.135     ; 0.812      ;
; 0.502 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.816      ;
; 0.504 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.803      ;
; 0.507 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.135     ; 0.807      ;
; 0.508 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.802      ;
; 0.509 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.809      ;
; 0.510 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 0.801      ;
; 0.510 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.143     ; 0.796      ;
; 0.514 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.136     ; 0.799      ;
; 0.518 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.133     ; 0.798      ;
; 0.519 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.788      ;
; 0.521 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.797      ;
; 0.521 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.797      ;
; 0.525 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.143     ; 0.781      ;
; 0.525 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 0.786      ;
; 0.527 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.791      ;
; 0.527 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.791      ;
; 0.528 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.789      ;
; 0.528 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.790      ;
; 0.531 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.786      ;
; 0.531 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.136     ; 0.782      ;
; 0.533 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 0.778      ;
; 0.533 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.784      ;
; 0.533 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.136     ; 0.780      ;
; 0.533 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.135     ; 0.781      ;
; 0.533 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.134     ; 0.782      ;
; 0.534 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.784      ;
; 0.535 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.782      ;
; 0.536 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.781      ;
; 0.538 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.780      ;
; 0.540 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.777      ;
; 0.541 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.777      ;
; 0.541 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.134     ; 0.774      ;
; 0.542 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 0.769      ;
; 0.542 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.141     ; 0.766      ;
; 0.542 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.134     ; 0.773      ;
; 0.543 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.134     ; 0.772      ;
; 0.544 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.136     ; 0.769      ;
; 0.544 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.774      ;
; 0.545 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.135     ; 0.769      ;
; 0.545 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.134     ; 0.770      ;
; 0.546 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.771      ;
; 0.546 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.771      ;
; 0.546 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.771      ;
; 0.549 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.135     ; 0.765      ;
; 0.550 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.760      ;
; 0.551 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.759      ;
; 0.551 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.135     ; 0.763      ;
; 0.552 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 0.759      ;
; 0.553 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.135     ; 0.761      ;
; 0.554 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.135     ; 0.760      ;
; 0.555 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 0.756      ;
; 0.556 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.141     ; 0.752      ;
; 0.558 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.133     ; 0.758      ;
; 0.558 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.133     ; 0.758      ;
; 0.560 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.749      ;
; 0.562 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.134     ; 0.753      ;
; 0.564 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.133     ; 0.752      ;
; 0.568 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.136     ; 0.745      ;
; 0.570 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.740      ;
; 0.572 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.745      ;
; 0.579 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.738      ;
; 0.597 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.720      ;
; 0.601 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.133     ; 0.715      ;
; 0.604 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.134     ; 0.711      ;
; 0.652 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.657      ;
; 0.653 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 0.650      ;
; 0.659 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.646      ;
; 0.662 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.648      ;
; 0.662 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.643      ;
; 0.665 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.639      ;
; 0.666 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.652      ;
; 0.666 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.652      ;
; 0.671 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.136     ; 0.642      ;
; 0.672 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.645      ;
; 0.674 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.636      ;
; 0.674 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.644      ;
; 0.675 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.643      ;
; 0.683 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.634      ;
; 0.689 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.628      ;
; 0.690 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.133     ; 0.626      ;
; 0.690 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.627      ;
; 0.692 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.625      ;
; 0.693 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.134     ; 0.622      ;
; 0.694 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.132     ; 0.623      ;
; 0.695 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.615      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'C'                                                                                                                                                                  ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 2.387 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.083      ; 3.603      ;
; 2.410 ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.083      ; 3.580      ;
; 2.410 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.083      ; 3.580      ;
; 2.423 ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.083      ; 3.567      ;
; 2.435 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.542      ;
; 2.471 ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.506      ;
; 2.481 ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.496      ;
; 2.487 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.490      ;
; 2.523 ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.454      ;
; 2.529 ; ButtonProc:UBut|FREQ2[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.442      ;
; 2.537 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.083      ; 3.453      ;
; 2.560 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.083      ; 3.430      ;
; 2.563 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.414      ;
; 2.566 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.404      ;
; 2.570 ; ButtonProc:UBut|FREQ2[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.401      ;
; 2.573 ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.083      ; 3.417      ;
; 2.575 ; ButtonProc:UBut|FREQ2[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.396      ;
; 2.575 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.083      ; 3.415      ;
; 2.576 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.401      ;
; 2.578 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.076      ; 3.405      ;
; 2.580 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.391      ;
; 2.581 ; ButtonProc:UBut|FREQ2[23] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.390      ;
; 2.584 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.386      ;
; 2.588 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.083      ; 3.402      ;
; 2.593 ; ButtonProc:UBut|FREQ2[23] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.072      ; 3.386      ;
; 2.594 ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.079      ; 3.392      ;
; 2.594 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.083      ; 3.396      ;
; 2.595 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.084      ; 3.396      ;
; 2.596 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.381      ;
; 2.606 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.051      ; 3.352      ;
; 2.607 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.083      ; 3.383      ;
; 2.612 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.366      ;
; 2.615 ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.083      ; 3.375      ;
; 2.618 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.084      ; 3.373      ;
; 2.618 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.353      ;
; 2.622 ; ButtonProc:UBut|FREQ2[23] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.349      ;
; 2.623 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.347      ;
; 2.624 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.057      ; 3.340      ;
; 2.624 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.077      ; 3.360      ;
; 2.624 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.084      ; 3.367      ;
; 2.627 ; ButtonProc:UBut|FREQ2[23] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.344      ;
; 2.628 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.076      ; 3.355      ;
; 2.630 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.348      ;
; 2.630 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.072      ; 3.349      ;
; 2.630 ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.347      ;
; 2.631 ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.084      ; 3.360      ;
; 2.633 ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.337      ;
; 2.634 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.057      ; 3.330      ;
; 2.636 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.341      ;
; 2.637 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.334      ;
; 2.640 ; ButtonProc:UBut|FREQ2[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.331      ;
; 2.642 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.329      ;
; 2.643 ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.334      ;
; 2.646 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.331      ;
; 2.647 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.077      ; 3.337      ;
; 2.651 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.076      ; 3.332      ;
; 2.654 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.072      ; 3.325      ;
; 2.655 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.322      ;
; 2.657 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.314      ;
; 2.660 ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.077      ; 3.324      ;
; 2.660 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.318      ;
; 2.660 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.072      ; 3.319      ;
; 2.664 ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.076      ; 3.319      ;
; 2.665 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.312      ;
; 2.668 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.303      ;
; 2.672 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.299      ;
; 2.673 ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.051      ; 3.285      ;
; 2.674 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.084      ; 3.317      ;
; 2.674 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.085      ; 3.318      ;
; 2.676 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.057      ; 3.288      ;
; 2.678 ; ButtonProc:UBut|FREQ2[8]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.083      ; 3.312      ;
; 2.679 ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.299      ;
; 2.683 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.288      ;
; 2.684 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.072      ; 3.295      ;
; 2.686 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.077      ; 3.298      ;
; 2.688 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.283      ;
; 2.688 ; ButtonProc:UBut|FREQ2[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.289      ;
; 2.689 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.076      ; 3.294      ;
; 2.690 ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.280      ;
; 2.691 ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.057      ; 3.273      ;
; 2.692 ; ButtonProc:UBut|FREQ2[23] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.279      ;
; 2.694 ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.066      ; 3.279      ;
; 2.697 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.084      ; 3.294      ;
; 2.697 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.085      ; 3.295      ;
; 2.698 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.279      ;
; 2.698 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.085      ; 3.294      ;
; 2.698 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.273      ;
; 2.699 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.271      ;
; 2.701 ; ButtonProc:UBut|FREQ2[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.057      ; 3.263      ;
; 2.702 ; ButtonProc:UBut|FREQ2[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.269      ;
; 2.702 ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.077      ; 3.282      ;
; 2.704 ; ButtonProc:UBut|FREQ2[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.267      ;
; 2.705 ; ButtonProc:UBut|FREQ2[23] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.266      ;
; 2.706 ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.265      ;
; 2.706 ; ButtonProc:UBut|FREQ2[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.076      ; 3.277      ;
; 2.707 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.271      ;
; 2.707 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.072      ; 3.272      ;
; 2.707 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.270      ;
; 2.709 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.077      ; 3.275      ;
; 2.710 ; ButtonProc:UBut|FREQ2[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.084      ; 3.281      ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.337 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.033      ; 0.276      ;
; 0.740  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.159      ; 2.479      ;
; 0.779  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.181      ; 2.540      ;
; 0.807  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.170      ; 2.557      ;
; 0.808  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.181      ; 2.569      ;
; 0.820  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.163      ; 2.563      ;
; 0.829  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.220      ; 2.629      ;
; 0.830  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.113      ; 2.523      ;
; 0.842  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.193      ; 2.615      ;
; 0.850  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.112      ; 2.542      ;
; 0.859  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.207      ; 2.646      ;
; 0.862  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.036      ; 2.478      ;
; 0.880  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.114      ; 2.574      ;
; 0.885  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.163      ; 2.628      ;
; 0.887  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.111      ; 2.578      ;
; 0.901  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.160      ; 2.641      ;
; 0.918  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.024      ; 2.522      ;
; 0.937  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.010      ; 2.527      ;
; 0.942  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.035      ; 2.557      ;
; 0.956  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.122      ; 2.658      ;
; 0.958  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.036      ; 2.574      ;
; 0.971  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.099      ; 2.650      ;
; 0.973  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.041      ; 2.594      ;
; 0.980  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.110      ; 2.670      ;
; 0.980  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.124      ; 2.684      ;
; 0.991  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.045      ; 2.616      ;
; 0.992  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.000      ; 2.572      ;
; 1.001  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.034      ; 2.615      ;
; 1.033  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.035      ; 2.648      ;
; 1.084  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.122      ; 2.786      ;
; 1.127  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.092      ; 2.799      ;
; 1.162  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.090      ; 2.832      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'C'                                                                                                                                                                                             ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.172 ; ButtonProc:UBut|FREQ2[21]                          ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.314      ; 1.306      ;
; -0.146 ; ButtonProc:UBut|FREQ2[21]                          ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.314      ; 1.332      ;
; -0.134 ; ButtonProc:UBut|FREQ2[21]                          ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.321      ; 1.351      ;
; -0.102 ; ButtonProc:UBut|FREQ2[21]                          ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.314      ; 1.376      ;
; -0.096 ; ButtonProc:UBut|FREQ2[21]                          ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.314      ; 1.382      ;
; -0.086 ; ButtonProc:UBut|FREQ2[21]                          ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.321      ; 1.399      ;
; -0.078 ; ButtonProc:UBut|FREQ2[21]                          ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.314      ; 1.400      ;
; -0.060 ; ButtonProc:UBut|FREQ2[21]                          ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.314      ; 1.418      ;
; -0.053 ; ButtonProc:UBut|FREQ2[21]                          ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.314      ; 1.425      ;
; -0.043 ; ButtonProc:UBut|FREQ2[21]                          ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.314      ; 1.435      ;
; -0.035 ; ButtonProc:UBut|FREQ2[21]                          ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.320      ; 1.449      ;
; 0.067  ; ButtonProc:UBut|FREQ2[15]                          ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.332      ; 1.563      ;
; 0.085  ; ButtonProc:UBut|FREQ2[6]                           ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.319      ; 1.568      ;
; 0.103  ; ButtonProc:UBut|FREQ2[0]                           ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.319      ; 1.586      ;
; 0.159  ; ButtonProc:UBut|FREQ2[4]                           ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.319      ; 1.642      ;
; 0.181  ; ButtonProc:UBut|FREQ2[8]                           ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.332      ; 1.677      ;
; 0.186  ; uartRX:uart|fsm.start                              ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; uartRX:uart|fsm.rec                                ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; uartRX:uart|fsm.idle                               ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.307      ;
; 0.193  ; uartRX:uart|fsm.finish                             ; uartRX:uart|fsm.finish                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; uartRX:uart|rx_buffer[3]                           ; uartRX:uart|rx_buffer[2]                           ; C                                                ; C           ; 0.000        ; 0.037      ; 0.315      ;
; 0.195  ; ButtonProc:UBut|FREQ2[5]                           ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.332      ; 1.691      ;
; 0.195  ; uartRX:uart|data[3]                                ; uartRX:uart|data[2]                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.316      ;
; 0.196  ; uartRX:uart|data[2]                                ; uartRX:uart|RXOUT[2]                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.317      ;
; 0.196  ; uartRX:uart|data[4]                                ; uartRX:uart|data[3]                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.317      ;
; 0.196  ; uartRX:uart|data[6]                                ; uartRX:uart|data[5]                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.317      ;
; 0.197  ; uartRX:uart|data[1]                                ; uartRX:uart|RXOUT[1]                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.318      ;
; 0.197  ; uartRX:uart|data[4]                                ; uartRX:uart|RXOUT[4]                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.318      ;
; 0.197  ; uartRX:uart|data[5]                                ; uartRX:uart|data[4]                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.318      ;
; 0.197  ; uartRX:uart|data[6]                                ; uartRX:uart|RXOUT[6]                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.318      ;
; 0.197  ; uartRX:uart|data[7]                                ; uartRX:uart|data[6]                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.318      ;
; 0.197  ; uartRX:uart|bit_cnt[5]                             ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.318      ;
; 0.198  ; uartRX:uart|data[1]                                ; uartRX:uart|data[0]                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.319      ;
; 0.198  ; uartRX:uart|data[5]                                ; uartRX:uart|RXOUT[5]                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.319      ;
; 0.199  ; uartRX:uart|data[3]                                ; uartRX:uart|RXOUT[3]                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.320      ;
; 0.199  ; uartRX:uart|data[7]                                ; uartRX:uart|RXOUT[7]                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.320      ;
; 0.200  ; uartRX:uart|data[2]                                ; uartRX:uart|data[1]                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.321      ;
; 0.212  ; uartRX:uart|cnt[8]                                 ; uartRX:uart|cnt[8]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.333      ;
; 0.217  ; uartRX:uart|fsm.finish                             ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.338      ;
; 0.226  ; ButtonProc:UBut|FREQ2[10]                          ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.329      ; 1.719      ;
; 0.226  ; ButtonProc:UBut|FREQ2[3]                           ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.332      ; 1.722      ;
; 0.236  ; ButtonProc:UBut|FREQ2[2]                           ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.319      ; 1.719      ;
; 0.242  ; ButtonProc:UBut|FREQ2[14]                          ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.332      ; 1.738      ;
; 0.251  ; ButtonProc:UBut|FREQ2[12]                          ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.319      ; 1.734      ;
; 0.255  ; ButtonProc:UBut|FREQ2[1]                           ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.319      ; 1.738      ;
; 0.267  ; uartRX:uart|data[0]                                ; uartRX:uart|RXOUT[0]                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.388      ;
; 0.267  ; uartRX:uart|rx_buffer[1]                           ; uartRX:uart|rx_buffer[0]                           ; C                                                ; C           ; 0.000        ; 0.037      ; 0.388      ;
; 0.267  ; uartRX:uart|rx_buffer[2]                           ; uartRX:uart|rx_buffer[1]                           ; C                                                ; C           ; 0.000        ; 0.037      ; 0.388      ;
; 0.278  ; ButtonProc:UBut|FREQ2[13]                          ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.332      ; 1.774      ;
; 0.297  ; uartRX:uart|bit_cnt[1]                             ; uartRX:uart|bit_cnt[1]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.418      ;
; 0.298  ; uartRX:uart|bit_cnt[3]                             ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; uartRX:uart|bit_cnt[2]                             ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.420      ;
; 0.300  ; uartRX:uart|cnt[1]                                 ; uartRX:uart|cnt[1]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.421      ;
; 0.300  ; uartRX:uart|bit_cnt[4]                             ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.421      ;
; 0.303  ; uartRX:uart|cnt[5]                                 ; uartRX:uart|cnt[5]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; uartRX:uart|cnt[3]                                 ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; uartRX:uart|cnt[7]                                 ; uartRX:uart|cnt[7]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.424      ;
; 0.304  ; uartRX:uart|cnt[2]                                 ; uartRX:uart|cnt[2]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; uartRX:uart|cnt[4]                                 ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; uartRX:uart|cnt[6]                                 ; uartRX:uart|cnt[6]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.425      ;
; 0.311  ; uartRX:uart|bit_cnt[0]                             ; uartRX:uart|bit_cnt[0]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.432      ;
; 0.313  ; ButtonProc:UBut|FREQ2[11]                          ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.332      ; 1.809      ;
; 0.314  ; uartRX:uart|cnt[0]                                 ; uartRX:uart|cnt[0]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.435      ;
; 0.325  ; ButtonProc:UBut|FREQ2[7]                           ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.332      ; 1.821      ;
; 0.329  ; uartRX:uart|fsm.finish                             ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.037      ; 0.450      ;
; 0.332  ; uartRX:uart|fsm.finish                             ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.453      ;
; 0.346  ; ButtonProc:UBut|FREQ2[9]                           ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.332      ; 1.842      ;
; 0.358  ; uartRX:uart|fsm.start                              ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.479      ;
; 0.446  ; uartRX:uart|bit_cnt[1]                             ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.567      ;
; 0.447  ; uartRX:uart|bit_cnt[3]                             ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.568      ;
; 0.449  ; uartRX:uart|cnt[1]                                 ; uartRX:uart|cnt[2]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.570      ;
; 0.452  ; uartRX:uart|cnt[7]                                 ; uartRX:uart|cnt[8]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.573      ;
; 0.452  ; uartRX:uart|cnt[3]                                 ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.573      ;
; 0.452  ; uartRX:uart|cnt[5]                                 ; uartRX:uart|cnt[6]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.573      ;
; 0.457  ; uartRX:uart|bit_cnt[2]                             ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.578      ;
; 0.458  ; uartRX:uart|bit_cnt[4]                             ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.579      ;
; 0.458  ; uartRX:uart|bit_cnt[0]                             ; uartRX:uart|bit_cnt[1]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.579      ;
; 0.460  ; uartRX:uart|bit_cnt[2]                             ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.581      ;
; 0.461  ; uartRX:uart|cnt[0]                                 ; uartRX:uart|cnt[1]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.582      ;
; 0.461  ; uartRX:uart|bit_cnt[0]                             ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.582      ;
; 0.462  ; uartRX:uart|rx_buffer[1]                           ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.037      ; 0.583      ;
; 0.462  ; uartRX:uart|cnt[4]                                 ; uartRX:uart|cnt[5]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.583      ;
; 0.462  ; uartRX:uart|cnt[2]                                 ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.583      ;
; 0.462  ; uartRX:uart|cnt[6]                                 ; uartRX:uart|cnt[7]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.583      ;
; 0.464  ; uartRX:uart|cnt[0]                                 ; uartRX:uart|cnt[2]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.585      ;
; 0.465  ; uartRX:uart|cnt[6]                                 ; uartRX:uart|cnt[8]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.586      ;
; 0.465  ; uartRX:uart|cnt[2]                                 ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.586      ;
; 0.465  ; uartRX:uart|cnt[4]                                 ; uartRX:uart|cnt[6]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.586      ;
; 0.480  ; uartRX:uart|rx_buffer[0]                           ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.037      ; 0.601      ;
; 0.509  ; uartRX:uart|bit_cnt[1]                             ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.630      ;
; 0.510  ; uartRX:uart|bit_cnt[3]                             ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.631      ;
; 0.512  ; uartRX:uart|bit_cnt[1]                             ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.633      ;
; 0.512  ; uartRX:uart|cnt[1]                                 ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.633      ;
; 0.515  ; uartRX:uart|cnt[3]                                 ; uartRX:uart|cnt[5]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.636      ;
; 0.515  ; uartRX:uart|cnt[5]                                 ; uartRX:uart|cnt[7]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.636      ;
; 0.515  ; uartRX:uart|cnt[1]                                 ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.636      ;
; 0.518  ; uartRX:uart|cnt[5]                                 ; uartRX:uart|cnt[8]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.639      ;
; 0.518  ; uartRX:uart|cnt[3]                                 ; uartRX:uart|cnt[6]                                 ; C                                                ; C           ; 0.000        ; 0.037      ; 0.639      ;
; 0.519  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C                                                ; C           ; 0.000        ; 0.036      ; 0.639      ;
; 0.523  ; uartRX:uart|bit_cnt[2]                             ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.644      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.145 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe21                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_datain_reg0                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.471      ;
; 0.148 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.480      ;
; 0.154 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.484      ;
; 0.160 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.490      ;
; 0.161 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.491      ;
; 0.165 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.495      ;
; 0.172 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|dffe3a[0]                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.183 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.510      ;
; 0.184 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.511      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                          ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                                           ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe4                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                                          ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                                                                                                           ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                                                   ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg2                                                                                             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg3                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[10]                                                                                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[10]                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|exp_result_ff[2]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[25]                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                                                   ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21                                                                                                                ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe31                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.303 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.316 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.438      ;
; 0.328 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.448      ;
; 0.394 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.514      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.582      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.645 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.627      ; 1.852      ;
; 0.705 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.621      ; 1.906      ;
; 0.711 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.624      ; 1.915      ;
; 0.722 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.569      ; 1.871      ;
; 0.750 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.569      ; 1.899      ;
; 0.782 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.605      ; 1.967      ;
; 0.805 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.620      ; 2.005      ;
; 0.814 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.613      ; 2.007      ;
; 0.826 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.625      ; 2.031      ;
; 0.860 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.487      ; 1.927      ;
; 0.866 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.499      ; 1.945      ;
; 0.892 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.567      ; 2.039      ;
; 0.898 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.557      ; 2.035      ;
; 0.911 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.471      ; 1.962      ;
; 0.920 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.471      ; 1.971      ;
; 0.926 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.472      ; 1.978      ;
; 0.928 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.489      ; 1.997      ;
; 0.929 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.495      ; 2.004      ;
; 0.933 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.590      ; 2.103      ;
; 0.936 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.495      ; 2.011      ;
; 0.947 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.505      ; 2.032      ;
; 1.008 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.584      ; 2.172      ;
; 1.032 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.486      ; 2.098      ;
; 1.038 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.584      ; 2.202      ;
; 1.041 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.585      ; 2.206      ;
; 1.050 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.585      ; 2.215      ;
; 1.068 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.487      ; 2.135      ;
; 1.079 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.591      ; 2.250      ;
; 1.091 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.582      ; 2.253      ;
; 1.094 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.592      ; 2.266      ;
; 1.153 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.589      ; 2.322      ;
; 1.164 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.483      ; 2.227      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 1.155 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.486      ;
; 1.158 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.481      ;
; 1.160 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.483      ;
; 1.161 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.492      ;
; 1.161 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.492      ;
; 1.161 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.488      ;
; 1.162 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.492      ;
; 1.167 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.498      ;
; 1.167 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.498      ;
; 1.168 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.875     ; 0.497      ;
; 1.168 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.499      ;
; 1.169 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.500      ;
; 1.169 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.499      ;
; 1.169 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.496      ;
; 1.170 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.501      ;
; 1.170 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.501      ;
; 1.170 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.501      ;
; 1.170 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.501      ;
; 1.171 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.502      ;
; 1.171 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.498      ;
; 1.171 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.498      ;
; 1.173 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.497      ;
; 1.174 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.498      ;
; 1.175 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.505      ;
; 1.175 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.505      ;
; 1.177 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.504      ;
; 1.179 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.502      ;
; 1.179 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.499      ;
; 1.181 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.508      ;
; 1.183 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.514      ;
; 1.183 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.875     ; 0.512      ;
; 1.183 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.878     ; 0.509      ;
; 1.184 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.511      ;
; 1.184 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.504      ;
; 1.185 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.516      ;
; 1.186 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.513      ;
; 1.187 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.510      ;
; 1.187 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.518      ;
; 1.187 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.518      ;
; 1.188 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.508      ;
; 1.188 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.519      ;
; 1.189 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.520      ;
; 1.189 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.516      ;
; 1.189 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.516      ;
; 1.191 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.511      ;
; 1.191 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.522      ;
; 1.191 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.518      ;
; 1.192 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.523      ;
; 1.192 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.875     ; 0.521      ;
; 1.194 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.525      ;
; 1.194 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.875     ; 0.523      ;
; 1.194 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.524      ;
; 1.205 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.536      ;
; 1.206 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.882     ; 0.528      ;
; 1.206 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.536      ;
; 1.206 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.536      ;
; 1.209 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.878     ; 0.535      ;
; 1.211 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.534      ;
; 1.213 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.543      ;
; 1.213 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.543      ;
; 1.215 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.532      ;
; 1.217 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.534      ;
; 1.217 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.534      ;
; 1.220 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.541      ;
; 1.224 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.888     ; 0.540      ;
; 1.277 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.604      ;
; 1.278 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.875     ; 0.607      ;
; 1.280 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.610      ;
; 1.294 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.624      ;
; 1.295 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.625      ;
; 1.300 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.624      ;
; 1.306 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.875     ; 0.635      ;
; 1.307 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.875     ; 0.636      ;
; 1.309 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.632      ;
; 1.309 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.878     ; 0.635      ;
; 1.311 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.638      ;
; 1.313 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.875     ; 0.642      ;
; 1.313 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.640      ;
; 1.313 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.637      ;
; 1.314 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.637      ;
; 1.315 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.646      ;
; 1.316 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.639      ;
; 1.316 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.643      ;
; 1.317 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.648      ;
; 1.317 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.644      ;
; 1.317 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.644      ;
; 1.318 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.649      ;
; 1.318 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.882     ; 0.640      ;
; 1.319 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.639      ;
; 1.320 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.644      ;
; 1.321 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.652      ;
; 1.323 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.654      ;
; 1.323 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.653      ;
; 1.323 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.650      ;
; 1.324 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.878     ; 0.650      ;
; 1.324 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.651      ;
; 1.325 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.656      ;
; 1.326 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.653      ;
; 1.326 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.653      ;
; 1.327 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.654      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe1                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.351      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe1                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.351      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|both_inputs_are_infinite_dffe1                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.351      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.350      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.350      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 1.341      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 1.341      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.348      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[12] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.352      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.103     ; 1.332      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.352      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.352      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[11] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.352      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 1.341      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[13] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.352      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[10] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.352      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.348      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.352      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.350      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.348      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 1.341      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.352      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.352      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.103     ; 1.332      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.352      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.348      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.352      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.348      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.352      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 1.341      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.352      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.103     ; 1.332      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.350      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.352      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 1.341      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.352      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.095     ; 1.340      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.095     ; 1.340      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe2                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 1.353      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe2                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 1.353      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe21                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 1.353      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|need_complement_dffe2                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 1.353      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_sign_dffe21                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 1.353      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.351      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.351      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.351      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe31                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.351      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.351      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.103     ; 1.332      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.351      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe4                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.351      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe3                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.351      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe4                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.351      ;
; 3.552 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.348      ;
; 3.553 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.327      ;
; 3.553 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.327      ;
; 3.553 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.327      ;
; 3.553 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.327      ;
; 3.553 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.327      ;
; 3.553 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.327      ;
; 3.553 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.327      ;
; 3.553 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.327      ;
; 3.553 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[0]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 1.352      ;
; 3.553 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[2]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 1.352      ;
; 3.553 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[1]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 1.352      ;
; 3.553 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.351      ;
; 3.553 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.351      ;
; 3.553 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.351      ;
; 3.553 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe2                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.351      ;
; 3.553 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.351      ;
; 3.553 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe31                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.351      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[14]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.358      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[6]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.358      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[6]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.358      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[16]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 1.356      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[16]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 1.356      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 1.356      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 1.356      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[8]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.357      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[8]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 1.356      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[20]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.355      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[20]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.355      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[21]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.358      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[21]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.358      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[18]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.358      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[24]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.355      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[24]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.355      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[25]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.358      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[13]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 1.359      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 1.360      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 1.359      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[1]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 1.360      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 1.359      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 1.360      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 1.359      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 1.359      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 1.359      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 1.359      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 1.359      ;
; 3.558 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[5]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 1.360      ;
+-------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.686 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.985      ;
; 0.686 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.985      ;
; 0.686 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.985      ;
; 0.686 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.985      ;
; 0.686 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.985      ;
; 0.686 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.985      ;
; 0.686 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.985      ;
; 0.686 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.985      ;
; 0.686 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.985      ;
; 0.686 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.985      ;
; 0.686 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.985      ;
; 0.686 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.985      ;
; 0.803 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.094      ;
; 0.803 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.094      ;
; 0.803 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.094      ;
; 0.803 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.094      ;
; 0.803 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.094      ;
; 0.803 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.094      ;
; 0.803 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.094      ;
; 0.803 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.094      ;
; 0.803 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.094      ;
; 0.803 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.094      ;
; 0.803 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.094      ;
; 0.803 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.094      ;
; 0.836 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe1                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.304      ; 1.244      ;
; 1.032 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.232      ;
; 1.032 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.232      ;
; 1.032 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.232      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.236      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.236      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.236      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.236      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[15]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[15]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[17]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.236      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.236      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.236      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.236      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.236      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.236      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.236      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[11]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[9]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[5]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[12]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[6]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[3]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[2]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[1]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[0]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[13]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[7]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[4]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[10]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[8]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.237      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[10]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[10]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[6]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[6]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[14]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[14]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.234      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.234      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.234      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.234      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[15]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[15]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[22]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[22]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[18]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[18]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[17]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.234      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[17]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.234      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe1                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_sign_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe4                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.235      ;
; 1.033 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[0]                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.236      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 116
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 5.916 ns




+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+---------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                             ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                  ; -10.102   ; -2.848 ; 1.875    ; 0.686   ; -1.701              ;
;  Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -5.079    ; -2.848 ; N/A      ; N/A     ; 0.267               ;
;  Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -4.826    ; 0.645  ; N/A      ; N/A     ; 0.257               ;
;  C                                                ; -0.171    ; -0.172 ; N/A      ; N/A     ; 9.434               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -10.102   ; 0.145  ; 1.875    ; 0.686   ; 0.799               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.774    ; 1.155  ; N/A      ; N/A     ; -1.701              ;
;  UPLL|altpll_component|auto_generated|pll1|clk[2] ; -4.484    ; 0.186  ; N/A      ; N/A     ; 49.716              ;
; Design-wide TNS                                   ; -3937.092 ; -2.848 ; 0.0      ; 0.0     ; -20.412             ;
;  Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -120.064  ; -2.848 ; N/A      ; N/A     ; 0.000               ;
;  Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -111.520  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  C                                                ; -0.872    ; -1.005 ; N/A      ; N/A     ; 0.000               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -3416.946 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[1] ; -18.191   ; 0.000  ; N/A      ; N/A     ; -20.412             ;
;  UPLL|altpll_component|auto_generated|pll1|clk[2] ; -277.407  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+-----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; C                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; R                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUT_1                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUT_2                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RX                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; C                                                ; C                                                ; 1727     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C                                                ; 1014     ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 131      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 294027   ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 239127   ; 0        ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 144      ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 7363     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 8915     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; C                                                ; C                                                ; 1727     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C                                                ; 1014     ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 131      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 294027   ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 239127   ; 0        ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 144      ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 7363     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 8915     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 678      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 678      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 16    ; 16   ;
; Unconstrained Input Port Paths  ; 1448  ; 1448 ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 180   ; 180  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; Base      ; Constrained ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; Base      ; Constrained ;
; C                                                ; C                                                ; Base      ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BUT_1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUT_2      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SIGNAL_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BUT_1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUT_2      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SIGNAL_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 08 14:38:57 2019
Info: Command: quartus_sta Generator -c Generator
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 66 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name C C
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[0]} {UPLL|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[1]} {UPLL|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[2]} {UPLL|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Block1:BlockU1|ADSR:ADSR_inst|EN Block1:BlockU1|ADSR:ADSR_inst|EN
    Info (332105): create_clock -period 1.000 -name Block1:BlockU2|ADSR:ADSR_inst|EN Block1:BlockU2|ADSR:ADSR_inst|EN
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.102           -3416.946 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.953            -115.034 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):    -4.645            -108.642 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):    -4.484            -277.407 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.774             -18.191 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.171              -0.872 C 
Info (332146): Worst-case hold slack is -2.848
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.848              -2.848 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.184               0.000 C 
    Info (332119):     0.414               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.424               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     2.539               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 1.875
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.875               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.612
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.612               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.701
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.701             -20.412 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.361               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     0.428               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.799               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.782               0.000 C 
    Info (332119):    49.716               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 116 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.067
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.067           -2876.826 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.079            -120.064 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):    -4.826            -111.520 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):    -3.834            -220.195 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.387             -13.663 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.016              -0.016 C 
Info (332146): Worst-case hold slack is -2.367
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.367              -2.367 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.233               0.000 C 
    Info (332119):     0.387               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.458               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     2.227               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 2.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.187               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.466
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.466               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.701
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.701             -20.412 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.257               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     0.267               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.799               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.773               0.000 C 
    Info (332119):    49.716               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 116 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.497            -905.817 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.034             -98.835 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.856             -41.617 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):    -1.813             -41.260 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     0.397               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.387               0.000 C 
Info (332146): Worst-case hold slack is -1.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.337              -1.337 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):    -0.172              -1.005 C 
    Info (332119):     0.145               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.645               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     1.155               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 3.552
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.552               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.686               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.402               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     0.500               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.233               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.434               0.000 C 
    Info (332119):    49.796               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 116 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 116
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 5.916 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4810 megabytes
    Info: Processing ended: Wed May 08 14:39:02 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


