
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.13-s100_1, built Fri Mar 4 14:32:31 PST 2022
Options:	
Date:		Tue Oct  3 14:04:00 2023
Host:		ic51 (x86_64 w/Linux 3.10.0-1160.25.1.el7.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 6226R CPU @ 2.90GHz 22528KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[14:04:00.370509] Configured Lic search path (20.02-s004): 5280@nthucad:5280@lstc:26585@lshc::1717@lshc

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (256 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set_units -time ns -resistance MOhm -capacitance fF -voltage V -current mA
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units
**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk'
<CMD> create_clock [get_ports clk]  -name CLK  -period 6.8  -waveform {0 3.4}
**ERROR: (TCLCMD-1129):	Design must be in memory before running 'create_clock'.

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file NangateOpenCellLibrary.lef
<CMD> set init_design_settop 0
<CMD> set init_verilog Camellia.v
<CMD> set init_mmmc_file mmmc.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=10/03 14:05:14, mem=778.8M)
#% End Load MMMC data ... (date=10/03 14:05:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=779.6M, current mem=779.6M)
generic_rc_corner

Loading LEF file NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Tue Oct  3 14:05:14 2023
viaInitial ends at Tue Oct  3 14:05:14 2023

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from mmmc.view
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading generic_library_set timing library /users/student/mr112/whhung23/HW1/NangateOpenCellLibrary.lib.
Read 134 cells in library NangateOpenCellLibrary.
Library reading multithread flow ended.
*** End library_loading (cpu=0.05min, real=0.00min, mem=50.0M, fe_cpu=0.41min, fe_real=1.23min, fe_mem=939.1M) ***
#% Begin Load netlist data ... (date=10/03 14:05:14, mem=797.2M)
*** Begin netlist parsing (mem=939.1M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'Camellia.v'

*** Memory Usage v#1 (Current mem = 939.051M, initial mem = 387.363M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=939.1M) ***
#% End Load netlist data ... (date=10/03 14:05:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=802.5M, current mem=802.5M)
Top level cell is top.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 135 modules.
** info: there are 6710 stdCell insts.

*** Memory Usage v#1 (Current mem = 952.465M, initial mem = 387.363M) ***
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: generic_view
    RC-Corner Name        : generic_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'design.sdc' ...
Current (total cpu=0:00:25.3, real=0:01:15, peak res=1063.7M, current mem=1063.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File design.sdc, Line 8).

INFO (CTE): Reading of timing constraints file design.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1082.1M, current mem=1082.1M)
Current (total cpu=0:00:25.3, real=0:01:15, peak res=1082.1M, current mem=1082.1M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
generic_view

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          6  The via resistance between layers %s and...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
*** Message Summary: 14 warning(s), 0 error(s)

<CMD> saveDesign setup
#% Begin save design ... (date=10/03 14:05:15, mem=1104.6M)
% Begin Save ccopt configuration ... (date=10/03 14:05:15, mem=1104.6M)
% End Save ccopt configuration ... (date=10/03 14:05:15, total cpu=0:00:00.0, real=0:00:01.0, peak res=1105.6M, current mem=1105.6M)
% Begin Save netlist data ... (date=10/03 14:05:16, mem=1105.6M)
Writing Binary DB to setup.dat.tmp/vbin/top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=10/03 14:05:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1117.4M, current mem=1106.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file setup.dat.tmp/top.route.congmap.gz ...
% Begin Save AAE data ... (date=10/03 14:05:16, mem=1107.3M)
Saving AAE Data ...
% End Save AAE data ... (date=10/03 14:05:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1107.3M, current mem=1107.3M)
Saving preference file setup.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG Conn data in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file setup.dat.tmp/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1294.4M) ***
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1294.4M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=10/03 14:05:17, mem=1114.0M)
% End Save power constraints data ... (date=10/03 14:05:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1114.1M, current mem=1114.1M)
generic_rc_corner
Generated self-contained design setup.dat.tmp
#% End save design ... (date=10/03 14:05:17, total cpu=0:00:00.4, real=0:00:02.0, peak res=1147.3M, current mem=1116.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1.0 0.775 4.0 4.0 4.0 4.0
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:25.9/0:01:13.5 (0.4), mem = 1273.6M
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Multithreaded Timing Analysis is initialized with 8 threads

Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 106 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.4) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.90428 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1410.3 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1422.31)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 7260
End delay calculation. (MEM=2008.4 CPU=0:00:01.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1849.01 CPU=0:00:01.8 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#6 (mem=1839.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.3 mem=1903.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.4 mem=1903.5M) ***
No user-set net weight.
Net fanout histogram:
2		: 3782 (54.1%) nets
3		: 1104 (15.8%) nets
4     -	14	: 2053 (29.4%) nets
15    -	39	: 25 (0.4%) nets
40    -	79	: 6 (0.1%) nets
80    -	159	: 15 (0.2%) nets
160   -	319	: 3 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=6604 (0 fixed + 6604 movable) #buf cell=18 #inv cell=805 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=6988 #term=25467 #term/net=3.64, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=391
stdCell: 6604 single + 0 double + 0 multi
Total standard cell length = 6.2837 (mm), area = 0.0088 (mm^2)
Estimated cell power/ground rail width = 0.175 um
Average module density = 0.763.
Density for the design = 0.763.
       = stdcell_area 33072 sites (8797 um^2) / alloc_area 43320 sites (11523 um^2).
Pin Density = 0.5879.
            = total # of pins 25467 / total area 43320.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.206e-10 (7.93e-11 2.41e-10)
              Est.  stn bbox = 3.411e-10 (8.35e-11 2.58e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1889.5M
Iteration  2: Total net bbox = 3.206e-10 (7.93e-11 2.41e-10)
              Est.  stn bbox = 3.411e-10 (8.35e-11 2.58e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1889.5M
Iteration  3: Total net bbox = 1.331e+02 (6.66e+01 6.64e+01)
              Est.  stn bbox = 1.645e+02 (8.23e+01 8.22e+01)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2125.7M
Active setup views:
    generic_view
Iteration  4: Total net bbox = 4.117e+04 (2.12e+04 2.00e+04)
              Est.  stn bbox = 4.984e+04 (2.54e+04 2.44e+04)
              cpu = 0:00:03.2 real = 0:00:01.0 mem = 2125.7M
Iteration  5: Total net bbox = 4.096e+04 (1.96e+04 2.14e+04)
              Est.  stn bbox = 5.076e+04 (2.39e+04 2.68e+04)
              cpu = 0:00:02.6 real = 0:00:00.0 mem = 2125.7M
Iteration  6: Total net bbox = 6.200e+04 (3.14e+04 3.06e+04)
              Est.  stn bbox = 7.359e+04 (3.68e+04 3.68e+04)
              cpu = 0:00:04.5 real = 0:00:01.0 mem = 2256.4M
Iteration  7: Total net bbox = 7.158e+04 (3.52e+04 3.64e+04)
              Est.  stn bbox = 8.390e+04 (4.09e+04 4.30e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2042.0M
Iteration  8: Total net bbox = 7.158e+04 (3.52e+04 3.64e+04)
              Est.  stn bbox = 8.390e+04 (4.09e+04 4.30e+04)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 2010.0M
Iteration  9: Total net bbox = 7.591e+04 (3.62e+04 3.97e+04)
              Est.  stn bbox = 8.838e+04 (4.17e+04 4.67e+04)
              cpu = 0:00:06.7 real = 0:00:01.0 mem = 2042.0M
Iteration 10: Total net bbox = 7.591e+04 (3.62e+04 3.97e+04)
              Est.  stn bbox = 8.838e+04 (4.17e+04 4.67e+04)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 2010.0M
Iteration 11: Total net bbox = 7.605e+04 (3.66e+04 3.94e+04)
              Est.  stn bbox = 8.833e+04 (4.21e+04 4.62e+04)
              cpu = 0:00:06.1 real = 0:00:01.0 mem = 2042.0M
Iteration 12: Total net bbox = 7.605e+04 (3.66e+04 3.94e+04)
              Est.  stn bbox = 8.833e+04 (4.21e+04 4.62e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2042.0M
*** cost = 7.605e+04 (3.66e+04 3.94e+04) (cpu for global=0:00:29.6) real=0:00:09.0***
Placement multithread real runtime: 0:00:09.0 with 8 threads.
Info: 18 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:22.4 real: 0:00:04.0
Core Placement runtime cpu: 0:00:23.6 real: 0:00:05.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:01 mem=2042.0M) ***
Total net bbox length = 7.609e+04 (3.658e+04 3.951e+04) (ext = 7.463e+03)
Move report: Detail placement moves 6604 insts, mean move: 0.49 um, max move: 10.47 um 
	Max move on inst (key_scheduler/U617): (20.83, 25.06) --> (15.96, 19.46)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2046.6MB
Summary Report:
Instances move: 6604 (out of 6604 movable)
Instances flipped: 0
Mean displacement: 0.49 um
Max displacement: 10.47 um (Instance: key_scheduler/U617) (20.8335, 25.0575) -> (15.96, 19.46)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Total net bbox length = 7.507e+04 (3.559e+04 3.948e+04) (ext = 7.275e+03)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2046.6MB
*** Finished refinePlace (0:01:02 mem=2046.6M) ***
*** End of Placement (cpu=0:00:32.8, real=0:00:11.0, mem=2042.6M) ***
default core: bins with density > 0.750 = 53.12 % ( 34 / 64 )
Density distribution unevenness ratio = 2.540%
*** Free Virtual Timing Model ...(mem=2042.6M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.90428 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=2103.13)
Total number of fetched objects 7260
End delay calculation. (MEM=2409.96 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2409.96 CPU=0:00:01.2 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 6988 nets ( ignored 0 )
[NR-eGR] There are 19 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6988
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6988 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.34% V. EstWL: 8.584100e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       213( 3.21%)        13( 0.20%)   ( 3.40%) 
[NR-eGR]  metal3 ( 3)        55( 0.83%)         5( 0.08%)   ( 0.90%) 
[NR-eGR]  metal4 ( 4)       134( 2.02%)         1( 0.02%)   ( 2.03%) 
[NR-eGR]  metal5 ( 5)        57( 0.86%)         3( 0.05%)   ( 0.90%) 
[NR-eGR]  metal6 ( 6)        42( 0.63%)         1( 0.02%)   ( 0.65%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       501( 1.51%)        23( 0.07%)   ( 1.58%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.64% H + 0.85% V
Early Global Route congestion estimation runtime: 0.11 seconds, mem = 2432.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 3.00, normalized total congestion hotspot area = 6.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1  (1H)             0  25076 
[NR-eGR]  metal2  (2V)         21748  31256 
[NR-eGR]  metal3  (3H)         31600  11214 
[NR-eGR]  metal4  (4V)         15865   3395 
[NR-eGR]  metal5  (5H)         10663   2817 
[NR-eGR]  metal6  (6V)         13869      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        93746  73758 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 75015um
[NR-eGR] Total length: 93746um, number of vias: 73758
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1772um, number of vias: 1331
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.07 seconds, mem = 2432.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.6, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:39, real = 0: 0:16, mem = 2065.5M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:00:39.2/0:00:15.6 (2.5), totSession cpu/real = 0:01:05.2/0:01:29.1 (0.7), mem = 2065.5M
<CMD> setLayerPreference node_net -isVisible 0
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> setLayerPreference node_net -isVisible 1
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> setLayerPreference node_net -isVisible 0
<CMD> zoomIn
<CMD> zoomOut
<CMD> setLayerPreference clock -isVisible 1
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 6 bottom 6 left 5 right 5} -spacing {top 0.6 bottom 0.6 left 0.6 right 0.6} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=10/03 14:05:33, mem=1445.6M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
**WARN: (IMPPP-136):	The currently specified left spacing 0.600000  is less than the required spacing 1.500000 for widths specified as 5.000000 and 5.000000.
**WARN: (IMPPP-136):	The currently specified right spacing 0.600000  is less than the required spacing 1.500000 for widths specified as 5.000000 and 5.000000.
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
#% End addRing (date=10/03 14:05:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1451.7M, current mem=1451.7M)
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer metal6 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start_from left -start_offset 0.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=10/03 14:05:33, mem=1451.7M)

Initialize fgc environment(mem: 2065.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
**WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC8_nreset' instance was increased to (11.210000 15.260000) (11.590000 16.745001) because the (11.320000 16.575001) (11.590000 16.745001) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC7_state_0' instance was increased to (11.590000 15.260000) (11.970000 16.745001) because the (11.700000 16.575001) (11.970000 16.745001) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC6_state_3' instance was increased to (4.560000 15.260000) (4.940000 16.745001) because the (4.560000 16.575001) (4.830000 16.745001) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC4_key_scheduler_n215' instance was increased to (33.060001 64.260002) (33.439999 65.745003) because the (33.060001 65.574997) (33.330002 65.745003) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC3_state_1' instance was increased to (8.930000 15.260000) (9.310000 16.745001) because the (8.930000 16.575001) (9.200000 16.745001) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC2_round_3' instance was increased to (15.390000 11.060000) (15.770000 12.545000) because the (15.500000 12.375000) (15.770000 12.545000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC1_randomize_n845' instance was increased to (17.670000 102.059998) (18.049999 103.544998) because the (17.670000 103.375000) (17.940001 103.544998) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'U7' instance was increased to (5.700000 15.175000) (6.650000 16.660000) because the (5.810000 15.175000) (6.650000 15.345000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'U8' instance was increased to (4.180000 13.860000) (5.130000 15.345000) because the (4.525000 15.175000) (5.130000 15.345000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U67' instance was increased to (6.840000 10.975000) (7.790000 12.460000) because the (6.840000 10.975000) (7.445000 11.145000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U67' instance was increased to (6.840000 10.975000) (7.790000 12.545000) because the (6.980000 12.375000) (7.665000 12.545000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U66' instance was increased to (10.830000 11.060000) (11.590000 12.545000) because the (10.945000 12.375000) (11.590000 12.545000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U65' instance was increased to (8.360000 12.375000) (9.500000 13.860000) because the (8.655000 12.375000) (9.500000 12.545000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U64' instance was increased to (12.350000 9.660000) (13.110000 11.145000) because the (12.480000 10.975000) (13.110000 11.145000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U63' instance was increased to (5.130000 5.375000) (6.650000 6.860000) because the (5.660000 5.375000) (6.650000 5.545000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U63' instance was increased to (5.130000 5.375000) (6.650000 6.945000) because the (5.250000 6.775000) (6.110000 6.945000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U62' instance was increased to (8.930000 5.460000) (9.690000 6.945000) because the (8.930000 6.775000) (9.575000 6.945000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U61' instance was increased to (10.450000 6.860000) (11.210000 8.345000) because the (10.565000 8.175000) (11.060000 8.345000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U60' instance was increased to (12.160000 6.860000) (12.540000 8.345000) because the (12.160000 8.175000) (12.430000 8.345000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U59' instance was increased to (8.360000 5.460000) (8.930000 6.945000) because the (8.485000 6.775000) (8.790000 6.945000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading cell geometries (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2065.5M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Stripe generation is complete.
vias are now being generated.
addStripe created 44 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |       44       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=10/03 14:05:33, total cpu=0:00:00.2, real=0:00:00.0, peak res=1451.7M, current mem=1450.0M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer metal5 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start_from bottom -start_offset 0.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=10/03 14:05:33, mem=1450.0M)

Initialize fgc environment(mem: 2065.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
**WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC8_nreset' instance was increased to (11.210000 15.260000) (11.590000 16.745001) because the (11.320000 16.575001) (11.590000 16.745001) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC7_state_0' instance was increased to (11.590000 15.260000) (11.970000 16.745001) because the (11.700000 16.575001) (11.970000 16.745001) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC6_state_3' instance was increased to (4.560000 15.260000) (4.940000 16.745001) because the (4.560000 16.575001) (4.830000 16.745001) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC4_key_scheduler_n215' instance was increased to (33.060001 64.260002) (33.439999 65.745003) because the (33.060001 65.574997) (33.330002 65.745003) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC3_state_1' instance was increased to (8.930000 15.260000) (9.310000 16.745001) because the (8.930000 16.575001) (9.200000 16.745001) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC2_round_3' instance was increased to (15.390000 11.060000) (15.770000 12.545000) because the (15.500000 12.375000) (15.770000 12.545000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'FE_DBTC1_randomize_n845' instance was increased to (17.670000 102.059998) (18.049999 103.544998) because the (17.670000 103.375000) (17.940001 103.544998) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'U7' instance was increased to (5.700000 15.175000) (6.650000 16.660000) because the (5.810000 15.175000) (6.650000 15.345000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'U8' instance was increased to (4.180000 13.860000) (5.130000 15.345000) because the (4.525000 15.175000) (5.130000 15.345000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U67' instance was increased to (6.840000 10.975000) (7.790000 12.460000) because the (6.840000 10.975000) (7.445000 11.145000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U67' instance was increased to (6.840000 10.975000) (7.790000 12.545000) because the (6.980000 12.375000) (7.665000 12.545000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U66' instance was increased to (10.830000 11.060000) (11.590000 12.545000) because the (10.945000 12.375000) (11.590000 12.545000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U65' instance was increased to (8.360000 12.375000) (9.500000 13.860000) because the (8.655000 12.375000) (9.500000 12.545000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U64' instance was increased to (12.350000 9.660000) (13.110000 11.145000) because the (12.480000 10.975000) (13.110000 11.145000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U63' instance was increased to (5.130000 5.375000) (6.650000 6.860000) because the (5.660000 5.375000) (6.650000 5.545000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U63' instance was increased to (5.130000 5.375000) (6.650000 6.945000) because the (5.250000 6.775000) (6.110000 6.945000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U62' instance was increased to (8.930000 5.460000) (9.690000 6.945000) because the (8.930000 6.775000) (9.575000 6.945000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U61' instance was increased to (10.450000 6.860000) (11.210000 8.345000) because the (10.565000 8.175000) (11.060000 8.345000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U60' instance was increased to (12.160000 6.860000) (12.540000 8.345000) because the (12.160000 8.175000) (12.430000 8.345000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of the 'sequencer/U59' instance was increased to (8.360000 5.460000) (8.930000 6.945000) because the (8.485000 6.775000) (8.790000 6.945000) cell geometry was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading cell geometries (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2065.5M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2065.5M)
Stripe generation is complete.
vias are now being generated.
addStripe created 43 wires.
ViaGen created 946 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal5 |       43       |       NA       |
|  via5  |       946      |        0       |
+--------+----------------+----------------+
#% End addStripe (date=10/03 14:05:33, total cpu=0:00:00.2, real=0:00:00.0, peak res=1450.2M, current mem=1450.2M)
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
#% Begin sroute (date=10/03 14:05:33, mem=1450.2M)
*** Begin SPECIAL ROUTE on Tue Oct  3 14:05:34 2023 ***
SPECIAL ROUTE ran on directory: /users/student/mr112/whhung23/HW1
SPECIAL ROUTE ran on machine: ic51 (Linux 3.10.0-1160.25.1.el7.x86_64 Xeon 2.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3696.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 134 macros, 45 used
Read in 6604 components
  6604 core components: 0 unplaced, 6604 placed, 0 fixed
Read in 391 physical pins
  391 physical pins: 0 unplaced, 391 placed, 0 fixed
Read in 391 nets
Read in 2 special nets, 2 routed
Read in 13599 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0  open: 174
  Number of Core ports routed: 0  open: 154
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 77
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3696.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 391 io pins ...
 Updating DB with 0 via definition ...
sroute created 77 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       77       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=10/03 14:05:34, total cpu=0:00:00.2, real=0:00:00.0, peak res=1454.6M, current mem=1454.6M)
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> saveDesign placement
#% Begin save design ... (date=10/03 14:05:34, mem=1454.6M)
% Begin Save ccopt configuration ... (date=10/03 14:05:34, mem=1454.6M)
% End Save ccopt configuration ... (date=10/03 14:05:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1454.7M, current mem=1454.7M)
% Begin Save netlist data ... (date=10/03 14:05:34, mem=1454.7M)
Writing Binary DB to placement.dat.tmp/vbin/top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=10/03 14:05:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1454.8M, current mem=1454.8M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file placement.dat.tmp/top.route.congmap.gz ...
% Begin Save AAE data ... (date=10/03 14:05:34, mem=1454.9M)
Saving AAE Data ...
% End Save AAE data ... (date=10/03 14:05:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1454.9M, current mem=1454.9M)
Saving preference file placement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 328 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file placement.dat.tmp/top.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Tue Oct  3 14:05:35 2023)
** Saving stdCellPlacement_binary (version# 2) ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving property file placement.dat.tmp/top.prop
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2120.3M) ***
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2120.3M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2120.3M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=10/03 14:05:36, mem=1456.3M)
% End Save power constraints data ... (date=10/03 14:05:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.3M, current mem=1456.3M)
generic_rc_corner
Generated self-contained design placement.dat.tmp
#% End save design ... (date=10/03 14:05:36, total cpu=0:00:00.6, real=0:00:02.0, peak res=1456.9M, current mem=1456.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=10/03 14:05:36, mem=1456.9M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1456.94 (MB), peak = 1529.73 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration           1
setNanoRouteMode -droutePostRouteSpreadWire    1
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -routeBottomRoutingLayer      1
setNanoRouteMode -routeTopRoutingLayer         6
setNanoRouteMode -routeWithSiDriven            false
setNanoRouteMode -routeWithTimingDriven        false
setNanoRouteMode -timingEngine                 {}
setDesignMode -process                         45
setExtractRCMode -coupling_c_th                3
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                0.03
setExtractRCMode -total_c_th                   5
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2067.3M, init mem=2067.3M)
*info: Placed = 6604          
*info: Unplaced = 0           
Placement Density:76.34%(8797/11523)
Placement Density (including fixed std cells):76.34%(8797/11523)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2067.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2067.3M) ***
% Begin globalDetailRoute (date=10/03 14:05:36, mem=1453.2M)

globalDetailRoute

#Start globalDetailRoute on Tue Oct  3 14:05:36 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=7054)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
#Total number of routable nets = 6988.
#Total number of nets in the design = 7054.
#6988 routable nets do not have any wires.
#6988 nets will be global routed.
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Oct  3 14:05:36 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 7052 nets.
#Voltage range [0.950 - 0.950] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1460.38 (MB), peak = 1727.83 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1463.55 (MB), peak = 1727.83 (MB)
#
#Finished routing data preparation on Tue Oct  3 14:05:37 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 10.22 (MB)
#Total memory = 1463.66 (MB)
#Peak memory = 1727.83 (MB)
#
#
#Start global routing on Tue Oct  3 14:05:37 2023
#
#
#Start global routing initialization on Tue Oct  3 14:05:37 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Oct  3 14:05:37 2023
#
#Start routing resource analysis on Tue Oct  3 14:05:37 2023
#
#Routing resource analysis is done on Tue Oct  3 14:05:37 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         122         696        3080    79.38%
#  metal2         V         611           3        3080     0.00%
#  metal3         H         815           3        3080     0.00%
#  metal4         V         414           2        3080     0.00%
#  metal5         H         265         144        3080     1.72%
#  metal6         V         267         149        3080     1.69%
#  --------------------------------------------------------------
#  Total                   2495      26.19%       18480    13.80%
#
#
#
#
#Global routing data preparation is done on Tue Oct  3 14:05:37 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1464.26 (MB), peak = 1727.83 (MB)
#
#
#Global routing initialization is done on Tue Oct  3 14:05:37 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1464.57 (MB), peak = 1727.83 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1468.63 (MB), peak = 1727.83 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1479.98 (MB), peak = 1727.83 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1484.37 (MB), peak = 1727.83 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
#Total number of routable nets = 6988.
#Total number of nets in the design = 7054.
#
#6988 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            6988  
#-----------------------------
#        Total            6988  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            6988  
#-----------------------------
#        Total            6988  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  metal1        5(0.35%)      0(0.00%)      0(0.00%)   (0.35%)
#  metal2      179(5.81%)     28(0.91%)      1(0.03%)   (6.75%)
#  metal3      376(12.2%)     76(2.47%)      1(0.03%)   (14.7%)
#  metal4      369(12.0%)      3(0.10%)      0(0.00%)   (12.1%)
#  metal5      224(7.40%)      0(0.00%)      0(0.00%)   (7.40%)
#  metal6      106(3.50%)      0(0.00%)      0(0.00%)   (3.50%)
#  ------------------------------------------------------------
#     Total   1259(7.53%)    107(0.64%)      2(0.01%)   (8.18%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 4.08% H + 4.10% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |              2.00 |              2.00 |   100.80    56.00   112.00    61.59 |
[hotspot] |   metal2(V)    |              4.00 |             21.00 |    78.39    11.20   100.80    16.80 |
[hotspot] |   metal3(H)    |             60.00 |             80.00 |    67.20    11.20   112.00   106.39 |
[hotspot] |   metal4(V)    |             41.00 |             77.00 |    61.59    61.59   112.00   112.00 |
[hotspot] |   metal5(H)    |             46.00 |             70.00 |    67.20    11.20   112.00   112.00 |
[hotspot] |   metal6(V)    |              9.00 |             35.00 |    72.80     5.59   112.00    22.39 |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal3)    60.00 | (metal3)    80.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |             99.00 |             99.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 99.00/99.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    67.20     5.59   112.00   112.00 |       99.00   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total wire length = 101816 um.
#Total half perimeter of net bounding box = 80735 um.
#Total wire length on LAYER metal1 = 1922 um.
#Total wire length on LAYER metal2 = 18355 um.
#Total wire length on LAYER metal3 = 35430 um.
#Total wire length on LAYER metal4 = 21676 um.
#Total wire length on LAYER metal5 = 11985 um.
#Total wire length on LAYER metal6 = 12447 um.
#Total number of vias = 53596
#Up-Via Summary (total 53596):
#           
#-----------------------
# metal1          24467
# metal2          16918
# metal3           7794
# metal4           2623
# metal5           1794
#-----------------------
#                 53596 
#
#Max overcon = 5 tracks.
#Total overcon = 8.18%.
#Worst layer Gcell overcon rate = 14.71%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 19.53 (MB)
#Total memory = 1483.18 (MB)
#Peak memory = 1727.83 (MB)
#
#Finished global routing on Tue Oct  3 14:05:44 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1482.89 (MB), peak = 1727.83 (MB)
#Start Track Assignment.
#Done with 12437 horizontal wires in 2 hboxes and 12271 vertical wires in 2 hboxes.
#Done with 3294 horizontal wires in 2 hboxes and 2440 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1      1883.77 	  0.65%  	  0.00% 	  0.57%
# metal2     18178.51 	  0.19%  	  0.00% 	  0.00%
# metal3     34783.52 	  0.17%  	  0.00% 	  0.00%
# metal4     21611.44 	  0.34%  	  0.00% 	  0.00%
# metal5     12034.99 	  0.27%  	  0.00% 	  0.00%
# metal6     12445.02 	  0.70%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      100937.24  	  0.30% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 99639 um.
#Total half perimeter of net bounding box = 80735 um.
#Total wire length on LAYER metal1 = 1879 um.
#Total wire length on LAYER metal2 = 17945 um.
#Total wire length on LAYER metal3 = 34488 um.
#Total wire length on LAYER metal4 = 21146 um.
#Total wire length on LAYER metal5 = 11854 um.
#Total wire length on LAYER metal6 = 12327 um.
#Total number of vias = 53596
#Up-Via Summary (total 53596):
#           
#-----------------------
# metal1          24467
# metal2          16918
# metal3           7794
# metal4           2623
# metal5           1794
#-----------------------
#                 53596 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1480.20 (MB), peak = 1727.83 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:10
#Increased memory = 26.84 (MB)
#Total memory = 1480.21 (MB)
#Peak memory = 1727.83 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 116
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        2        0        0        2
#	metal2        3       71        0       74
#	metal3        3       25        0       28
#	metal4        0        5        3        8
#	metal5        0        1        2        3
#	metal6        0        1        0        1
#	Totals        8      103        5      116
#cpu time = 00:00:26, elapsed time = 00:00:08, memory = 1577.60 (MB), peak = 1792.89 (MB)
#start 1st optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        2        2
#	metal3        2        2
#	Totals        4        4
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1576.19 (MB), peak = 1792.89 (MB)
#Complete Detail Routing.
#Total wire length = 101244 um.
#Total half perimeter of net bounding box = 80735 um.
#Total wire length on LAYER metal1 = 3012 um.
#Total wire length on LAYER metal2 = 26199 um.
#Total wire length on LAYER metal3 = 34446 um.
#Total wire length on LAYER metal4 = 19838 um.
#Total wire length on LAYER metal5 = 8802 um.
#Total wire length on LAYER metal6 = 8947 um.
#Total number of vias = 54754
#Up-Via Summary (total 54754):
#           
#-----------------------
# metal1          24890
# metal2          19824
# metal3           6988
# metal4           1876
# metal5           1176
#-----------------------
#                 54754 
#
#Total number of DRC violations = 4
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 2
#Total number of violations on LAYER metal3 = 2
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:29
#Elapsed time = 00:00:09
#Increased memory = 96.36 (MB)
#Total memory = 1576.57 (MB)
#Peak memory = 1792.89 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        2        2
#	metal3        2        2
#	Totals        4        4
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1573.79 (MB), peak = 1792.89 (MB)
#CELL_VIEW top,init has 4 DRC violations
#Total number of DRC violations = 4
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 2
#Total number of violations on LAYER metal3 = 2
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Oct  3 14:05:55 2023
#
#
#Start Post Route Wire Spread.
#Done with 1996 horizontal wires in 4 hboxes and 1035 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 102331 um.
#Total half perimeter of net bounding box = 80735 um.
#Total wire length on LAYER metal1 = 3024 um.
#Total wire length on LAYER metal2 = 26358 um.
#Total wire length on LAYER metal3 = 34931 um.
#Total wire length on LAYER metal4 = 20024 um.
#Total wire length on LAYER metal5 = 8925 um.
#Total wire length on LAYER metal6 = 9068 um.
#Total number of vias = 54754
#Up-Via Summary (total 54754):
#           
#-----------------------
# metal1          24890
# metal2          19824
# metal3           6988
# metal4           1876
# metal5           1176
#-----------------------
#                 54754 
#
#
#Start DRC checking..
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        2        2
#	metal3        2        2
#	Totals        4        4
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1567.68 (MB), peak = 1792.89 (MB)
#CELL_VIEW top,init has 4 DRC violations
#Total number of DRC violations = 4
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 2
#Total number of violations on LAYER metal3 = 2
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        2        2
#	metal3        2        2
#	Totals        4        4
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1567.68 (MB), peak = 1792.89 (MB)
#CELL_VIEW top,init has 4 DRC violations
#Total number of DRC violations = 4
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 2
#Total number of violations on LAYER metal3 = 2
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Post Route wire spread is done.
#Total wire length = 102331 um.
#Total half perimeter of net bounding box = 80735 um.
#Total wire length on LAYER metal1 = 3024 um.
#Total wire length on LAYER metal2 = 26358 um.
#Total wire length on LAYER metal3 = 34931 um.
#Total wire length on LAYER metal4 = 20024 um.
#Total wire length on LAYER metal5 = 8925 um.
#Total wire length on LAYER metal6 = 9068 um.
#Total number of vias = 54754
#Up-Via Summary (total 54754):
#           
#-----------------------
# metal1          24890
# metal2          19824
# metal3           6988
# metal4           1876
# metal5           1176
#-----------------------
#                 54754 
#
#detailRoute Statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:10
#Increased memory = 87.47 (MB)
#Total memory = 1567.68 (MB)
#Peak memory = 1792.89 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:46
#Elapsed time = 00:00:20
#Increased memory = 113.50 (MB)
#Total memory = 1566.82 (MB)
#Peak memory = 1792.89 (MB)
#Number of warnings = 0
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct  3 14:05:56 2023
#
% End globalDetailRoute (date=10/03 14:05:56, total cpu=0:00:45.7, real=0:00:20.0, peak res=1792.9M, current mem=1543.8M)
#Default setup view is reset to generic_view.
#Default setup view is reset to generic_view.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:46, elapsed time = 00:00:20, memory = 1539.10 (MB), peak = 1792.89 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

#% End routeDesign (date=10/03 14:05:57, total cpu=0:00:46.0, real=0:00:21.0, peak res=1792.9M, current mem=1539.1M)
<CMD> report_timing
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2154.15 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'top' of instances=6604 and nets=7054 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2154.152M)
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=2215.18)
siFlow : Timing analysis mode is single, using late cdB files
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_5' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_7' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 7260
End delay calculation. (MEM=2702.52 CPU=0:00:01.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2543.13 CPU=0:00:02.4 REAL=0:00:02.0)
Path 1: VIOLATED Setup Check with Pin key_scheduler/kl_reg_16_/CK 
Endpoint:   key_scheduler/kl_reg_16_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sequencer/state_reg_2_/Q   (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: generic_view
Other End Arrival Time          0.000
- Setup                         0.232
+ Phase Shift                   6.800
= Required Time                 6.568
- Arrival Time                 21.599
= Slack Time                  -15.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    |  Delay | Arrival | Required | 
     |                          |              |           |        |  Time   |   Time   | 
     |--------------------------+--------------+-----------+--------+---------+----------| 
     | sequencer/state_reg_2_   | CK ^         |           |        |   0.000 |  -15.031 | 
     | sequencer/state_reg_2_   | CK ^ -> Q ^  | DFF_X1    |  0.536 |   0.536 |  -14.495 | 
     | key_scheduler/U33        | A1 ^ -> ZN v | NAND2_X1  |  0.133 |   0.670 |  -14.362 | 
     | key_scheduler/U37        | A3 v -> ZN ^ | NOR4_X1   |  0.351 |   1.020 |  -14.011 | 
     | key_scheduler/U56        | B2 ^ -> ZN v | AOI21_X1  |  1.364 |   2.385 |  -12.647 | 
     | key_scheduler/U62        | A2 v -> ZN v | OR2_X1    |  0.743 |   3.128 |  -11.904 | 
     | key_scheduler/U72        | A2 v -> ZN ^ | NOR2_X1   | 10.443 |  13.570 |   -1.461 | 
     | key_scheduler/U29        | A ^ -> ZN v  | INV_X1    |  5.790 |  19.360 |    4.328 | 
     | key_scheduler/U1084      | B1 v -> ZN ^ | OAI22_X1  |  1.561 |  20.920 |    5.889 | 
     | key_scheduler/U1085      | A ^ -> ZN v  | AOI21_X1  |  0.100 |  21.020 |    5.989 | 
     | key_scheduler/U1086      | B v -> ZN ^  | OAI211_X1 |  0.579 |  21.599 |    6.568 | 
     | key_scheduler/kl_reg_16_ | D ^          | DFF_X1    |  0.000 |  21.599 |    6.568 | 
     +-----------------------------------------------------------------------------------+ 

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1537.1M, totSessionCpu=0:01:56 **
GigaOpt running with 8 threads.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 0:01:56.5/0:01:55.1 (1.0), mem = 2215.6M
*** InitOpt #1 [begin] : totSession cpu/real = 0:01:56.5/0:01:55.1 (1.0), mem = 2215.6M
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1664.5M, totSessionCpu=0:01:57 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2267.7M, init mem=2267.7M)
*info: Placed = 6604          
*info: Unplaced = 0           
Placement Density:76.34%(8797/11523)
Placement Density (including fixed std cells):76.34%(8797/11523)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2267.7M)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] : cpu/real = 0:00:01.2/0:00:00.7 (1.8), totSession cpu/real = 0:01:57.7/0:01:55.8 (1.0), mem = 2267.7M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=6604 and nets=7054 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2267.7M)
Extracted 10.0025% (CPU Time= 0:00:00.1  MEM= 2315.8M)
Extracted 20.0024% (CPU Time= 0:00:00.2  MEM= 2315.8M)
Extracted 30.0022% (CPU Time= 0:00:00.2  MEM= 2315.8M)
Extracted 40.0021% (CPU Time= 0:00:00.2  MEM= 2315.8M)
Extracted 50.002% (CPU Time= 0:00:00.3  MEM= 2315.8M)
Extracted 60.0018% (CPU Time= 0:00:00.3  MEM= 2315.8M)
Extracted 70.0017% (CPU Time= 0:00:00.3  MEM= 2315.8M)
Extracted 80.0016% (CPU Time= 0:00:00.4  MEM= 2315.7M)
Extracted 90.0014% (CPU Time= 0:00:00.5  MEM= 2315.7M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 2315.7M)
Number of Extracted Resistors     : 131295
Number of Extracted Ground Cap.   : 138273
Number of Extracted Coupling Cap. : 259620
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2283.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:01.0  MEM: 2291.730M)
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2329.89 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] : totSession cpu/real = 0:01:59.3/0:01:57.7 (1.0), mem = 2329.9M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2327.89)
Total number of fetched objects 7260
End delay calculation. (MEM=2776.24 CPU=0:00:01.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2616.85 CPU=0:00:02.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:02:03 mem=2616.8M)
Done building cte hold timing graph (HoldAware) cpu=0:00:03.3 real=0:00:02.0 totSessionCpu=0:02:03 mem=2616.8M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2627.65)
Total number of fetched objects 7260
AAE_INFO-618: Total number of nets in the design is 7054,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2641.9 CPU=0:00:03.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2641.9 CPU=0:00:03.5 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2641.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2641.9M)

Executing IPO callback for view pruning ..

Active setup views:
 generic_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2328.55)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7260. 
Total number of fetched objects 7260
AAE_INFO-618: Total number of nets in the design is 7054,  28.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2654.59 CPU=0:00:02.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2654.59 CPU=0:00:02.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:07.3 real=0:00:02.0 totSessionCpu=0:02:11 mem=2652.6M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -14.544 | -14.544 | -13.455 |
|           TNS (ns):| -4206.6 | -4206.6 | -3113.8 |
|    Violating Paths:|   384   |   384   |   384   |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     39 (39)      |   -0.449   |     39 (39)      |
|   max_tran     |   1429 (5228)    |  -11.182   |   1429 (5960)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.343%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #1 [finish] : cpu/real = 0:00:11.6/0:00:04.3 (2.7), totSession cpu/real = 0:02:10.9/0:02:01.9 (1.1), mem = 2683.1M
**optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 1714.3M, totSessionCpu=0:02:11 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 2314.59M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] : totSession cpu/real = 0:02:11.3/0:02:02.0 (1.1), mem = 2314.6M
Info: 19 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1446|  6002|   -11.19|    39|    39|    -0.45|     0|     0|     0|     0|     0|     0|   -14.54| -4206.63|       0|       0|       0| 76.34%|          |         |
|    29|  1702|    -1.29|     1|     1|    -0.17|     0|     0|     0|     0|     0|     0|    -2.65|  -366.14|      57|      10|      23| 77.24%| 0:00:03.0|  3492.5M|
|     4|   265|    -0.14|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -2.17|  -273.35|      23|       8|      21| 77.56%| 0:00:03.0|  3492.5M|
|     1|     9|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -2.17|  -272.83|       1|       0|       3| 77.60%| 0:00:01.0|  3492.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -2.17|  -272.82|       0|       0|       1| 77.61%| 0:00:00.0|  3492.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -2.17|  -272.82|       0|       0|       0| 77.61%| 0:00:00.0|  3492.5M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:27.0 real=0:00:08.0 mem=3492.5M) ***

*** DrvOpt #1 [finish] : cpu/real = 0:00:27.7/0:00:08.1 (3.4), totSession cpu/real = 0:02:39.0/0:02:10.1 (1.2), mem = 2631.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:02:39 mem=2624.5M) ***
Move report: Detail placement moves 2 insts, mean move: 0.98 um, max move: 1.40 um 
	Max move on inst (key_scheduler/U578): (43.70, 90.86) --> (43.70, 89.46)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2627.6MB
Summary Report:
Instances move: 2 (out of 6703 movable)
Instances flipped: 0
Mean displacement: 0.98 um
Max displacement: 1.40 um (Instance: key_scheduler/U578) (43.7, 90.86) -> (43.7, 89.46)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI22_X1
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2627.6MB
*** Finished refinePlace (0:02:39 mem=2627.6M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:44, real = 0:00:15, mem = 1954.5M, totSessionCpu=0:02:40 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:28, Mem = 2624.61M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.47min real=0.13min mem=2624.6M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.170  | -2.170  |  2.796  |
|           TNS (ns):|-272.824 |-272.824 |  0.000  |
|    Violating Paths:|   192   |   192   |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.606%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:15, mem = 1929.9M, totSessionCpu=0:02:40 **
*** Timing NOT met, worst failing slack is -2.170
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 19 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:02:40.0/0:02:10.7 (1.2), mem = 2792.9M
*info: 19 clock nets excluded
*info: 64 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.170 TNS Slack -272.824 Density 77.61
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 2.796|   0.000|
|reg2reg   |-2.170|-272.824|
|HEPG      |-2.170|-272.824|
|All Paths |-2.170|-272.824|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -2.170|   -2.170|-272.824| -272.824|   77.61%|   0:00:00.0| 3002.3M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
|  -1.982|   -1.982|-239.785| -239.785|   77.61%|   0:00:00.0| 3192.6M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
|  -1.700|   -1.700|-209.703| -209.703|   77.62%|   0:00:01.0| 3197.1M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
|  -1.610|   -1.610|-191.798| -191.798|   77.63%|   0:00:00.0| 3197.1M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
|  -1.565|   -1.565|-184.003| -184.003|   77.63%|   0:00:00.0| 3197.1M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
|  -1.526|   -1.526|-176.231| -176.231|   77.63%|   0:00:00.0| 3197.1M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
|  -1.450|   -1.450|-172.315| -172.315|   77.65%|   0:00:00.0| 3197.1M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
|  -1.411|   -1.411|-171.664| -171.664|   77.66%|   0:00:00.0| 3197.1M|generic_view|  reg2reg| randomize/data_out_reg_61_/D  |
|  -1.408|   -1.408|-170.365| -170.365|   77.67%|   0:00:01.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_44_/D  |
|  -1.360|   -1.360|-169.495| -169.495|   77.68%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_50_/D  |
|  -1.322|   -1.322|-163.810| -163.810|   77.71%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_50_/D  |
|  -1.277|   -1.277|-161.271| -161.271|   77.73%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_50_/D  |
|  -1.242|   -1.242|-159.264| -159.264|   77.76%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
|  -1.185|   -1.185|-156.605| -156.605|   77.77%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_61_/D  |
|  -1.163|   -1.163|-156.479| -156.479|   77.78%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_30_/D  |
|  -1.134|   -1.134|-155.502| -155.502|   77.80%|   0:00:01.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -1.099|   -1.099|-147.091| -147.091|   77.83%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_1_/D   |
|  -1.068|   -1.068|-145.118| -145.118|   77.85%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_29_/D  |
|  -1.051|   -1.051|-142.907| -142.907|   77.85%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -1.023|   -1.023|-142.668| -142.668|   77.86%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_47_/D  |
|  -0.886|   -0.886|-116.808| -116.808|   77.91%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.861|   -0.861|-109.416| -109.416|   77.92%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.854|   -0.854|-107.998| -107.998|   77.95%|   0:00:01.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.851|   -0.851|-107.403| -107.403|   77.96%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.832|   -0.832|-103.802| -103.802|   77.97%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.795|   -0.795| -92.244|  -92.244|   77.99%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.745|   -0.745| -87.363|  -87.363|   78.01%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_29_/D  |
|  -0.721|   -0.721| -86.803|  -86.803|   78.01%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_29_/D  |
|  -0.703|   -0.703| -85.579|  -85.579|   78.03%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.684|   -0.684| -84.720|  -84.720|   78.04%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.661|   -0.661| -83.309|  -83.309|   78.06%|   0:00:01.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.641|   -0.641| -80.031|  -80.031|   78.09%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.623|   -0.623| -75.789|  -75.789|   78.12%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.583|   -0.583| -73.336|  -73.336|   78.17%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_30_/D  |
|  -0.550|   -0.550| -62.063|  -62.063|   78.21%|   0:00:00.0| 3320.2M|generic_view|  reg2reg| key_scheduler/ka_reg_98_/D    |
|  -0.525|   -0.525| -59.521|  -59.521|   78.22%|   0:00:01.0| 3320.2M|generic_view|  reg2reg| randomize/data_out_reg_46_/D  |
|  -0.510|   -0.510| -56.648|  -56.648|   78.32%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.485|   -0.485| -54.230|  -54.230|   78.34%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_27_/D  |
|  -0.468|   -0.468| -49.547|  -49.547|   78.39%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| key_scheduler/ka_reg_98_/D    |
|  -0.463|   -0.463| -46.773|  -46.773|   78.43%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
|  -0.446|   -0.446| -46.320|  -46.320|   78.45%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_52_/D  |
|  -0.440|   -0.440| -45.126|  -45.126|   78.52%|   0:00:01.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_37_/D  |
|  -0.421|   -0.421| -44.577|  -44.577|   78.53%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.403|   -0.403| -43.094|  -43.094|   78.57%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_37_/D  |
|  -0.379|   -0.379| -38.360|  -38.360|   78.62%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.348|   -0.348| -34.428|  -34.428|   78.64%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_47_/D  |
|  -0.336|   -0.336| -29.815|  -29.815|   78.67%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_47_/D  |
|  -0.315|   -0.315| -25.327|  -25.327|   78.69%|   0:00:01.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.296|   -0.296| -22.458|  -22.458|   78.74%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_47_/D  |
|  -0.279|   -0.279| -21.380|  -21.380|   78.77%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_32_/D  |
|  -0.274|   -0.274| -19.055|  -19.055|   78.81%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.248|   -0.248| -18.681|  -18.681|   78.82%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_12_/D  |
|  -0.225|   -0.225| -14.934|  -14.934|   78.86%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
|  -0.183|   -0.183|  -9.985|   -9.985|   78.95%|   0:00:01.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.150|   -0.150|  -7.534|   -7.534|   79.00%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_36_/D  |
|  -0.124|   -0.124|  -5.349|   -5.349|   79.09%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| key_scheduler/ka_reg_113_/D   |
|  -0.096|   -0.096|  -2.570|   -2.570|   79.19%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_52_/D  |
|  -0.076|   -0.076|  -1.932|   -1.932|   79.25%|   0:00:01.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_46_/D  |
|  -0.060|   -0.060|  -0.615|   -0.615|   79.35%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.043|   -0.043|  -0.461|   -0.461|   79.40%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.026|   -0.026|  -0.137|   -0.137|   79.48%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_48_/D  |
|  -0.008|   -0.008|  -0.023|   -0.023|   79.55%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| randomize/data_out_reg_13_/D  |
|   0.000|    0.004|   0.000|    0.000|   79.58%|   0:00:00.0| 3328.2M|          NA|       NA| NA                            |
|   0.000|    0.004|   0.000|    0.000|   79.58%|   0:00:00.0| 3328.2M|generic_view|       NA| NA                            |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:36.2 real=0:00:10.0 mem=3328.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.2 real=0:00:10.0 mem=3328.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |2.821|0.000|
|reg2reg   |0.004|0.000|
|HEPG      |0.004|0.000|
|All Paths |0.004|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 79.58
Update Timing Windows (Threshold 0.033) ...
Re Calculate Delays on 73 Nets
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.035|   -0.035|  -0.104|   -0.104|   79.58%|   0:00:00.0| 3328.2M|generic_view|  reg2reg| key_scheduler/ka_reg_113_/D   |
|   0.000|    0.001|   0.000|    0.000|   79.60%|   0:00:00.0| 3347.3M|generic_view|       NA| NA                            |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:00.0 mem=3347.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:00.0 mem=3347.3M) ***
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |2.821|0.000|
|reg2reg   |0.001|0.000|
|HEPG      |0.001|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:38.4 real=0:00:11.0 mem=3347.3M) ***
*** WnsOpt #1 [finish] : cpu/real = 0:00:39.2/0:00:11.7 (3.4), totSession cpu/real = 0:03:19.3/0:02:22.3 (1.4), mem = 2650.6M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:03:19 mem=2643.3M) ***
Move report: Detail placement moves 64 insts, mean move: 1.45 um, max move: 4.44 um 
	Max move on inst (randomize/f_func/sbox4a/U79): (111.72, 74.06) --> (108.68, 72.66)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2675.8MB
Summary Report:
Instances move: 64 (out of 6814 movable)
Instances flipped: 0
Mean displacement: 1.45 um
Max displacement: 4.44 um (Instance: randomize/f_func/sbox4a/U79) (111.72, 74.06) -> (108.68, 72.66)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2675.8MB
*** Finished refinePlace (0:03:20 mem=2675.8M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
GigaOpt: target slack met, skip TNS optimization
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:24, real = 0:00:28, mem = 1936.8M, totSessionCpu=0:03:20 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2647.06M, totSessionCpu=0:03:20).
**optDesign ... cpu = 0:01:24, real = 0:00:28, mem = 1936.0M, totSessionCpu=0:03:20 **

Skipping post route harden opt
**INFO: Skipping refine place as design is in placed state
Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns

Start Layer Assignment ...
WNS(0.001ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 4 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 69 (1.0%)

Set Prefer Layer Routing Effort ...
Total Net(7262) IPOed(201) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns

Start Layer Assignment ...
WNS(0.001ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 69 (1.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  2.821  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:25, real = 0:00:28, mem = 1878.1M, totSessionCpu=0:03:21 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 326
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 326
*** EcoRoute #1 [begin] : totSession cpu/real = 0:03:21.0/0:02:23.5 (1.4), mem = 2589.2M

globalDetailRoute

#Start globalDetailRoute on Tue Oct  3 14:06:27 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=7264)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
#Total number of routable nets = 7198.
#Total number of nets in the design = 7264.
#778 routable nets do not have any wires.
#6420 routable nets have routed wires.
#778 nets will be global routed.
#4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Oct  3 14:06:28 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 7262 nets.
#Voltage range [0.950 - 0.950] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
#Processed 538/0 dirty instances, 2431/44 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(396 insts marked dirty, reset pre-exisiting dirty flag on 401 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1878.95 (MB), peak = 2537.76 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1881.61 (MB), peak = 2537.76 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Oct  3 14:06:28 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.70 (MB)
#Total memory = 1881.61 (MB)
#Peak memory = 2537.76 (MB)
#
#
#Start global routing on Tue Oct  3 14:06:28 2023
#
#
#Start global routing initialization on Tue Oct  3 14:06:28 2023
#
#Number of eco nets is 776
#
#Start global routing data preparation on Tue Oct  3 14:06:28 2023
#
#Start routing resource analysis on Tue Oct  3 14:06:28 2023
#
#Routing resource analysis is done on Tue Oct  3 14:06:28 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         109         709        3080    81.10%
#  metal2         V         217         397        3080     0.00%
#  metal3         H         434         384        3080     0.00%
#  metal4         V         238         178        3080     0.00%
#  metal5         H         189         220        3080     1.72%
#  metal6         V         197         219        3080     1.69%
#  --------------------------------------------------------------
#  Total                   1385      57.88%       18480    14.09%
#
#  4 nets (0.06%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Oct  3 14:06:28 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1881.91 (MB), peak = 2537.76 (MB)
#
#
#Global routing initialization is done on Tue Oct  3 14:06:28 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1882.12 (MB), peak = 2537.76 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1884.99 (MB), peak = 2537.76 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1883.65 (MB), peak = 2537.76 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1883.65 (MB), peak = 2537.76 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
#Total number of routable nets = 7198.
#Total number of nets in the design = 7264.
#
#7198 routable nets have routed wires.
#4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4             774  
#------------------------------------------------
#        Total                  4             774  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4            7194  
#------------------------------------------------
#        Total                  4            7194  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  metal1        5(0.39%)      0(0.00%)      0(0.00%)   (0.39%)
#  metal2       47(1.53%)      8(0.26%)      1(0.03%)   (1.82%)
#  metal3        3(0.10%)      0(0.00%)      0(0.00%)   (0.10%)
#  metal4        2(0.06%)      0(0.00%)      0(0.00%)   (0.06%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     57(0.34%)      8(0.05%)      1(0.01%)   (0.40%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.05% H + 0.35% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 103565 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 3000 um.
#Total wire length on LAYER metal2 = 26936 um.
#Total wire length on LAYER metal3 = 35530 um.
#Total wire length on LAYER metal4 = 20085 um.
#Total wire length on LAYER metal5 = 8946 um.
#Total wire length on LAYER metal6 = 9067 um.
#Total number of vias = 55358
#Up-Via Summary (total 55358):
#           
#-----------------------
# metal1          25157
# metal2          20097
# metal3           7035
# metal4           1891
# metal5           1178
#-----------------------
#                 55358 
#
#Max overcon = 3 tracks.
#Total overcon = 0.40%.
#Worst layer Gcell overcon rate = 0.10%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 2.05 (MB)
#Total memory = 1883.66 (MB)
#Peak memory = 2537.76 (MB)
#
#Finished global routing on Tue Oct  3 14:06:28 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1883.35 (MB), peak = 2537.76 (MB)
#Start Track Assignment.
#Done with 260 horizontal wires in 2 hboxes and 335 vertical wires in 2 hboxes.
#Done with 33 horizontal wires in 2 hboxes and 52 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 103605 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 3000 um.
#Total wire length on LAYER metal2 = 26970 um.
#Total wire length on LAYER metal3 = 35535 um.
#Total wire length on LAYER metal4 = 20086 um.
#Total wire length on LAYER metal5 = 8947 um.
#Total wire length on LAYER metal6 = 9066 um.
#Total number of vias = 55358
#Up-Via Summary (total 55358):
#           
#-----------------------
# metal1          25157
# metal2          20097
# metal3           7035
# metal4           1891
# metal5           1178
#-----------------------
#                 55358 
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1882.03 (MB), peak = 2537.76 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 7.17 (MB)
#Total memory = 1882.03 (MB)
#Peak memory = 2537.76 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.9% of the total area was rechecked for DRC, and 92.6% required routing.
#   number of violations = 151
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        1        0        0        1
#	metal2       12      128        0      140
#	metal3        0        7        0        7
#	metal4        0        1        2        3
#	Totals       13      136        2      151
#396 out of 6814 instances (5.8%) need to be verified(marked ipoed), dirty area = 5.1%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 151
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        1        0        0        1
#	metal2       12      128        0      140
#	metal3        0        7        0        7
#	metal4        0        1        2        3
#	Totals       13      136        2      151
#cpu time = 00:00:08, elapsed time = 00:00:01, memory = 1888.10 (MB), peak = 2537.76 (MB)
#start 1st optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        3        3
#	Totals        3        3
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1882.30 (MB), peak = 2537.76 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 103892 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2845 um.
#Total wire length on LAYER metal2 = 26450 um.
#Total wire length on LAYER metal3 = 35874 um.
#Total wire length on LAYER metal4 = 20579 um.
#Total wire length on LAYER metal5 = 8994 um.
#Total wire length on LAYER metal6 = 9151 um.
#Total number of vias = 56961
#Up-Via Summary (total 56961):
#           
#-----------------------
# metal1          25313
# metal2          20880
# metal3           7587
# metal4           1955
# metal5           1226
#-----------------------
#                 56961 
#
#Total number of DRC violations = 3
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 3
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:11
#Elapsed time = 00:00:02
#Increased memory = 0.28 (MB)
#Total memory = 1882.30 (MB)
#Peak memory = 2537.76 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Oct  3 14:06:30 2023
#
#
#Start Post Route Wire Spread.
#Done with 467 horizontal wires in 4 hboxes and 184 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 104048 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26478 um.
#Total wire length on LAYER metal3 = 35955 um.
#Total wire length on LAYER metal4 = 20604 um.
#Total wire length on LAYER metal5 = 9003 um.
#Total wire length on LAYER metal6 = 9162 um.
#Total number of vias = 56961
#Up-Via Summary (total 56961):
#           
#-----------------------
# metal1          25313
# metal2          20880
# metal3           7587
# metal4           1955
# metal5           1226
#-----------------------
#                 56961 
#
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        3        3
#	Totals        3        3
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1883.56 (MB), peak = 2537.76 (MB)
#CELL_VIEW top,init has 3 DRC violations
#Total number of DRC violations = 3
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 3
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 104048 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26478 um.
#Total wire length on LAYER metal3 = 35955 um.
#Total wire length on LAYER metal4 = 20604 um.
#Total wire length on LAYER metal5 = 9003 um.
#Total wire length on LAYER metal6 = 9162 um.
#Total number of vias = 56961
#Up-Via Summary (total 56961):
#           
#-----------------------
# metal1          25313
# metal2          20880
# metal3           7587
# metal4           1955
# metal5           1226
#-----------------------
#                 56961 
#
#detailRoute Statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:02
#Increased memory = 1.54 (MB)
#Total memory = 1883.56 (MB)
#Peak memory = 2537.76 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:04
#Increased memory = -146.87 (MB)
#Total memory = 1731.22 (MB)
#Peak memory = 2537.76 (MB)
#Number of warnings = 0
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct  3 14:06:31 2023
#
*** EcoRoute #1 [finish] : cpu/real = 0:00:14.7/0:00:03.7 (4.0), totSession cpu/real = 0:03:35.6/0:02:27.2 (1.5), mem = 2494.7M
**optDesign ... cpu = 0:01:40, real = 0:00:32, mem = 1720.8M, totSessionCpu=0:03:36 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #5 PostEcoSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=6814 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2494.7M)
Extracted 10.0021% (CPU Time= 0:00:00.2  MEM= 2530.7M)
Extracted 20.0018% (CPU Time= 0:00:00.2  MEM= 2530.7M)
Extracted 30.0014% (CPU Time= 0:00:00.2  MEM= 2530.7M)
Extracted 40.0023% (CPU Time= 0:00:00.3  MEM= 2530.7M)
Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 2530.7M)
Extracted 60.0015% (CPU Time= 0:00:00.3  MEM= 2530.7M)
Extracted 70.0024% (CPU Time= 0:00:00.4  MEM= 2530.7M)
Extracted 80.002% (CPU Time= 0:00:00.4  MEM= 2530.7M)
Extracted 90.0016% (CPU Time= 0:00:00.5  MEM= 2530.7M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 2534.7M)
Number of Extracted Resistors     : 136734
Number of Extracted Ground Cap.   : 143922
Number of Extracted Coupling Cap. : 269892
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2511.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 2515.402M)
**optDesign ... cpu = 0:01:41, real = 0:00:34, mem = 1721.4M, totSessionCpu=0:03:37 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2452.51)
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2796.59 CPU=0:00:03.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2796.59 CPU=0:00:03.4 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2796.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2796.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2457.71)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2813.29 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2813.29 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:02.0 totSessionCpu=0:03:44 mem=2811.3M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.017  | -0.017  |  2.789  |
|           TNS (ns):| -0.044  | -0.044  |  0.000  |
|    Violating Paths:|    5    |    5    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:48, real = 0:00:36, mem = 1811.8M, totSessionCpu=0:03:44 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.017
*** Check timing (0:00:00.0)
VT info 0 0
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:01:48, real = 0:00:36, mem = 1811.8M, totSessionCpu=0:03:44 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2502.60M, totSessionCpu=0:03:44).
**optDesign ... cpu = 0:01:48, real = 0:00:36, mem = 1811.8M, totSessionCpu=0:03:44 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #7 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:48, real = 0:00:36, mem = 1812.8M, totSessionCpu=0:03:44 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.017  | -0.017  |  2.789  |
|           TNS (ns):| -0.044  | -0.044  |  0.000  |
|    Violating Paths:|    5    |    5    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:49, real = 0:00:39, mem = 1815.5M, totSessionCpu=0:03:45 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:01:48.7/0:00:39.1 (2.8), totSession cpu/real = 0:03:45.2/0:02:34.2 (1.5), mem = 2504.9M
<CMD> report_timing
Path 1: VIOLATED Setup Check with Pin randomize/data_out_reg_51_/CK 
Endpoint:   randomize/data_out_reg_51_/D (v) checked with  leading edge of 'CLK'
Beginpoint: sequencer/round_reg_2_/Q     (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: generic_view
Other End Arrival Time          0.000
- Setup                         0.172
+ Phase Shift                   6.800
= Required Time                 6.628
- Arrival Time                  6.645
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | sequencer/round_reg_2_       | CK ^         |           |       |   0.000 |   -0.017 | 
     | sequencer/round_reg_2_       | CK ^ -> Q ^  | DFF_X1    | 0.388 |   0.388 |    0.371 | 
     | randomize/U38                | A1 ^ -> ZN v | NAND2_X2  | 0.063 |   0.452 |    0.435 | 
     | randomize/U35                | A1 v -> ZN ^ | NOR2_X1   | 0.128 |   0.580 |    0.563 | 
     | randomize/U13                | A1 ^ -> ZN v | NOR2_X2   | 0.041 |   0.621 |    0.604 | 
     | randomize/U54                | A v -> ZN ^  | INV_X1    | 0.058 |   0.679 |    0.662 | 
     | randomize/U40                | B ^ -> ZN v  | AOI211_X1 | 0.033 |   0.712 |    0.695 | 
     | randomize/U41                | B v -> ZN ^  | AOI211_X1 | 0.335 |   1.047 |    1.030 | 
     | randomize/U62                | A1 ^ -> ZN v | NOR2_X1   | 0.047 |   1.094 |    1.077 | 
     | randomize/U63                | B2 v -> ZN ^ | OAI21_X1  | 0.167 |   1.261 |    1.244 | 
     | randomize/U42                | A ^ -> ZN v  | OAI21_X2  | 0.112 |   1.374 |    1.356 | 
     | FE_PDC59_randomize_n47       | A v -> Z v   | BUF_X8    | 0.158 |   1.531 |    1.514 | 
     | FE_PDC85_randomize_n47       | A v -> Z v   | BUF_X32   | 0.086 |   1.618 |    1.601 | 
     | FE_PDC74_randomize_n47       | A v -> Z v   | BUF_X16   | 0.090 |   1.707 |    1.690 | 
     | randomize/U5                 | A v -> ZN ^  | INV_X16   | 0.119 |   1.826 |    1.809 | 
     | randomize/U139               | B2 ^ -> ZN v | AOI22_X2  | 0.256 |   2.082 |    2.065 | 
     | randomize/U140               | A v -> ZN ^  | INV_X1    | 0.125 |   2.208 |    2.191 | 
     | randomize/U143               | A2 ^ -> ZN v | AOI22_X1  | 0.062 |   2.270 |    2.253 | 
     | randomize/U144               | A1 v -> ZN ^ | NAND2_X1  | 0.127 |   2.397 |    2.380 | 
     | randomize/f_func/U56         | A ^ -> Z ^   | XOR2_X2   | 0.377 |   2.774 |    2.757 | 
     | randomize/f_func/sbox4b/U59  | A ^ -> ZN v  | INV_X1    | 0.082 |   2.856 |    2.839 | 
     | randomize/f_func/sbox4b/U36  | A2 v -> ZN ^ | NAND2_X1  | 0.123 |   2.979 |    2.962 | 
     | randomize/f_func/sbox4b/U37  | A2 ^ -> ZN v | NOR2_X1   | 0.074 |   3.053 |    3.036 | 
     | randomize/f_func/sbox4b/U38  | A2 v -> ZN ^ | NAND2_X1  | 0.154 |   3.207 |    3.190 | 
     | randomize/f_func/sbox4b/U228 | A ^ -> ZN v  | INV_X1    | 0.059 |   3.267 |    3.250 | 
     | randomize/f_func/sbox4b/U229 | A2 v -> ZN v | OR4_X1    | 0.437 |   3.704 |    3.687 | 
     | randomize/f_func/sbox4b/U297 | A3 v -> ZN v | OR3_X1    | 0.361 |   4.065 |    4.047 | 
     | randomize/f_func/sbox4b/U298 | A3 v -> ZN ^ | NOR3_X1   | 0.302 |   4.367 |    4.350 | 
     | randomize/f_func/sbox4b/U325 | A3 ^ -> ZN v | NAND4_X1  | 0.158 |   4.525 |    4.508 | 
     | randomize/f_func/sbox4b/U326 | A4 v -> ZN ^ | NOR4_X2   | 0.353 |   4.879 |    4.861 | 
     | randomize/f_func/sbox4b/U330 | A1 ^ -> ZN v | OAI22_X1  | 0.087 |   4.966 |    4.948 | 
     | randomize/f_func/sbox4b/U331 | A v -> ZN ^  | AOI21_X1  | 0.163 |   5.129 |    5.112 | 
     | randomize/f_func/sbox4b/U332 | A ^ -> ZN v  | OAI221_X4 | 0.240 |   5.369 |    5.352 | 
     | randomize/f_func/p_func/U31  | A v -> Z v   | XOR2_X1   | 0.217 |   5.587 |    5.569 | 
     | randomize/f_func/p_func/U34  | B v -> Z v   | XOR2_X2   | 0.225 |   5.811 |    5.794 | 
     | randomize/f_func/p_func/U36  | B v -> ZN ^  | XNOR2_X1  | 0.193 |   6.005 |    5.987 | 
     | randomize/f_func/p_func/U37  | A ^ -> ZN v  | XNOR2_X2  | 0.100 |   6.104 |    6.087 | 
     | randomize/U616               | B v -> Z v   | XOR2_X1   | 0.259 |   6.363 |    6.346 | 
     | randomize/U617               | B2 v -> ZN ^ | AOI22_X1  | 0.195 |   6.558 |    6.541 | 
     | randomize/U622               | A1 ^ -> ZN v | NAND4_X1  | 0.088 |   6.645 |    6.628 | 
     | randomize/data_out_reg_51_   | D v          | DFF_X1    | 0.000 |   6.645 |    6.628 | 
     +--------------------------------------------------------------------------------------+ 

<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2474.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 4. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 3 finished.
 VERIFY DRC ...... Thread : 1 finished.

  Verification Complete : 3 Viols.

 Violation Summary By Layer and Type:

	          Short   Totals
	metal2        3        3
	Totals        3        3

 *** End Verify DRC (CPU: 0:00:01.1  ELAPSED TIME: 1.00  MEM: 288.1M) ***

<CMD> ecoRoute -fix_drc
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45

#% Begin detailRoute (date=10/03 14:06:39, mem=1811.1M)

detailRoute -fix_drc

#Start detailRoute on Tue Oct  3 14:06:39 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=7264)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
#WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Oct  3 14:06:40 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 7262 nets.
#Voltage range [0.950 - 0.950] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1807.25 (MB), peak = 2537.76 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1809.92 (MB), peak = 2537.76 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        6        6
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1809.83 (MB), peak = 2537.76 (MB)
#start 1st fixing drc iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1810.63 (MB), peak = 2537.76 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 104051 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26475 um.
#Total wire length on LAYER metal3 = 35957 um.
#Total wire length on LAYER metal4 = 20604 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.25 (MB)
#Total memory = 1810.63 (MB)
#Peak memory = 2537.76 (MB)
#	no debugging net set
#
#detailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = -123.23 (MB)
#Total memory = 1687.82 (MB)
#Peak memory = 2537.76 (MB)
#Number of warnings = 2
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Tue Oct  3 14:06:40 2023
#
#% End detailRoute (date=10/03 14:06:40, total cpu=0:00:01.9, real=0:00:01.0, peak res=1811.1M, current mem=1679.1M)
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2429.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 4. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 1 finished.
 VERIFY DRC ...... Thread : 3 finished.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.0  ELAPSED TIME: 1.00  MEM: 288.1M) ***

<CMD> setLayerPreference node_net -isVisible 1
<CMD> saveDesign route
#% Begin save design ... (date=10/03 14:06:41, mem=1683.0M)
% Begin Save ccopt configuration ... (date=10/03 14:06:41, mem=1683.0M)
% End Save ccopt configuration ... (date=10/03 14:06:41, total cpu=0:00:00.0, real=0:00:01.0, peak res=1683.3M, current mem=1683.3M)
% Begin Save netlist data ... (date=10/03 14:06:42, mem=1683.3M)
Writing Binary DB to route.dat.tmp/vbin/top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=10/03 14:06:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1683.3M, current mem=1683.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file route.dat.tmp/top.route.congmap.gz ...
% Begin Save AAE data ... (date=10/03 14:06:42, mem=1683.6M)
Saving AAE Data ...
% End Save AAE data ... (date=10/03 14:06:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1683.6M, current mem=1683.6M)
Saving preference file route.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file route.dat.tmp/top.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Tue Oct  3 14:06:42 2023)
Saving property file route.dat.tmp/top.prop
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2547.8M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=2547.8M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=2547.8M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file route.dat.tmp/top.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=10/03 14:06:44, mem=1684.9M)
% End Save power constraints data ... (date=10/03 14:06:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1684.9M, current mem=1684.9M)
generic_rc_corner
Generated self-contained design route.dat.tmp
#% End save design ... (date=10/03 14:06:44, total cpu=0:00:00.8, real=0:00:03.0, peak res=1685.4M, current mem=1685.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getFillerMode -quiet
<CMD> addFiller -cell {FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32} -prefix FILL
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 6 filler insts (cell FILLCELL_X32 / prefix FILL).
*INFO:   Added 22 filler insts (cell FILLCELL_X16 / prefix FILL).
*INFO:   Added 78 filler insts (cell FILLCELL_X8 / prefix FILL).
*INFO:   Added 447 filler insts (cell FILLCELL_X4 / prefix FILL).
*INFO:   Added 5881 filler insts (cell FILLCELL_X1 / prefix FILL).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL).
*INFO: Total 6434 filler insts added - prefix FILL (CPU: 0:00:00.5).
For 6434 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign post_route
#% Begin save design ... (date=10/03 14:06:44, mem=1687.1M)
% Begin Save ccopt configuration ... (date=10/03 14:06:44, mem=1687.1M)
% End Save ccopt configuration ... (date=10/03 14:06:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1687.4M, current mem=1687.4M)
% Begin Save netlist data ... (date=10/03 14:06:44, mem=1687.4M)
Writing Binary DB to post_route.dat.tmp/vbin/top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=10/03 14:06:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1688.0M, current mem=1688.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file post_route.dat.tmp/top.route.congmap.gz ...
% Begin Save AAE data ... (date=10/03 14:06:44, mem=1688.1M)
Saving AAE Data ...
% End Save AAE data ... (date=10/03 14:06:44, total cpu=0:00:00.0, real=0:00:01.0, peak res=1688.1M, current mem=1688.1M)
Saving preference file post_route.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file post_route.dat.tmp/top.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Tue Oct  3 14:06:45 2023)
Saving property file post_route.dat.tmp/top.prop
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2547.4M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2547.4M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=2547.4M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file post_route.dat.tmp/top.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=10/03 14:06:46, mem=1688.4M)
% End Save power constraints data ... (date=10/03 14:06:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1688.4M, current mem=1688.4M)
generic_rc_corner
Generated self-contained design post_route.dat.tmp
#% End save design ... (date=10/03 14:06:47, total cpu=0:00:00.8, real=0:00:03.0, peak res=1688.8M, current mem=1688.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> report_timing > timing.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2491.4M)
Extracted 10.0025% (CPU Time= 0:00:00.2  MEM= 2527.4M)
Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 2527.4M)
Extracted 30.0025% (CPU Time= 0:00:00.2  MEM= 2527.4M)
Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 2527.4M)
Extracted 50.0025% (CPU Time= 0:00:00.3  MEM= 2527.4M)
Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 2527.4M)
Extracted 70.0025% (CPU Time= 0:00:00.4  MEM= 2527.4M)
Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 2527.4M)
Extracted 90.0025% (CPU Time= 0:00:00.6  MEM= 2527.4M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 2531.4M)
Number of Extracted Resistors     : 136438
Number of Extracted Ground Cap.   : 143626
Number of Extracted Coupling Cap. : 269076
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2515.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:02.0  MEM: 2515.363M)
Start delay calculation (fullDC) (8 T). (MEM=2548.48)
Initializing multi-corner resistance tables ...
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2880.53 CPU=0:00:03.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2880.53 CPU=0:00:03.4 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2880.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2880.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2548.64)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2903.13 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2903.13 CPU=0:00:01.0 REAL=0:00:00.0)
<CMD> summaryReport -noHtml -outfile summary.rpt
Start to collect the design information.
Build netlist information for Cell top.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file summary.rpt
<CMD> verify_drc > drc.rpt
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2933.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 4. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 3 finished.
 VERIFY DRC ...... Thread : 1 finished.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.0  ELAPSED TIME: 1.00  MEM: 256.1M) ***

<CMD> zoomBox 17.68350 1.24700 141.02700 110.93150
<CMD> zoomOut
<CMD> zoomIn
<CMD> gui_select -rect {65.42050 58.08950 91.08250 58.08950}
<CMD> zoomOut
<CMD> zoomIn
<CMD> zoomBox 78.31600 52.20900 133.04450 100.87700
<CMD> gui_select -rect {126.67800 92.91850 134.08500 86.00100}
<CMD> gui_select -rect {126.49450 89.61300 135.86050 84.40950}
<CMD> gui_select -rect {137.73650 73.04850 138.08650 73.05600}
<CMD> zoomBox 136.70000 71.92900 139.05300 73.15950
<CMD> fit
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2038.7M, totSessionCpu=0:04:08 **
GigaOpt running with 8 threads.
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { generic_view }
setOptMode -activeSetupViews                                    { generic_view }
setOptMode -autoSetupViews                                      { generic_view}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #2 [begin] : totSession cpu/real = 0:04:07.6/0:03:39.1 (1.1), mem = 3268.4M
*** InitOpt #2 [begin] : totSession cpu/real = 0:04:07.6/0:03:39.1 (1.1), mem = 3268.4M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2054.3M, totSessionCpu=0:04:09 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3242.4M, init mem=3242.4M)
*info: Placed = 13248         
*info: Unplaced = 0           
Placement Density:100.00%(11523/11523)
Placement Density (including fixed std cells):100.00%(11523/11523)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3242.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #2 [finish] : cpu/real = 0:00:01.4/0:00:00.7 (1.8), totSession cpu/real = 0:04:09.0/0:03:39.9 (1.1), mem = 3242.4M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #8 InitialSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3242.4M)
Extracted 10.0025% (CPU Time= 0:00:00.2  MEM= 3294.5M)
Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 3294.5M)
Extracted 30.0025% (CPU Time= 0:00:00.3  MEM= 3294.5M)
Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 3294.5M)
Extracted 50.0025% (CPU Time= 0:00:00.3  MEM= 3294.5M)
Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 3294.5M)
Extracted 70.0025% (CPU Time= 0:00:00.4  MEM= 3294.5M)
Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 3294.5M)
Extracted 90.0025% (CPU Time= 0:00:00.6  MEM= 3294.5M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 3298.5M)
Number of Extracted Resistors     : 136438
Number of Extracted Ground Cap.   : 143626
Number of Extracted Coupling Cap. : 269076
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3266.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3266.441M)
Initializing multi-corner resistance tables ...
*** BuildHoldData #2 [begin] : totSession cpu/real = 0:04:10.7/0:03:42.0 (1.1), mem = 3277.3M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3275.33)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
End delay calculation. (MEM=3599.89 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3599.89 CPU=0:00:01.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:04:13 mem=3599.9M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.7 real=0:00:01.0 totSessionCpu=0:04:13 mem=3599.9M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3610.7)
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3600.82 CPU=0:00:03.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3600.82 CPU=0:00:03.2 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3600.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3600.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=3271.94)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3628.43 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3628.43 CPU=0:00:01.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:01.0 totSessionCpu=0:04:20 mem=3626.4M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.017  | -0.017  |  2.788  |
|           TNS (ns):| -0.033  | -0.033  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #2 [finish] : cpu/real = 0:00:09.4/0:00:02.7 (3.5), totSession cpu/real = 0:04:20.1/0:03:44.7 (1.2), mem = 3657.0M
**optDesign ... cpu = 0:00:13, real = 0:00:06, mem = 2094.6M, totSessionCpu=0:04:20 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #9 OptimizationPass1
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 3287.43M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #2 [begin] : totSession cpu/real = 0:04:20.4/0:03:44.8 (1.2), mem = 3287.4M
Info: 19 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     6|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.02|    -0.03|       0|       0|       0|100.00%|          |         |
|     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.02|    -0.03|       0|       0|       0|100.00%| 0:00:00.0|  3799.6M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3799.6M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:01.0/0:00:00.8 (1.3), totSession cpu/real = 0:04:21.5/0:03:45.5 (1.2), mem = 3397.9M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:14, real = 0:00:06, mem = 2167.6M, totSessionCpu=0:04:21 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3397.85M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.00min mem=3397.9M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.017  | -0.017  |  2.788  |
|           TNS (ns):| -0.033  | -0.033  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:07, mem = 2165.8M, totSessionCpu=0:04:22 **
*** Timing NOT met, worst failing slack is -0.017
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 19 clock nets excluded from IPO operation.
*** WnsOpt #2 [begin] : totSession cpu/real = 0:04:21.9/0:03:45.8 (1.2), mem = 3562.3M
*info: 19 clock nets excluded
*info: 64 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.033 Density 100.00
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.017|-0.033|
|HEPG      |-0.017|-0.033|
|All Paths |-0.017|-0.033|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.017|   -0.017|  -0.033|   -0.033|  100.00%|   0:00:00.0| 3829.0M|generic_view|  reg2reg| randomize/data_out_reg_51_/D  |
|  -0.008|   -0.008|  -0.015|   -0.015|  100.00%|   0:00:01.0| 4439.6M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.008|   -0.008|  -0.015|   -0.015|  100.00%|   0:00:01.0| 4439.6M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.008|   -0.008|  -0.015|   -0.015|  100.00%|   0:00:02.0| 4439.6M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.8 real=0:00:02.0 mem=4439.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.9 real=0:00:02.0 mem=4439.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.008|-0.015|
|HEPG      |-0.008|-0.015|
|All Paths |-0.008|-0.015|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.008 TNS Slack -0.015 Density 100.00
Update Timing Windows (Threshold 0.033) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.008|-0.015|
|HEPG      |-0.008|-0.015|
|All Paths |-0.008|-0.015|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:05.1 real=0:00:02.0 mem=4439.6M) ***
*** WnsOpt #2 [finish] : cpu/real = 0:00:05.9/0:00:02.2 (2.7), totSession cpu/real = 0:04:27.9/0:03:48.0 (1.2), mem = 3497.9M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:04:28 mem=3490.6M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3490.6MB
*** Finished refinePlace (0:04:28 mem=3490.6M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 19 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] : totSession cpu/real = 0:04:28.0/0:03:48.1 (1.2), mem = 3490.6M
*info: 19 clock nets excluded
*info: 64 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.008 TNS Slack -0.015 Density 100.00
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.008|-0.015|
|HEPG      |-0.008|-0.015|
|All Paths |-0.008|-0.015|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.008|   -0.008|  -0.015|   -0.015|  100.00%|   0:00:00.0| 3872.3M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.008|   -0.008|  -0.015|   -0.015|  100.00%|   0:00:00.0| 3986.5M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=3986.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=3986.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.008|-0.015|
|HEPG      |-0.008|-0.015|
|All Paths |-0.008|-0.015|
+----------+------+------+

Update Timing Windows (Threshold 0.033) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.008|-0.015|
|HEPG      |-0.008|-0.015|
|All Paths |-0.008|-0.015|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=3986.5M) ***
*** TnsOpt #1 [finish] : cpu/real = 0:00:01.1/0:00:00.7 (1.5), totSession cpu/real = 0:04:29.1/0:03:48.8 (1.2), mem = 3501.8M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #10 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:22, real = 0:00:10, mem = 2230.6M, totSessionCpu=0:04:29 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3493.75M, totSessionCpu=0:04:29).
**optDesign ... cpu = 0:00:22, real = 0:00:10, mem = 2229.4M, totSessionCpu=0:04:29 **

Skipping post route harden opt
**INFO: Skipping refine place as no legal commits were detected
Default Rule : ""
Non Default Rules :
Worst Slack : -0.008 ns

Start Layer Assignment ...
WNS(-0.008ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 65 (0.9%)

Set Prefer Layer Routing Effort ...
Total Net(7262) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : -0.008 ns

Start Layer Assignment ...
WNS(-0.008ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 65 (0.9%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.008  | -0.008  |  2.788  |
|           TNS (ns):| -0.015  | -0.015  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:10, mem = 2169.2M, totSessionCpu=0:04:30 **
**INFO: flowCheckPoint #11 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 2
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2
*** EcoRoute #2 [begin] : totSession cpu/real = 0:04:30.0/0:03:49.3 (1.2), mem = 3429.7M

globalDetailRoute

#Start globalDetailRoute on Tue Oct  3 14:07:53 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=7264)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
#Total number of routable nets = 7198.
#Total number of nets in the design = 7264.
#2 routable nets do not have any wires.
#7196 routable nets have routed wires.
#2 nets will be global routed.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Oct  3 14:07:53 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 7262 nets.
#Voltage range [0.950 - 0.950] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
#Processed 0/0 dirty instances, 4/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 6434 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2163.69 (MB), peak = 2813.53 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2166.36 (MB), peak = 2813.53 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Oct  3 14:07:54 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.86 (MB)
#Total memory = 2166.36 (MB)
#Peak memory = 2813.53 (MB)
#
#
#Start global routing on Tue Oct  3 14:07:54 2023
#
#
#Start global routing initialization on Tue Oct  3 14:07:54 2023
#
#Number of eco nets is 2
#
#Start global routing data preparation on Tue Oct  3 14:07:54 2023
#
#Start routing resource analysis on Tue Oct  3 14:07:54 2023
#
#Routing resource analysis is done on Tue Oct  3 14:07:54 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         102         716        3080    81.10%
#  metal2         V         129         485        3080     0.00%
#  metal3         H         297         521        3080     0.00%
#  metal4         V         168         248        3080     0.00%
#  metal5         H         158         251        3080     1.72%
#  metal6         V         170         246        3080     1.69%
#  --------------------------------------------------------------
#  Total                   1025      68.34%       18480    14.09%
#
#  5 nets (0.07%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Oct  3 14:07:54 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2166.67 (MB), peak = 2813.53 (MB)
#
#
#Global routing initialization is done on Tue Oct  3 14:07:54 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2166.67 (MB), peak = 2813.53 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2167.32 (MB), peak = 2813.53 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2167.32 (MB), peak = 2813.53 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
#Total number of routable nets = 7198.
#Total number of nets in the design = 7264.
#
#7198 routable nets have routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               2  
#-----------------------------
#        Total               2  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5            7193  
#------------------------------------------------
#        Total                  5            7193  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104051 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26475 um.
#Total wire length on LAYER metal3 = 35957 um.
#Total wire length on LAYER metal4 = 20604 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 1.06 (MB)
#Total memory = 2167.41 (MB)
#Peak memory = 2813.53 (MB)
#
#Finished global routing on Tue Oct  3 14:07:54 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2167.19 (MB), peak = 2813.53 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104051 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26475 um.
#Total wire length on LAYER metal3 = 35957 um.
#Total wire length on LAYER metal4 = 20604 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2165.90 (MB), peak = 2813.53 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.53 (MB)
#Total memory = 2165.90 (MB)
#Peak memory = 2813.53 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 1.2% required routing.
#   number of violations = 0
#0 out of 13248 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2166.74 (MB), peak = 2813.53 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104052 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26475 um.
#Total wire length on LAYER metal3 = 35957 um.
#Total wire length on LAYER metal4 = 20604 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.84 (MB)
#Total memory = 2166.74 (MB)
#Peak memory = 2813.53 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Oct  3 14:07:54 2023
#
#
#Start Post Route Wire Spread.
#Done with 143 horizontal wires in 4 hboxes and 25 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35963 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2167.48 (MB), peak = 2813.53 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35963 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.58 (MB)
#Total memory = 2167.48 (MB)
#Peak memory = 2813.53 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = -127.28 (MB)
#Total memory = 2041.83 (MB)
#Peak memory = 2813.53 (MB)
#Number of warnings = 0
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct  3 14:07:55 2023
#
*** EcoRoute #2 [finish] : cpu/real = 0:00:03.7/0:00:01.7 (2.1), totSession cpu/real = 0:04:33.7/0:03:51.0 (1.2), mem = 3338.2M
**optDesign ... cpu = 0:00:26, real = 0:00:12, mem = 2035.5M, totSessionCpu=0:04:34 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #12 PostEcoSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3338.2M)
Extracted 10.0021% (CPU Time= 0:00:00.2  MEM= 3374.2M)
Extracted 20.0018% (CPU Time= 0:00:00.2  MEM= 3374.2M)
Extracted 30.0014% (CPU Time= 0:00:00.2  MEM= 3374.2M)
Extracted 40.0023% (CPU Time= 0:00:00.3  MEM= 3374.2M)
Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 3374.2M)
Extracted 60.0015% (CPU Time= 0:00:00.3  MEM= 3374.2M)
Extracted 70.0024% (CPU Time= 0:00:00.4  MEM= 3374.2M)
Extracted 80.002% (CPU Time= 0:00:00.5  MEM= 3374.2M)
Extracted 90.0016% (CPU Time= 0:00:00.5  MEM= 3374.2M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 3378.2M)
Number of Extracted Resistors     : 136781
Number of Extracted Ground Cap.   : 143969
Number of Extracted Coupling Cap. : 269860
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3354.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.9  Real Time: 0:00:02.0  MEM: 3358.895M)
**optDesign ... cpu = 0:00:28, real = 0:00:14, mem = 2036.8M, totSessionCpu=0:04:36 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3373.54)
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3712.11 CPU=0:00:03.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3712.11 CPU=0:00:03.4 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3712.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3712.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=3379.23)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3734.73 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3734.73 CPU=0:00:01.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:02.0 totSessionCpu=0:04:42 mem=3732.7M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:16, mem = 2171.2M, totSessionCpu=0:04:42 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #13 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.010
*** Check timing (0:00:00.0)
VT info 0 0
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:35, real = 0:00:16, mem = 2171.3M, totSessionCpu=0:04:42 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3424.04M, totSessionCpu=0:04:42).
**optDesign ... cpu = 0:00:35, real = 0:00:16, mem = 2171.3M, totSessionCpu=0:04:42 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #14 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:35, real = 0:00:16, mem = 2167.3M, totSessionCpu=0:04:43 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:19, mem = 2167.8M, totSessionCpu=0:04:44 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:36.0/0:00:19.3 (1.9), totSession cpu/real = 0:04:43.6/0:03:58.5 (1.2), mem = 3426.3M
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2161.8M, totSessionCpu=0:04:46 **
GigaOpt running with 8 threads.
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { generic_view }
setOptMode -autoSetupViews                                      { generic_view}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #3 [begin] : totSession cpu/real = 0:04:46.6/0:04:10.7 (1.1), mem = 3425.4M
*** InitOpt #3 [begin] : totSession cpu/real = 0:04:46.6/0:04:10.7 (1.1), mem = 3425.4M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2177.3M, totSessionCpu=0:04:48 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3400.9M, init mem=3432.9M)
*info: Placed = 13248         
*info: Unplaced = 0           
Placement Density:100.00%(11523/11523)
Placement Density (including fixed std cells):100.00%(11523/11523)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3432.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #3 [finish] : cpu/real = 0:00:01.3/0:00:00.7 (1.9), totSession cpu/real = 0:04:47.9/0:04:11.4 (1.1), mem = 3432.9M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #15 InitialSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3432.9M)
Extracted 10.0021% (CPU Time= 0:00:00.2  MEM= 3481.0M)
Extracted 20.0018% (CPU Time= 0:00:00.2  MEM= 3481.0M)
Extracted 30.0014% (CPU Time= 0:00:00.3  MEM= 3481.0M)
Extracted 40.0023% (CPU Time= 0:00:00.3  MEM= 3481.0M)
Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 3481.0M)
Extracted 60.0015% (CPU Time= 0:00:00.4  MEM= 3481.0M)
Extracted 70.0024% (CPU Time= 0:00:00.4  MEM= 3481.0M)
Extracted 80.002% (CPU Time= 0:00:00.5  MEM= 3480.9M)
Extracted 90.0016% (CPU Time= 0:00:00.6  MEM= 3480.9M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 3484.9M)
Number of Extracted Resistors     : 136781
Number of Extracted Ground Cap.   : 143969
Number of Extracted Coupling Cap. : 269860
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3452.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.8  Real Time: 0:00:03.0  MEM: 3452.934M)
Initializing multi-corner resistance tables ...
*** BuildHoldData #3 [begin] : totSession cpu/real = 0:04:49.8/0:04:13.8 (1.1), mem = 3463.8M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3461.82)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
End delay calculation. (MEM=3790.94 CPU=0:00:01.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3790.94 CPU=0:00:01.8 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:00.0 totSessionCpu=0:04:53 mem=3790.9M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.8 real=0:00:00.0 totSessionCpu=0:04:53 mem=3790.9M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3801.75)
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3794.39 CPU=0:00:03.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3794.39 CPU=0:00:03.3 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3794.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3794.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=3461.51)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3819.01 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3819.01 CPU=0:00:01.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:01.0 totSessionCpu=0:04:59 mem=3817.0M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #3 [finish] : cpu/real = 0:00:09.6/0:00:02.8 (3.5), totSession cpu/real = 0:04:59.5/0:04:16.5 (1.2), mem = 3847.5M
**optDesign ... cpu = 0:00:13, real = 0:00:06, mem = 2218.2M, totSessionCpu=0:04:59 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #16 OptimizationPass1
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 3481.01M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #3 [begin] : totSession cpu/real = 0:04:59.8/0:04:16.6 (1.2), mem = 3481.0M
Info: 19 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     6|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%|          |         |
|     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%| 0:00:00.0|  3987.6M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3987.6M) ***

*** DrvOpt #3 [finish] : cpu/real = 0:00:01.0/0:00:00.8 (1.3), totSession cpu/real = 0:05:00.9/0:04:17.4 (1.2), mem = 3586.9M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 2291.0M, totSessionCpu=0:05:01 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3586.91M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.00min mem=3586.9M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 2290.2M, totSessionCpu=0:05:01 **
*** Timing NOT met, worst failing slack is -0.010
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 19 clock nets excluded from IPO operation.
*** WnsOpt #3 [begin] : totSession cpu/real = 0:05:01.3/0:04:17.6 (1.2), mem = 3751.9M
*info: 19 clock nets excluded
*info: 64 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4007.5M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4449.4M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4449.4M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4468.5M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=4468.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:01.0 mem=4468.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
Update Timing Windows (Threshold 0.033) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:03.3 real=0:00:01.0 mem=4468.5M) ***
*** WnsOpt #3 [finish] : cpu/real = 0:00:04.2/0:00:01.9 (2.2), totSession cpu/real = 0:05:05.5/0:04:19.5 (1.2), mem = 3654.8M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 19 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] : totSession cpu/real = 0:05:05.5/0:04:19.5 (1.2), mem = 3654.8M
*info: 19 clock nets excluded
*info: 64 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4029.2M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4160.4M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4160.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=4160.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Update Timing Windows (Threshold 0.033) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=4160.4M) ***
*** TnsOpt #2 [finish] : cpu/real = 0:00:01.2/0:00:00.8 (1.5), totSession cpu/real = 0:05:06.7/0:04:20.3 (1.2), mem = 3671.7M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #17 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2342.1M, totSessionCpu=0:05:07 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3663.68M, totSessionCpu=0:05:07).
**optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2340.9M, totSessionCpu=0:05:07 **

Skipping post route harden opt
**INFO: Skipping refine place as no legal commits were detected
Default Rule : ""
Non Default Rules :
Worst Slack : -0.010 ns

Start Layer Assignment ...
WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 65 (0.9%)

Set Prefer Layer Routing Effort ...
Total Net(7262) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : -0.010 ns

Start Layer Assignment ...
WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 65 (0.9%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:11, mem = 2280.3M, totSessionCpu=0:05:08 **
**INFO: flowCheckPoint #18 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #3 [begin] : totSession cpu/real = 0:05:07.6/0:04:20.8 (1.2), mem = 3600.6M

globalDetailRoute

#Start globalDetailRoute on Tue Oct  3 14:08:25 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=7264)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
#Total number of routable nets = 7198.
#Total number of nets in the design = 7264.
#7198 routable nets have routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Oct  3 14:08:25 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 7262 nets.
#Voltage range [0.950 - 0.950] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2284.20 (MB), peak = 2813.53 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2287.34 (MB), peak = 2813.53 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Oct  3 14:08:25 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.35 (MB)
#Total memory = 2287.34 (MB)
#Peak memory = 2813.53 (MB)
#
#
#Start global routing on Tue Oct  3 14:08:25 2023
#
#
#Start global routing initialization on Tue Oct  3 14:08:25 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.41 (MB)
#Total memory = 2287.34 (MB)
#Peak memory = 2813.53 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2291.16 (MB), peak = 2813.53 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35963 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.82 (MB)
#Total memory = 2291.16 (MB)
#Peak memory = 2813.53 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Oct  3 14:08:25 2023
#
#
#Start Post Route Wire Spread.
#Done with 121 horizontal wires in 4 hboxes and 17 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2288.70 (MB), peak = 2813.53 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.36 (MB)
#Total memory = 2288.70 (MB)
#Peak memory = 2813.53 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 4.92 (MB)
#Total memory = 2285.22 (MB)
#Peak memory = 2813.53 (MB)
#Number of warnings = 1
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct  3 14:08:26 2023
#
*** EcoRoute #3 [finish] : cpu/real = 0:00:03.0/0:00:01.4 (2.1), totSession cpu/real = 0:05:10.5/0:04:22.3 (1.2), mem = 3582.5M
**optDesign ... cpu = 0:00:24, real = 0:00:12, mem = 2271.5M, totSessionCpu=0:05:11 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #19 PostEcoSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3582.5M)
Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 3618.5M)
Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 3618.5M)
Extracted 30.0019% (CPU Time= 0:00:00.2  MEM= 3618.5M)
Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 3618.5M)
Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 3618.5M)
Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 3618.5M)
Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 3618.5M)
Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 3618.5M)
Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 3618.5M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 3622.5M)
Number of Extracted Resistors     : 136783
Number of Extracted Ground Cap.   : 143971
Number of Extracted Coupling Cap. : 269860
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3606.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3610.504M)
**optDesign ... cpu = 0:00:26, real = 0:00:14, mem = 2147.3M, totSessionCpu=0:05:12 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3555.46)
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3899.54 CPU=0:00:03.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3899.54 CPU=0:00:03.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3899.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3899.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=3559.65)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3914.15 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3914.15 CPU=0:00:01.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:02.0 totSessionCpu=0:05:18 mem=3912.2M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2281.8M, totSessionCpu=0:05:19 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #20 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.010
*** Check timing (0:00:00.0)
VT info 0 0
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2281.8M, totSessionCpu=0:05:19 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3604.46M, totSessionCpu=0:05:19).
**optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2281.9M, totSessionCpu=0:05:19 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #21 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2279.5M, totSessionCpu=0:05:19 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:19, mem = 2283.1M, totSessionCpu=0:05:20 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #3 [finish] : cpu/real = 0:00:33.6/0:00:18.8 (1.8), totSession cpu/real = 0:05:20.2/0:04:29.5 (1.2), mem = 3606.8M
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2273.2M, totSessionCpu=0:05:26 **
GigaOpt running with 8 threads.
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { generic_view }
setOptMode -autoSetupViews                                      { generic_view}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #4 [begin] : totSession cpu/real = 0:05:26.6/0:05:05.2 (1.1), mem = 3605.9M
*** InitOpt #4 [begin] : totSession cpu/real = 0:05:26.6/0:05:05.2 (1.1), mem = 3605.9M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2290.8M, totSessionCpu=0:05:28 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3581.3M, init mem=3613.3M)
*info: Placed = 13248         
*info: Unplaced = 0           
Placement Density:100.00%(11523/11523)
Placement Density (including fixed std cells):100.00%(11523/11523)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3613.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #4 [finish] : cpu/real = 0:00:01.3/0:00:00.7 (1.8), totSession cpu/real = 0:05:27.9/0:05:06.0 (1.1), mem = 3613.3M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #22 InitialSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3613.3M)
Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 3661.4M)
Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 3661.4M)
Extracted 30.0019% (CPU Time= 0:00:00.2  MEM= 3661.4M)
Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 3661.4M)
Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 3661.4M)
Extracted 60.0025% (CPU Time= 0:00:00.3  MEM= 3661.4M)
Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 3661.4M)
Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 3661.4M)
Extracted 90.0019% (CPU Time= 0:00:00.5  MEM= 3661.4M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 3665.4M)
Number of Extracted Resistors     : 136783
Number of Extracted Ground Cap.   : 143971
Number of Extracted Coupling Cap. : 269860
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3633.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3633.355M)
Initializing multi-corner resistance tables ...
*** BuildHoldData #4 [begin] : totSession cpu/real = 0:05:29.6/0:05:08.1 (1.1), mem = 3644.2M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3642.25)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
End delay calculation. (MEM=3970.36 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3970.36 CPU=0:00:01.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:05:32 mem=3970.4M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.7 real=0:00:01.0 totSessionCpu=0:05:32 mem=3970.4M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3981.17)
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3962.25 CPU=0:00:03.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3962.25 CPU=0:00:03.2 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3962.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3962.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=3631.36)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3987.86 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3987.86 CPU=0:00:01.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.8 real=0:00:02.0 totSessionCpu=0:05:39 mem=3985.9M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #4 [finish] : cpu/real = 0:00:09.7/0:00:02.8 (3.5), totSession cpu/real = 0:05:39.3/0:05:10.8 (1.1), mem = 4016.4M
**optDesign ... cpu = 0:00:13, real = 0:00:06, mem = 2311.9M, totSessionCpu=0:05:39 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #23 OptimizationPass1
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 3647.86M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #4 [begin] : totSession cpu/real = 0:05:39.7/0:05:10.9 (1.1), mem = 3647.9M
Info: 19 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     6|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%|          |         |
|     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%| 0:00:01.0|  4160.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=4160.0M) ***

*** DrvOpt #4 [finish] : cpu/real = 0:00:01.1/0:00:00.8 (1.3), totSession cpu/real = 0:05:40.7/0:05:11.7 (1.1), mem = 3755.3M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:14, real = 0:00:07, mem = 2382.7M, totSessionCpu=0:05:41 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3755.27M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=3755.3M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 2382.1M, totSessionCpu=0:05:41 **
*** Timing NOT met, worst failing slack is -0.010
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 19 clock nets excluded from IPO operation.
*** WnsOpt #4 [begin] : totSession cpu/real = 0:05:41.2/0:05:11.9 (1.1), mem = 3922.3M
*info: 19 clock nets excluded
*info: 64 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4189.0M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4618.9M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4618.9M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4637.9M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=4637.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:01.0 mem=4637.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
Update Timing Windows (Threshold 0.033) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:03.3 real=0:00:01.0 mem=4638.0M) ***
*** WnsOpt #4 [finish] : cpu/real = 0:00:04.2/0:00:01.9 (2.3), totSession cpu/real = 0:05:45.4/0:05:13.8 (1.1), mem = 3824.2M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 19 clock nets excluded from IPO operation.
*** TnsOpt #3 [begin] : totSession cpu/real = 0:05:45.5/0:05:13.8 (1.1), mem = 3824.2M
*info: 19 clock nets excluded
*info: 64 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4198.7M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4333.9M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4333.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=4333.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Update Timing Windows (Threshold 0.033) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=4333.9M) ***
*** TnsOpt #3 [finish] : cpu/real = 0:00:01.1/0:00:00.7 (1.5), totSession cpu/real = 0:05:46.6/0:05:14.6 (1.1), mem = 3836.2M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #24 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:20, real = 0:00:10, mem = 2428.6M, totSessionCpu=0:05:47 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3826.12M, totSessionCpu=0:05:47).
**optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2427.4M, totSessionCpu=0:05:47 **

Skipping post route harden opt
**INFO: Skipping refine place as no legal commits were detected
Default Rule : ""
Non Default Rules :
Worst Slack : -0.010 ns

Start Layer Assignment ...
WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 65 (0.9%)

Set Prefer Layer Routing Effort ...
Total Net(7262) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : -0.010 ns

Start Layer Assignment ...
WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 65 (0.9%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2369.9M, totSessionCpu=0:05:47 **
**INFO: flowCheckPoint #25 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #4 [begin] : totSession cpu/real = 0:05:47.5/0:05:15.1 (1.1), mem = 3766.0M

globalDetailRoute

#Start globalDetailRoute on Tue Oct  3 14:09:19 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=7264)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
#Total number of routable nets = 7198.
#Total number of nets in the design = 7264.
#7198 routable nets have routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Oct  3 14:09:19 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 7262 nets.
#Voltage range [0.950 - 0.950] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2374.09 (MB), peak = 2847.71 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2376.75 (MB), peak = 2847.71 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Oct  3 14:09:19 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.98 (MB)
#Total memory = 2376.75 (MB)
#Peak memory = 2847.71 (MB)
#
#
#Start global routing on Tue Oct  3 14:09:19 2023
#
#
#Start global routing initialization on Tue Oct  3 14:09:19 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.17 (MB)
#Total memory = 2376.75 (MB)
#Peak memory = 2847.71 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2376.88 (MB), peak = 2847.71 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.12 (MB)
#Total memory = 2376.88 (MB)
#Peak memory = 2847.71 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Oct  3 14:09:20 2023
#
#
#Start Post Route Wire Spread.
#Done with 120 horizontal wires in 4 hboxes and 17 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2366.08 (MB), peak = 2847.71 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -10.67 (MB)
#Total memory = 2366.08 (MB)
#Peak memory = 2847.71 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = -7.17 (MB)
#Total memory = 2362.68 (MB)
#Peak memory = 2847.71 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct  3 14:09:20 2023
#
*** EcoRoute #4 [finish] : cpu/real = 0:00:02.7/0:00:01.3 (2.1), totSession cpu/real = 0:05:50.2/0:05:16.4 (1.1), mem = 3742.2M
**optDesign ... cpu = 0:00:24, real = 0:00:11, mem = 2356.2M, totSessionCpu=0:05:50 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #26 PostEcoSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3742.2M)
Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 3786.2M)
Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 3786.2M)
Extracted 30.0019% (CPU Time= 0:00:00.2  MEM= 3786.2M)
Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 3786.2M)
Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 3786.2M)
Extracted 60.0025% (CPU Time= 0:00:00.3  MEM= 3786.2M)
Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 3786.2M)
Extracted 80.0025% (CPU Time= 0:00:00.4  MEM= 3786.2M)
Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 3786.2M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 3790.2M)
Number of Extracted Resistors     : 136783
Number of Extracted Ground Cap.   : 143971
Number of Extracted Coupling Cap. : 269860
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3766.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3770.949M)
**optDesign ... cpu = 0:00:26, real = 0:00:13, mem = 2240.4M, totSessionCpu=0:05:52 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3733.15)
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4067.2 CPU=0:00:03.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4067.2 CPU=0:00:03.4 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4067.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4067.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=3737.32)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4093.89 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4093.89 CPU=0:00:01.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:02.0 totSessionCpu=0:05:58 mem=4091.9M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:15, mem = 2380.7M, totSessionCpu=0:05:59 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #27 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.010
*** Check timing (0:00:00.0)
VT info 0 0
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:32, real = 0:00:15, mem = 2380.7M, totSessionCpu=0:05:59 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3782.20M, totSessionCpu=0:05:59).
**optDesign ... cpu = 0:00:33, real = 0:00:15, mem = 2380.8M, totSessionCpu=0:05:59 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #28 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:33, real = 0:00:15, mem = 2378.4M, totSessionCpu=0:05:59 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:19, mem = 2378.6M, totSessionCpu=0:06:00 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #4 [finish] : cpu/real = 0:00:33.5/0:00:18.7 (1.8), totSession cpu/real = 0:06:00.1/0:05:23.9 (1.1), mem = 3783.5M
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2367.8M, totSessionCpu=0:06:03 **
GigaOpt running with 8 threads.
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { generic_view }
setOptMode -autoSetupViews                                      { generic_view}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #5 [begin] : totSession cpu/real = 0:06:02.9/0:05:32.5 (1.1), mem = 3782.6M
*** InitOpt #5 [begin] : totSession cpu/real = 0:06:02.9/0:05:32.5 (1.1), mem = 3782.6M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2385.5M, totSessionCpu=0:06:04 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3758.1M, init mem=3790.1M)
*info: Placed = 13248         
*info: Unplaced = 0           
Placement Density:100.00%(11523/11523)
Placement Density (including fixed std cells):100.00%(11523/11523)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3790.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #5 [finish] : cpu/real = 0:00:01.4/0:00:00.7 (1.9), totSession cpu/real = 0:06:04.3/0:05:33.3 (1.1), mem = 3790.1M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #29 InitialSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3790.1M)
Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 3842.1M)
Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 3842.1M)
Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 3842.1M)
Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 3842.1M)
Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 3842.1M)
Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 3842.1M)
Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 3842.1M)
Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 3842.1M)
Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 3842.1M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 3846.1M)
Number of Extracted Resistors     : 136783
Number of Extracted Ground Cap.   : 143971
Number of Extracted Coupling Cap. : 269860
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3814.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3814.090M)
Initializing multi-corner resistance tables ...
*** BuildHoldData #5 [begin] : totSession cpu/real = 0:06:06.0/0:05:35.5 (1.1), mem = 3825.0M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3822.98)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
End delay calculation. (MEM=4152.1 CPU=0:00:01.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4152.1 CPU=0:00:01.9 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:00.0 totSessionCpu=0:06:09 mem=4152.1M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.8 real=0:00:01.0 totSessionCpu=0:06:09 mem=4152.1M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4162.9)
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4143.98 CPU=0:00:03.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4143.98 CPU=0:00:03.3 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4144.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4144.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=3809.1)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4166.68 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4166.68 CPU=0:00:01.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:01.0 totSessionCpu=0:06:15 mem=4164.7M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #5 [finish] : cpu/real = 0:00:09.6/0:00:03.2 (3.0), totSession cpu/real = 0:06:15.6/0:05:38.6 (1.1), mem = 4195.2M
**optDesign ... cpu = 0:00:13, real = 0:00:07, mem = 2424.5M, totSessionCpu=0:06:16 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #30 OptimizationPass1
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 3824.68M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #5 [begin] : totSession cpu/real = 0:06:16.0/0:05:38.7 (1.1), mem = 3824.7M
Info: 19 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     6|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%|          |         |
|     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%| 0:00:00.0|  4343.8M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=4343.8M) ***

*** DrvOpt #5 [finish] : cpu/real = 0:00:01.0/0:00:00.8 (1.3), totSession cpu/real = 0:06:17.0/0:05:39.5 (1.1), mem = 3939.1M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:14, real = 0:00:07, mem = 2499.3M, totSessionCpu=0:06:17 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3939.09M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.00min mem=3939.1M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 2495.5M, totSessionCpu=0:06:17 **
*** Timing NOT met, worst failing slack is -0.010
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 19 clock nets excluded from IPO operation.
*** WnsOpt #5 [begin] : totSession cpu/real = 0:06:17.5/0:05:39.7 (1.1), mem = 4104.1M
*info: 19 clock nets excluded
*info: 64 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4370.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4818.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4818.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4818.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=4818.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:01.0 mem=4818.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
Update Timing Windows (Threshold 0.033) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:03.3 real=0:00:01.0 mem=4818.8M) ***
*** WnsOpt #5 [finish] : cpu/real = 0:00:04.1/0:00:01.8 (2.2), totSession cpu/real = 0:06:21.6/0:05:41.6 (1.1), mem = 4003.1M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 19 clock nets excluded from IPO operation.
*** TnsOpt #4 [begin] : totSession cpu/real = 0:06:21.6/0:05:41.6 (1.1), mem = 4003.1M
*info: 19 clock nets excluded
*info: 64 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4377.5M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4512.7M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4512.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=4512.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Update Timing Windows (Threshold 0.033) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=4512.7M) ***
*** TnsOpt #4 [finish] : cpu/real = 0:00:01.2/0:00:00.7 (1.5), totSession cpu/real = 0:06:22.8/0:05:42.3 (1.1), mem = 4019.0M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #31 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:20, real = 0:00:10, mem = 2540.3M, totSessionCpu=0:06:23 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4008.94M, totSessionCpu=0:06:23).
**optDesign ... cpu = 0:00:20, real = 0:00:10, mem = 2539.2M, totSessionCpu=0:06:23 **

Skipping post route harden opt
**INFO: Skipping refine place as no legal commits were detected
Default Rule : ""
Non Default Rules :
Worst Slack : -0.010 ns

Start Layer Assignment ...
WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 65 (0.9%)

Set Prefer Layer Routing Effort ...
Total Net(7262) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : -0.010 ns

Start Layer Assignment ...
WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 65 (0.9%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:11, mem = 2481.5M, totSessionCpu=0:06:24 **
**INFO: flowCheckPoint #32 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #5 [begin] : totSession cpu/real = 0:06:23.6/0:05:42.8 (1.1), mem = 3947.9M

globalDetailRoute

#Start globalDetailRoute on Tue Oct  3 14:09:47 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=7264)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
#Total number of routable nets = 7198.
#Total number of nets in the design = 7264.
#7198 routable nets have routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Oct  3 14:09:47 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 7262 nets.
#Voltage range [0.950 - 0.950] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2485.16 (MB), peak = 2966.87 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2487.84 (MB), peak = 2966.87 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Oct  3 14:09:47 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.88 (MB)
#Total memory = 2487.84 (MB)
#Peak memory = 2966.87 (MB)
#
#
#Start global routing on Tue Oct  3 14:09:47 2023
#
#
#Start global routing initialization on Tue Oct  3 14:09:47 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.05 (MB)
#Total memory = 2487.95 (MB)
#Peak memory = 2966.87 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2488.23 (MB), peak = 2966.87 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.28 (MB)
#Total memory = 2488.23 (MB)
#Peak memory = 2966.87 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Oct  3 14:09:47 2023
#
#
#Start Post Route Wire Spread.
#Done with 120 horizontal wires in 4 hboxes and 17 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2479.78 (MB), peak = 2966.87 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -8.18 (MB)
#Total memory = 2479.78 (MB)
#Peak memory = 2966.87 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = -5.39 (MB)
#Total memory = 2476.12 (MB)
#Peak memory = 2966.87 (MB)
#Number of warnings = 1
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct  3 14:09:48 2023
#
*** EcoRoute #5 [finish] : cpu/real = 0:00:02.5/0:00:01.2 (2.1), totSession cpu/real = 0:06:26.1/0:05:44.0 (1.1), mem = 3937.0M
**optDesign ... cpu = 0:00:24, real = 0:00:12, mem = 2469.3M, totSessionCpu=0:06:26 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #33 PostEcoSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3937.0M)
Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 3973.1M)
Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 3973.1M)
Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 3973.1M)
Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 3973.1M)
Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 3973.1M)
Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 3973.1M)
Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 3973.1M)
Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 3973.1M)
Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 3973.0M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 3977.0M)
Number of Extracted Resistors     : 136783
Number of Extracted Ground Cap.   : 143971
Number of Extracted Coupling Cap. : 269860
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3961.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 3957.770M)
**optDesign ... cpu = 0:00:25, real = 0:00:14, mem = 2348.9M, totSessionCpu=0:06:28 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3906.44)
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4250.52 CPU=0:00:03.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4250.52 CPU=0:00:03.5 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4250.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4250.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=3909.64)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4261.14 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4261.14 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:02.0 totSessionCpu=0:06:34 mem=4259.1M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2485.1M, totSessionCpu=0:06:35 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #34 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.010
*** Check timing (0:00:00.0)
VT info 0 0
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2485.1M, totSessionCpu=0:06:35 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3954.45M, totSessionCpu=0:06:35).
**optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2485.2M, totSessionCpu=0:06:35 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #35 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2481.8M, totSessionCpu=0:06:35 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:19, mem = 2481.2M, totSessionCpu=0:06:36 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #5 [finish] : cpu/real = 0:00:33.1/0:00:18.7 (1.8), totSession cpu/real = 0:06:36.0/0:05:51.2 (1.1), mem = 3953.7M
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2474.3M, totSessionCpu=0:06:39 **
GigaOpt running with 8 threads.
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { generic_view }
setOptMode -autoSetupViews                                      { generic_view}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #6 [begin] : totSession cpu/real = 0:06:39.6/0:06:05.8 (1.1), mem = 3952.8M
*** InitOpt #6 [begin] : totSession cpu/real = 0:06:39.6/0:06:05.8 (1.1), mem = 3952.8M
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 2490.7M, totSessionCpu=0:06:41 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3928.3M, init mem=3960.3M)
*info: Placed = 13248         
*info: Unplaced = 0           
Placement Density:100.00%(11523/11523)
Placement Density (including fixed std cells):100.00%(11523/11523)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=3960.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #6 [finish] : cpu/real = 0:00:01.4/0:00:00.8 (1.8), totSession cpu/real = 0:06:41.1/0:06:06.6 (1.1), mem = 3960.3M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #36 InitialSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3960.3M)
Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 4012.4M)
Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 4012.4M)
Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 4012.4M)
Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 4012.4M)
Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 4012.4M)
Extracted 60.0025% (CPU Time= 0:00:00.3  MEM= 4012.4M)
Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 4012.4M)
Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 4012.4M)
Extracted 90.0019% (CPU Time= 0:00:00.5  MEM= 4012.4M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 4016.4M)
Number of Extracted Resistors     : 136783
Number of Extracted Ground Cap.   : 143971
Number of Extracted Coupling Cap. : 269860
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3984.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3984.340M)
Initializing multi-corner resistance tables ...
*** BuildHoldData #6 [begin] : totSession cpu/real = 0:06:42.8/0:06:08.8 (1.1), mem = 3995.2M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3993.23)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
End delay calculation. (MEM=4307.79 CPU=0:00:01.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4307.79 CPU=0:00:01.8 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:00.0 totSessionCpu=0:06:46 mem=4307.8M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.7 real=0:00:00.0 totSessionCpu=0:06:46 mem=4307.8M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4318.6)
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4313.25 CPU=0:00:03.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4313.25 CPU=0:00:03.2 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4313.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4313.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=3979.36)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4336.86 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4336.86 CPU=0:00:01.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:01.0 totSessionCpu=0:06:52 mem=4334.9M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #6 [finish] : cpu/real = 0:00:09.6/0:00:02.7 (3.5), totSession cpu/real = 0:06:52.4/0:06:11.5 (1.1), mem = 4365.4M
**optDesign ... cpu = 0:00:13, real = 0:00:05, mem = 2525.3M, totSessionCpu=0:06:52 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #37 OptimizationPass1
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 3996.86M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #6 [begin] : totSession cpu/real = 0:06:52.7/0:06:11.6 (1.1), mem = 3996.9M
Info: 19 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     6|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%|          |         |
|     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%| 0:00:00.0|  4518.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=4518.0M) ***

*** DrvOpt #6 [finish] : cpu/real = 0:00:01.0/0:00:00.8 (1.3), totSession cpu/real = 0:06:53.8/0:06:12.4 (1.1), mem = 4118.3M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:14, real = 0:00:06, mem = 2593.4M, totSessionCpu=0:06:54 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4118.28M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.00min mem=4118.3M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:06, mem = 2593.2M, totSessionCpu=0:06:54 **
*** Timing NOT met, worst failing slack is -0.010
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 19 clock nets excluded from IPO operation.
*** WnsOpt #6 [begin] : totSession cpu/real = 0:06:54.2/0:06:12.6 (1.1), mem = 4283.3M
*info: 19 clock nets excluded
*info: 64 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4533.9M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4987.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4987.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 5026.0M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=5026.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:01.0 mem=5026.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
Update Timing Windows (Threshold 0.033) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:03.4 real=0:00:01.0 mem=5026.0M) ***
*** WnsOpt #6 [finish] : cpu/real = 0:00:04.3/0:00:01.9 (2.3), totSession cpu/real = 0:06:58.5/0:06:14.5 (1.1), mem = 4182.3M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 19 clock nets excluded from IPO operation.
*** TnsOpt #5 [begin] : totSession cpu/real = 0:06:58.5/0:06:14.5 (1.1), mem = 4182.3M
*info: 19 clock nets excluded
*info: 64 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4556.7M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4687.9M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4687.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=4687.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Update Timing Windows (Threshold 0.033) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=4687.9M) ***
*** TnsOpt #5 [finish] : cpu/real = 0:00:01.1/0:00:00.8 (1.5), totSession cpu/real = 0:06:59.6/0:06:15.3 (1.1), mem = 4196.2M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #38 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:20, real = 0:00:09, mem = 2642.9M, totSessionCpu=0:07:00 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4186.15M, totSessionCpu=0:07:00).
**optDesign ... cpu = 0:00:21, real = 0:00:09, mem = 2641.7M, totSessionCpu=0:07:00 **

Skipping post route harden opt
**INFO: Skipping refine place as no legal commits were detected
Default Rule : ""
Non Default Rules :
Worst Slack : -0.010 ns

Start Layer Assignment ...
WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 65 (0.9%)

Set Prefer Layer Routing Effort ...
Total Net(7262) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : -0.010 ns

Start Layer Assignment ...
WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 65 (0.9%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2584.6M, totSessionCpu=0:07:00 **
**INFO: flowCheckPoint #39 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #6 [begin] : totSession cpu/real = 0:07:00.5/0:06:15.7 (1.1), mem = 4124.1M

globalDetailRoute

#Start globalDetailRoute on Tue Oct  3 14:10:20 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=7264)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
#Total number of routable nets = 7198.
#Total number of nets in the design = 7264.
#7198 routable nets have routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Oct  3 14:10:20 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 7262 nets.
#Voltage range [0.950 - 0.950] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2589.73 (MB), peak = 3085.70 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2592.42 (MB), peak = 3085.70 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Oct  3 14:10:20 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.83 (MB)
#Total memory = 2592.42 (MB)
#Peak memory = 3085.70 (MB)
#
#
#Start global routing on Tue Oct  3 14:10:20 2023
#
#
#Start global routing initialization on Tue Oct  3 14:10:20 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.94 (MB)
#Total memory = 2592.41 (MB)
#Peak memory = 3085.70 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2592.91 (MB), peak = 3085.70 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.50 (MB)
#Total memory = 2592.91 (MB)
#Peak memory = 3085.70 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Oct  3 14:10:20 2023
#
#
#Start Post Route Wire Spread.
#Done with 120 horizontal wires in 4 hboxes and 17 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2584.02 (MB), peak = 3085.70 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -8.38 (MB)
#Total memory = 2584.02 (MB)
#Peak memory = 3085.70 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = -4.30 (MB)
#Total memory = 2580.25 (MB)
#Peak memory = 3085.70 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct  3 14:10:21 2023
#
*** EcoRoute #6 [finish] : cpu/real = 0:00:02.7/0:00:01.3 (2.1), totSession cpu/real = 0:07:03.2/0:06:17.0 (1.1), mem = 4101.2M
**optDesign ... cpu = 0:00:24, real = 0:00:11, mem = 2570.9M, totSessionCpu=0:07:03 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #40 PostEcoSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4101.2M)
Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 4145.3M)
Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 4145.3M)
Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 4145.3M)
Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 4145.3M)
Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 4145.3M)
Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 4145.3M)
Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 4145.3M)
Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 4145.3M)
Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 4145.3M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 4149.3M)
Number of Extracted Resistors     : 136783
Number of Extracted Ground Cap.   : 143971
Number of Extracted Coupling Cap. : 269860
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4126.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 4129.980M)
**optDesign ... cpu = 0:00:26, real = 0:00:13, mem = 2454.9M, totSessionCpu=0:07:05 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4085.14)
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4414.67 CPU=0:00:03.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4414.67 CPU=0:00:03.5 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4414.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4414.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=4085.79)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=4436.29 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4436.29 CPU=0:00:01.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:02.0 totSessionCpu=0:07:11 mem=4434.3M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:15, mem = 2594.1M, totSessionCpu=0:07:11 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #41 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.010
*** Check timing (0:00:00.0)
VT info 0 0
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:32, real = 0:00:15, mem = 2594.2M, totSessionCpu=0:07:11 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4131.60M, totSessionCpu=0:07:12).
**optDesign ... cpu = 0:00:32, real = 0:00:15, mem = 2594.2M, totSessionCpu=0:07:12 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #42 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:33, real = 0:00:15, mem = 2591.2M, totSessionCpu=0:07:12 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:19, mem = 2594.5M, totSessionCpu=0:07:13 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #6 [finish] : cpu/real = 0:00:33.1/0:00:18.9 (1.8), totSession cpu/real = 0:07:12.8/0:06:24.7 (1.1), mem = 4132.9M
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2583.6M, totSessionCpu=0:07:18 **
GigaOpt running with 8 threads.
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { generic_view }
setOptMode -autoSetupViews                                      { generic_view}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #7 [begin] : totSession cpu/real = 0:07:18.0/0:06:47.3 (1.1), mem = 4132.0M
*** InitOpt #7 [begin] : totSession cpu/real = 0:07:18.0/0:06:47.3 (1.1), mem = 4132.0M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2598.4M, totSessionCpu=0:07:19 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4107.5M, init mem=4139.5M)
*info: Placed = 13248         
*info: Unplaced = 0           
Placement Density:100.00%(11523/11523)
Placement Density (including fixed std cells):100.00%(11523/11523)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=4139.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #7 [finish] : cpu/real = 0:00:01.4/0:00:00.7 (1.9), totSession cpu/real = 0:07:19.3/0:06:48.0 (1.1), mem = 4139.5M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #43 InitialSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4139.5M)
Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 4191.5M)
Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 4191.5M)
Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 4191.5M)
Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 4191.5M)
Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 4191.5M)
Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 4191.5M)
Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 4191.5M)
Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 4191.5M)
Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 4191.5M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 4195.5M)
Number of Extracted Resistors     : 136783
Number of Extracted Ground Cap.   : 143971
Number of Extracted Coupling Cap. : 269860
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4163.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 4163.488M)
Initializing multi-corner resistance tables ...
*** BuildHoldData #7 [begin] : totSession cpu/real = 0:07:21.1/0:06:50.2 (1.1), mem = 4174.4M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4172.38)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
End delay calculation. (MEM=4503.5 CPU=0:00:01.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4503.5 CPU=0:00:01.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:07:24 mem=4503.5M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.8 real=0:00:01.0 totSessionCpu=0:07:24 mem=4503.5M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4514.3)
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4504.43 CPU=0:00:03.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4504.43 CPU=0:00:03.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4504.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4504.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=4172.54)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4529.04 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4529.04 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:02.0 totSessionCpu=0:07:30 mem=4527.0M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #7 [finish] : cpu/real = 0:00:09.6/0:00:02.8 (3.4), totSession cpu/real = 0:07:30.7/0:06:53.1 (1.1), mem = 4557.6M
**optDesign ... cpu = 0:00:13, real = 0:00:06, mem = 2641.4M, totSessionCpu=0:07:31 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #44 OptimizationPass1
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 4190.04M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #7 [begin] : totSession cpu/real = 0:07:31.1/0:06:53.2 (1.1), mem = 4190.0M
Info: 19 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     6|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%|          |         |
|     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%| 0:00:00.0|  4706.2M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=4706.2M) ***

*** DrvOpt #7 [finish] : cpu/real = 0:00:01.1/0:00:00.8 (1.3), totSession cpu/real = 0:07:32.2/0:06:54.0 (1.1), mem = 4303.5M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 2711.5M, totSessionCpu=0:07:32 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4303.45M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=4303.5M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 2710.6M, totSessionCpu=0:07:32 **
*** Timing NOT met, worst failing slack is -0.010
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 19 clock nets excluded from IPO operation.
*** WnsOpt #7 [begin] : totSession cpu/real = 0:07:32.6/0:06:54.2 (1.1), mem = 4470.5M
*info: 19 clock nets excluded
*info: 64 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4725.1M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 5203.1M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 5203.1M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 5184.1M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=5184.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:01.0 mem=5184.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
Update Timing Windows (Threshold 0.033) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:03.4 real=0:00:01.0 mem=5184.1M) ***
*** WnsOpt #7 [finish] : cpu/real = 0:00:04.2/0:00:01.8 (2.3), totSession cpu/real = 0:07:36.9/0:06:56.0 (1.1), mem = 4371.4M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 19 clock nets excluded from IPO operation.
*** TnsOpt #6 [begin] : totSession cpu/real = 0:07:36.9/0:06:56.0 (1.1), mem = 4371.4M
*info: 19 clock nets excluded
*info: 64 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4745.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 4878.1M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=4878.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=4878.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Update Timing Windows (Threshold 0.033) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=4878.1M) ***
*** TnsOpt #6 [finish] : cpu/real = 0:00:01.2/0:00:00.7 (1.6), totSession cpu/real = 0:07:38.1/0:06:56.8 (1.1), mem = 4386.3M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #45 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:20, real = 0:00:10, mem = 2755.0M, totSessionCpu=0:07:38 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4374.30M, totSessionCpu=0:07:38).
**optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2753.8M, totSessionCpu=0:07:38 **

Skipping post route harden opt
**INFO: Skipping refine place as no legal commits were detected
Default Rule : ""
Non Default Rules :
Worst Slack : -0.010 ns

Start Layer Assignment ...
WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 65 (0.9%)

Set Prefer Layer Routing Effort ...
Total Net(7262) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : -0.010 ns

Start Layer Assignment ...
WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 65 (0.9%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2696.1M, totSessionCpu=0:07:39 **
**INFO: flowCheckPoint #46 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #7 [begin] : totSession cpu/real = 0:07:39.0/0:06:57.3 (1.1), mem = 4310.5M

globalDetailRoute

#Start globalDetailRoute on Tue Oct  3 14:11:01 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=7264)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
#Total number of routable nets = 7198.
#Total number of nets in the design = 7264.
#7198 routable nets have routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Oct  3 14:11:01 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 7262 nets.
#Voltage range [0.950 - 0.950] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2697.04 (MB), peak = 3156.98 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2699.75 (MB), peak = 3156.98 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Oct  3 14:11:02 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.92 (MB)
#Total memory = 2699.75 (MB)
#Peak memory = 3156.98 (MB)
#
#
#Start global routing on Tue Oct  3 14:11:02 2023
#
#
#Start global routing initialization on Tue Oct  3 14:11:02 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.94 (MB)
#Total memory = 2699.72 (MB)
#Peak memory = 3156.98 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2700.14 (MB), peak = 3156.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.41 (MB)
#Total memory = 2700.14 (MB)
#Peak memory = 3156.98 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Oct  3 14:11:02 2023
#
#
#Start Post Route Wire Spread.
#Done with 120 horizontal wires in 4 hboxes and 17 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2691.30 (MB), peak = 3156.98 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -8.42 (MB)
#Total memory = 2691.30 (MB)
#Peak memory = 3156.98 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = -8.44 (MB)
#Total memory = 2687.61 (MB)
#Peak memory = 3156.98 (MB)
#Number of warnings = 1
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct  3 14:11:02 2023
#
*** EcoRoute #7 [finish] : cpu/real = 0:00:02.6/0:00:01.2 (2.1), totSession cpu/real = 0:07:41.5/0:06:58.5 (1.1), mem = 4289.6M
**optDesign ... cpu = 0:00:24, real = 0:00:11, mem = 2681.4M, totSessionCpu=0:07:42 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #47 PostEcoSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4289.6M)
Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 4333.7M)
Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 4333.7M)
Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 4333.7M)
Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 4333.7M)
Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 4333.7M)
Extracted 60.0025% (CPU Time= 0:00:00.3  MEM= 4333.7M)
Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 4333.7M)
Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 4333.7M)
Extracted 90.0019% (CPU Time= 0:00:00.5  MEM= 4333.7M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 4337.7M)
Number of Extracted Resistors     : 136783
Number of Extracted Ground Cap.   : 143971
Number of Extracted Coupling Cap. : 269860
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4314.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 4318.379M)
**optDesign ... cpu = 0:00:26, real = 0:00:14, mem = 2554.1M, totSessionCpu=0:07:43 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4262.81)
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4588.33 CPU=0:00:03.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4588.33 CPU=0:00:03.4 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4588.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4588.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=4263.45)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4614.92 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4614.92 CPU=0:00:00.9 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:01.0 totSessionCpu=0:07:49 mem=4612.9M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:15, mem = 2687.4M, totSessionCpu=0:07:50 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #48 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.010
*** Check timing (0:00:00.0)
VT info 0 0
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:32, real = 0:00:15, mem = 2687.5M, totSessionCpu=0:07:50 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=4306.23M, totSessionCpu=0:07:50).
**optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2687.5M, totSessionCpu=0:07:50 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #49 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2684.8M, totSessionCpu=0:07:50 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:19, mem = 2684.3M, totSessionCpu=0:07:51 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #7 [finish] : cpu/real = 0:00:33.2/0:00:18.8 (1.8), totSession cpu/real = 0:07:51.2/0:07:06.1 (1.1), mem = 4306.5M
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2677.5M, totSessionCpu=0:07:54 **
GigaOpt running with 8 threads.
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { generic_view }
setOptMode -autoSetupViews                                      { generic_view}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #8 [begin] : totSession cpu/real = 0:07:54.5/0:07:17.7 (1.1), mem = 4305.6M
*** InitOpt #8 [begin] : totSession cpu/real = 0:07:54.5/0:07:17.7 (1.1), mem = 4305.6M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2690.3M, totSessionCpu=0:07:56 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4281.1M, init mem=4313.1M)
*info: Placed = 13248         
*info: Unplaced = 0           
Placement Density:100.00%(11523/11523)
Placement Density (including fixed std cells):100.00%(11523/11523)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=4313.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #8 [finish] : cpu/real = 0:00:01.4/0:00:00.8 (1.8), totSession cpu/real = 0:07:55.9/0:07:18.5 (1.1), mem = 4313.1M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #50 InitialSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4313.1M)
Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 4361.1M)
Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 4361.1M)
Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 4361.1M)
Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 4361.1M)
Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 4361.1M)
Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 4361.1M)
Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 4361.1M)
Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 4361.1M)
Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 4361.1M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 4365.1M)
Number of Extracted Resistors     : 136783
Number of Extracted Ground Cap.   : 143971
Number of Extracted Coupling Cap. : 269860
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4333.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 4333.121M)
Initializing multi-corner resistance tables ...
*** BuildHoldData #8 [begin] : totSession cpu/real = 0:07:57.7/0:07:20.7 (1.1), mem = 4344.0M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4342.01)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
End delay calculation. (MEM=4692.21 CPU=0:00:01.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4692.21 CPU=0:00:01.8 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:00.0 totSessionCpu=0:08:00 mem=4692.2M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.8 real=0:00:00.0 totSessionCpu=0:08:00 mem=4692.2M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4703.01)
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4684.09 CPU=0:00:03.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4684.09 CPU=0:00:03.2 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4684.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4684.1M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=4342.21)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4701.71 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4701.71 CPU=0:00:01.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:01.0 totSessionCpu=0:08:07 mem=4699.7M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #8 [finish] : cpu/real = 0:00:09.5/0:00:02.7 (3.5), totSession cpu/real = 0:08:07.1/0:07:23.5 (1.1), mem = 4730.2M
**optDesign ... cpu = 0:00:13, real = 0:00:06, mem = 2736.9M, totSessionCpu=0:08:07 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #51 OptimizationPass1
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 4363.71M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #8 [begin] : totSession cpu/real = 0:08:07.5/0:07:23.6 (1.1), mem = 4363.7M
Info: 19 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     6|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%|          |         |
|     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%| 0:00:00.0|  4883.8M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=4883.8M) ***

*** DrvOpt #8 [finish] : cpu/real = 0:00:01.0/0:00:00.8 (1.3), totSession cpu/real = 0:08:08.5/0:07:24.4 (1.1), mem = 4483.1M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:14, real = 0:00:07, mem = 2806.0M, totSessionCpu=0:08:09 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4483.12M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=4483.1M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 2805.1M, totSessionCpu=0:08:09 **
*** Timing NOT met, worst failing slack is -0.010
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 19 clock nets excluded from IPO operation.
*** WnsOpt #8 [begin] : totSession cpu/real = 0:08:09.0/0:07:24.6 (1.1), mem = 4648.1M
*info: 19 clock nets excluded
*info: 64 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4901.7M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 5361.7M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 5361.7M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 5361.7M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=5361.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:01.0 mem=5361.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
Update Timing Windows (Threshold 0.033) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:03.3 real=0:00:01.0 mem=5361.7M) ***
*** WnsOpt #8 [finish] : cpu/real = 0:00:04.2/0:00:01.9 (2.2), totSession cpu/real = 0:08:13.2/0:07:26.4 (1.1), mem = 4552.0M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 19 clock nets excluded from IPO operation.
*** TnsOpt #7 [begin] : totSession cpu/real = 0:08:13.2/0:07:26.5 (1.1), mem = 4552.0M
*info: 19 clock nets excluded
*info: 64 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 4926.4M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 5056.6M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=5056.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=5056.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Update Timing Windows (Threshold 0.033) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=5056.7M) ***
*** TnsOpt #7 [finish] : cpu/real = 0:00:01.2/0:00:00.7 (1.6), totSession cpu/real = 0:08:14.4/0:07:27.2 (1.1), mem = 4566.9M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #52 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:20, real = 0:00:10, mem = 2856.8M, totSessionCpu=0:08:14 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4558.89M, totSessionCpu=0:08:15).
**optDesign ... cpu = 0:00:20, real = 0:00:10, mem = 2855.6M, totSessionCpu=0:08:15 **

Skipping post route harden opt
**INFO: Skipping refine place as no legal commits were detected
Default Rule : ""
Non Default Rules :
Worst Slack : -0.010 ns

Start Layer Assignment ...
WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 65 (0.9%)

Set Prefer Layer Routing Effort ...
Total Net(7262) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : -0.010 ns

Start Layer Assignment ...
WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 65 (0.9%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:11, mem = 2798.5M, totSessionCpu=0:08:15 **
**INFO: flowCheckPoint #53 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #8 [begin] : totSession cpu/real = 0:08:15.3/0:07:27.7 (1.1), mem = 4493.8M

globalDetailRoute

#Start globalDetailRoute on Tue Oct  3 14:11:32 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=7264)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
#Total number of routable nets = 7198.
#Total number of nets in the design = 7264.
#7198 routable nets have routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Oct  3 14:11:32 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 7262 nets.
#Voltage range [0.950 - 0.950] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2797.47 (MB), peak = 3263.96 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2800.18 (MB), peak = 3263.96 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Oct  3 14:11:32 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.90 (MB)
#Total memory = 2800.18 (MB)
#Peak memory = 3263.96 (MB)
#
#
#Start global routing on Tue Oct  3 14:11:32 2023
#
#
#Start global routing initialization on Tue Oct  3 14:11:32 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.96 (MB)
#Total memory = 2800.18 (MB)
#Peak memory = 3263.96 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2800.66 (MB), peak = 3263.96 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.48 (MB)
#Total memory = 2800.66 (MB)
#Peak memory = 3263.96 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Oct  3 14:11:32 2023
#
#
#Start Post Route Wire Spread.
#Done with 120 horizontal wires in 4 hboxes and 17 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2791.88 (MB), peak = 3263.96 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -8.30 (MB)
#Total memory = 2791.88 (MB)
#Peak memory = 3263.96 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = -10.18 (MB)
#Total memory = 2788.34 (MB)
#Peak memory = 3263.96 (MB)
#Number of warnings = 1
#Total number of warnings = 11
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct  3 14:11:33 2023
#
*** EcoRoute #8 [finish] : cpu/real = 0:00:02.8/0:00:01.3 (2.1), totSession cpu/real = 0:08:18.1/0:07:29.0 (1.1), mem = 4474.7M
**optDesign ... cpu = 0:00:24, real = 0:00:12, mem = 2782.6M, totSessionCpu=0:08:18 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #54 PostEcoSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4474.7M)
Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 4510.7M)
Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 4510.7M)
Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 4510.7M)
Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 4510.7M)
Extracted 50.0019% (CPU Time= 0:00:00.4  MEM= 4510.7M)
Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 4510.7M)
Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 4510.7M)
Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 4510.7M)
Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 4510.7M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 4514.7M)
Number of Extracted Resistors     : 136783
Number of Extracted Ground Cap.   : 143971
Number of Extracted Coupling Cap. : 269860
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4498.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 4502.723M)
**optDesign ... cpu = 0:00:26, real = 0:00:14, mem = 2661.6M, totSessionCpu=0:08:20 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4458.4)
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4783.93 CPU=0:00:03.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4783.93 CPU=0:00:03.4 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4783.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4783.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=4459.04)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4807.54 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4807.54 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:02.0 totSessionCpu=0:08:26 mem=4805.5M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2795.1M, totSessionCpu=0:08:26 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #55 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.010
*** Check timing (0:00:00.0)
VT info 0 0
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2795.1M, totSessionCpu=0:08:26 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4504.86M, totSessionCpu=0:08:27).
**optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2795.2M, totSessionCpu=0:08:27 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #56 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2793.6M, totSessionCpu=0:08:27 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:20, mem = 2796.1M, totSessionCpu=0:08:28 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #8 [finish] : cpu/real = 0:00:33.4/0:00:19.0 (1.8), totSession cpu/real = 0:08:27.8/0:07:36.7 (1.1), mem = 4506.1M
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2785.4M, totSessionCpu=0:08:30 **
GigaOpt running with 8 threads.
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { generic_view }
setOptMode -autoSetupViews                                      { generic_view}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #9 [begin] : totSession cpu/real = 0:08:30.8/0:07:46.5 (1.1), mem = 4505.2M
*** InitOpt #9 [begin] : totSession cpu/real = 0:08:30.8/0:07:46.5 (1.1), mem = 4505.2M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2802.4M, totSessionCpu=0:08:32 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4480.7M, init mem=4512.7M)
*info: Placed = 13248         
*info: Unplaced = 0           
Placement Density:100.00%(11523/11523)
Placement Density (including fixed std cells):100.00%(11523/11523)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=4512.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #9 [finish] : cpu/real = 0:00:01.4/0:00:00.8 (1.8), totSession cpu/real = 0:08:32.1/0:07:47.3 (1.1), mem = 4512.7M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #57 InitialSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4512.7M)
Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 4564.8M)
Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 4564.8M)
Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 4564.8M)
Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 4564.8M)
Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 4564.8M)
Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 4564.8M)
Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 4564.8M)
Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 4564.8M)
Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 4564.8M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 4568.8M)
Number of Extracted Resistors     : 136783
Number of Extracted Ground Cap.   : 143971
Number of Extracted Coupling Cap. : 269860
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4536.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 4536.746M)
Initializing multi-corner resistance tables ...
*** BuildHoldData #9 [begin] : totSession cpu/real = 0:08:33.9/0:07:49.5 (1.1), mem = 4547.6M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4545.64)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
End delay calculation. (MEM=4874.75 CPU=0:00:01.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4874.75 CPU=0:00:01.9 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:00.0 totSessionCpu=0:08:37 mem=4874.8M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.8 real=0:00:01.0 totSessionCpu=0:08:37 mem=4874.8M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4885.56)
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4866.64 CPU=0:00:03.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4866.64 CPU=0:00:03.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4866.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4866.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=4534.75)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=4890.25 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4890.25 CPU=0:00:01.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:01.0 totSessionCpu=0:08:43 mem=4888.2M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #9 [finish] : cpu/real = 0:00:09.6/0:00:02.8 (3.4), totSession cpu/real = 0:08:43.5/0:07:52.3 (1.1), mem = 4918.8M
**optDesign ... cpu = 0:00:13, real = 0:00:06, mem = 2840.2M, totSessionCpu=0:08:44 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #58 OptimizationPass1
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 4551.25M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #9 [begin] : totSession cpu/real = 0:08:43.9/0:07:52.4 (1.1), mem = 4551.2M
Info: 19 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     6|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%|          |         |
|     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.03|       0|       0|       0|100.00%| 0:00:00.0|  5064.4M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=5064.4M) ***

*** DrvOpt #9 [finish] : cpu/real = 0:00:01.1/0:00:00.8 (1.3), totSession cpu/real = 0:08:45.0/0:07:53.2 (1.1), mem = 4661.7M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 2915.9M, totSessionCpu=0:08:45 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4661.66M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=4661.7M)
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 2911.8M, totSessionCpu=0:08:45 **
*** Timing NOT met, worst failing slack is -0.010
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 19 clock nets excluded from IPO operation.
*** WnsOpt #9 [begin] : totSession cpu/real = 0:08:45.4/0:07:53.4 (1.1), mem = 4810.1M
*info: 19 clock nets excluded
*info: 64 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 5081.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 5541.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 5541.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:01.0| 5560.9M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=5560.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:01.0 mem=5560.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
Update Timing Windows (Threshold 0.033) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:03.3 real=0:00:01.0 mem=5560.9M) ***
*** WnsOpt #9 [finish] : cpu/real = 0:00:04.2/0:00:01.9 (2.2), totSession cpu/real = 0:08:49.6/0:07:55.3 (1.1), mem = 4732.2M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 19 clock nets excluded from IPO operation.
*** TnsOpt #8 [begin] : totSession cpu/real = 0:08:49.6/0:07:55.3 (1.1), mem = 4730.2M
*info: 19 clock nets excluded
*info: 64 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.026 Density 100.00
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 5106.6M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
|  -0.010|   -0.010|  -0.026|   -0.026|  100.00%|   0:00:00.0| 5235.8M|generic_view|  reg2reg| randomize/data_out_reg_31_/D  |
+--------+---------+--------+---------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=5235.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=5235.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Update Timing Windows (Threshold 0.033) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 2.788| 0.000|
|reg2reg   |-0.010|-0.026|
|HEPG      |-0.010|-0.026|
|All Paths |-0.010|-0.026|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=5235.8M) ***
*** TnsOpt #8 [finish] : cpu/real = 0:00:01.2/0:00:00.8 (1.5), totSession cpu/real = 0:08:50.8/0:07:56.0 (1.1), mem = 4742.1M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #59 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:20, real = 0:00:10, mem = 2960.1M, totSessionCpu=0:08:51 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4732.04M, totSessionCpu=0:08:51).
**optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2958.9M, totSessionCpu=0:08:51 **

Skipping post route harden opt
**INFO: Skipping refine place as no legal commits were detected
Default Rule : ""
Non Default Rules :
Worst Slack : -0.010 ns

Start Layer Assignment ...
WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 65 (0.9%)

Set Prefer Layer Routing Effort ...
Total Net(7262) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : -0.010 ns

Start Layer Assignment ...
WNS(-0.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 7264.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 65 (0.9%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 2901.4M, totSessionCpu=0:08:52 **
**INFO: flowCheckPoint #60 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #9 [begin] : totSession cpu/real = 0:08:51.7/0:07:56.5 (1.1), mem = 4675.0M

globalDetailRoute

#Start globalDetailRoute on Tue Oct  3 14:12:00 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=7264)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 66 (skipped).
#Total number of routable nets = 7198.
#Total number of nets in the design = 7264.
#7198 routable nets have routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 8 threads.
#Start routing data preparation on Tue Oct  3 14:12:01 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.950] has 7262 nets.
#Voltage range [0.950 - 0.950] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2903.36 (MB), peak = 3387.12 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2906.07 (MB), peak = 3387.12 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Oct  3 14:12:01 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.01 (MB)
#Total memory = 2906.07 (MB)
#Peak memory = 3387.12 (MB)
#
#
#Start global routing on Tue Oct  3 14:12:01 2023
#
#
#Start global routing initialization on Tue Oct  3 14:12:01 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.98 (MB)
#Total memory = 2905.98 (MB)
#Peak memory = 3387.12 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2906.34 (MB), peak = 3387.12 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.36 (MB)
#Total memory = 2906.34 (MB)
#Peak memory = 3387.12 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Oct  3 14:12:01 2023
#
#
#Start Post Route Wire Spread.
#Done with 120 horizontal wires in 4 hboxes and 17 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2894.06 (MB), peak = 3387.12 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 104062 um.
#Total half perimeter of net bounding box = 84812 um.
#Total wire length on LAYER metal1 = 2847 um.
#Total wire length on LAYER metal2 = 26477 um.
#Total wire length on LAYER metal3 = 35964 um.
#Total wire length on LAYER metal4 = 20607 um.
#Total wire length on LAYER metal5 = 9004 um.
#Total wire length on LAYER metal6 = 9164 um.
#Total number of vias = 56978
#Up-Via Summary (total 56978):
#           
#-----------------------
# metal1          25313
# metal2          20887
# metal3           7589
# metal4           1959
# metal5           1230
#-----------------------
#                 56978 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -11.92 (MB)
#Total memory = 2894.06 (MB)
#Peak memory = 3387.12 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = -10.91 (MB)
#Total memory = 2890.48 (MB)
#Peak memory = 3387.12 (MB)
#Number of warnings = 1
#Total number of warnings = 12
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct  3 14:12:02 2023
#
*** EcoRoute #9 [finish] : cpu/real = 0:00:02.8/0:00:01.3 (2.2), totSession cpu/real = 0:08:54.5/0:07:57.9 (1.1), mem = 4660.4M
**optDesign ... cpu = 0:00:24, real = 0:00:12, mem = 2884.1M, totSessionCpu=0:08:55 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #61 PostEcoSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'top' of instances=13248 and nets=7264 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_90428_ic51_whhung23_7gpe2S/top_90428_zZJ9L9.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4660.4M)
Extracted 10.0019% (CPU Time= 0:00:00.2  MEM= 4704.4M)
Extracted 20.0025% (CPU Time= 0:00:00.2  MEM= 4704.4M)
Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 4704.4M)
Extracted 40.0025% (CPU Time= 0:00:00.3  MEM= 4704.4M)
Extracted 50.0019% (CPU Time= 0:00:00.3  MEM= 4704.4M)
Extracted 60.0025% (CPU Time= 0:00:00.4  MEM= 4704.4M)
Extracted 70.0019% (CPU Time= 0:00:00.4  MEM= 4704.4M)
Extracted 80.0025% (CPU Time= 0:00:00.5  MEM= 4704.4M)
Extracted 90.0019% (CPU Time= 0:00:00.6  MEM= 4704.4M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 4708.4M)
Number of Extracted Resistors     : 136783
Number of Extracted Ground Cap.   : 143971
Number of Extracted Coupling Cap. : 269860
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4677.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 4681.871M)
**optDesign ... cpu = 0:00:26, real = 0:00:14, mem = 2764.5M, totSessionCpu=0:08:56 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4634.55)
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4978.63 CPU=0:00:03.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4978.63 CPU=0:00:03.5 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4978.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4978.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=4635.75)
Glitch Analysis: View generic_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View generic_view -- Total Number of Nets Analyzed = 7470. 
Total number of fetched objects 7470
AAE_INFO-618: Total number of nets in the design is 7264,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4982.26 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4982.26 CPU=0:00:01.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:02.0 totSessionCpu=0:09:03 mem=4980.3M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2900.8M, totSessionCpu=0:09:03 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #62 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.010
*** Check timing (0:00:00.0)
VT info 0 0
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:32, real = 0:00:16, mem = 2900.8M, totSessionCpu=0:09:03 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4674.57M, totSessionCpu=0:09:03).
**optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2900.8M, totSessionCpu=0:09:03 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #63 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 2897.9M, totSessionCpu=0:09:03 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 generic_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  2.788  |
|           TNS (ns):| -0.026  | -0.026  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   525   |   395   |   525   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (6)       |   -0.002   |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.601%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:19, mem = 2900.9M, totSessionCpu=0:09:04 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #9 [finish] : cpu/real = 0:00:33.4/0:00:18.7 (1.8), totSession cpu/real = 0:09:04.2/0:08:05.2 (1.1), mem = 4673.9M

*** Memory Usage v#1 (Current mem = 4669.957M, initial mem = 387.363M) ***
*** Message Summary: 15181 warning(s), 4 error(s)

--- Ending "Innovus" (totcpu=0:09:08, real=0:08:42, mem=4670.0M) ---
