// Seed: 2078556085
module module_0 (
    output wor id_0,
    output wire id_1,
    input tri id_2,
    output supply1 id_3
);
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd96
) (
    input tri0 id_0,
    output supply1 id_1,
    input wire _id_2,
    input wor id_3,
    input wor id_4,
    output supply0 id_5,
    input uwire id_6,
    input wand id_7,
    output tri1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    output wire id_11,
    input wire id_12
);
  reg [-1  ==  1 : id_2] id_14;
  always_latch @(posedge 1'b0 or posedge "" || 1) id_14 <= -1 + id_7;
  assign id_8 = 1 ? -1 : 1;
  logic [(  ~  1  ) : 1] id_15;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_6,
      id_11
  );
  assign id_1 = id_4;
endmodule
