# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AXIS_LMAC_IP.srcs/sources_1/ip/gigerx_bcnt_fifo_ip_256x16/sim/gigerx_bcnt_fifo_ip_256x16.v" \
"../../../../AXIS_LMAC_IP.srcs/sources_1/ip/gigerx_fifo_ip_256x8/sim/gigerx_fifo_ip_256x8.v" \
"../../../../AXIS_LMAC_IP.srcs/sources_1/ip/gigerx_fifo_ip_256x64/sim/gigerx_fifo_ip_256x64.v" \
"../../../../AXIS_LMAC_IP.srcs/sources_1/ip/br_sfifo_ip_4x32/sim/br_sfifo_ip_4x32.v" \
"../../../../AXIS_LMAC_IP.srcs/sources_1/ip/ipcs_fifo_ip/sim/ipcs_fifo_ip.v" \
"../../../../AXIS_LMAC_IP.srcs/sources_1/ip/pktctrl_fifo_ip/sim/pktctrl_fifo_ip.v" \
"../../../../AXIS_LMAC_IP.srcs/sources_1/ip/rxfifo_ip_4Kx64/sim/rxfifo_ip_4Kx64.v" \
"../../../../AXIS_LMAC_IP.srcs/sources_1/ip/txfifo_ip_1024x64/sim/txfifo_ip_1024x64.v" \
"../../../../AXIS_LMAC_IP.srcs/sources_1/ip/txwregif_fifo4x16_ip/sim/txwregif_fifo4x16_ip.v" \
"../../../../AXIS_LMAC_IP.srcs/sources_1/ip/rxrregif_fifo4x32_ip/sim/rxrregif_fifo4x32_ip.v" \
"../../../../AXIS_LMAC_IP.srcs/sources_1/ip/txwregif_fifo4x8_ip/sim/txwregif_fifo4x8_ip.v" \
"../../../../AXIS_LMAC_IP.srcs/sources_1/ip/rxrregif_fifo4x8_ip/sim/rxrregif_fifo4x8_ip.v" \
"../../../../AXIS_LMAC_IP.srcs/sources_1/ip/rxrbcnt_fifo4x32_ip/sim/rxrbcnt_fifo4x32_ip.v" \
"../../../../AXIS_LMAC_IP.srcs/sources_1/ip/rxdata_fifo256x64_ip/sim/rxdata_fifo256x64_ip.v" \
"../../../../AXIS_LMAC_IP.srcs/sources_1/ip/txwbcnt_fifo4x32_ip/sim/txwbcnt_fifo4x32_ip.v" \
"../../../../AXIS_LMAC_IP.srcs/sources_1/ip/txdata_fifo256x64_ip/sim/txdata_fifo256x64_ip.v" \
"../../../../LMAC_RTL/AXIS_BRIDGE/AXIS_BRIDGE_TOP.v" \
"../../../../LMAC_RTL/AXIS_LMAC_TOP/AXIS_LMAC_TOP.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/LMAC_CORE_TOP.v" \
"../../../../LMAC_RTL/LMAC_SYNTH/LMAC_SYNTH.v" \
"../../../../LMAC_RTL/AXIS_BRIDGE/REG_IF_BRIDGE/RIF_IF_BRIDGE.v" \
"../../../../LMAC_RTL/AXIS_MASTER/axi_stream_master.v" \
"../../../../LMAC_RTL/AXIS_BRIDGE/axis2fib_rxctrl.v" \
"../../../../LMAC_RTL/AXIS_BRIDGE/axis2fib_txctrl.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/br_sfifo4x32.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/bsh32_dn_88.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/bsh8_dn_64.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/byte_reordering.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/crc32_d16s.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/crc32_d24s.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/crc32_d64.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/crc32_d8s.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/eth_crc32_gen.v" \
"../../../../LMAC_RTL/AXIS_BRIDGE/fib2fmac_txctrl.v" \
"../../../../LMAC_RTL/AXIS_BRIDGE/fmac2fib_rxctrl.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/fmac_fifo4Kx64.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/fmac_fifo4Kx8.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/fmac_fifo512x64_2clk.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/fmac_register_if_LE2.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/g2x_ctrl.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/gige_crc32x64.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/gige_rx.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/gige_s2p.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/gige_tx_encap.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/gige_tx_gmii.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/gigerx_bcnt_fifo256x16.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/gigerx_fifo256x64_2clk.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/gigerx_fifo256x8.v" \
"../../../../LMAC_RTL/AXIS_MASTER/memory_compare_8b.v" \
"../../../../LMAC_RTL/AXIS_MASTER/memory_rd_8b_module.v" \
"../../../../LMAC_RTL/AXIS_MASTER/memory_wr_module.v" \
"../../../../LMAC_RTL/AXIS_MASTER/register_interface.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/rx_decap_LE2.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/rx_xgmii_LE2.v" \
"../../../../LMAC_RTL/AXIS_BRIDGE/rxdata_fifo256x64.v" \
"../../../../LMAC_RTL/AXIS_BRIDGE/rxrbcnt_fifo4x32.v" \
"../../../../LMAC_RTL/AXIS_BRIDGE/REG_IF_BRIDGE/rxrregif_fifo4x32.v" \
"../../../../LMAC_RTL/AXIS_BRIDGE/REG_IF_BRIDGE/rxrregif_fifo4x8.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/tcore_fmac_core_LE2.v" \
"../../../../LMAC_RTL/AXIS_BRIDGE/txdata_fifo256x64.v" \
"../../../../LMAC_RTL/LMAC_CORE_TOP/txfifo_1024x64.v" \
"../../../../LMAC_RTL/AXIS_BRIDGE/txwbcnt_fifo4x32.v" \
"../../../../LMAC_RTL/AXIS_BRIDGE/REG_IF_BRIDGE/txwregif_fifo4x16.v" \
"../../../../LMAC_RTL/AXIS_BRIDGE/REG_IF_BRIDGE/txwregif_fifo4x8.v" \
"../../../../LMAC_RTL/LMAC_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
