
*** Running vivado
    with args -log design_1_floating_point_5_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_floating_point_5_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_floating_point_5_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.352 ; gain = 237.977 ; free physical = 6948 ; free virtual = 26920
INFO: [Synth 8-638] synthesizing module 'design_1_floating_point_5_0' [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_floating_point_5_0/synth/design_1_floating_point_5_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'design_1_floating_point_5_0' (15#1) [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_floating_point_5_0/synth/design_1_floating_point_5_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1270.828 ; gain = 335.453 ; free physical = 6656 ; free virtual = 26620
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1270.828 ; gain = 335.453 ; free physical = 6617 ; free virtual = 26581
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1692.059 ; gain = 0.004 ; free physical = 6032 ; free virtual = 26005
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1692.059 ; gain = 756.684 ; free physical = 6112 ; free virtual = 26081
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1692.059 ; gain = 756.684 ; free physical = 6112 ; free virtual = 26081
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1692.059 ; gain = 756.684 ; free physical = 6112 ; free virtual = 26081
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1692.059 ; gain = 756.684 ; free physical = 6110 ; free virtual = 26082
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1692.062 ; gain = 756.688 ; free physical = 6094 ; free virtual = 26063
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1849.152 ; gain = 913.777 ; free physical = 5887 ; free virtual = 25856
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1863.164 ; gain = 927.789 ; free physical = 5874 ; free virtual = 25843
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1874.180 ; gain = 938.805 ; free physical = 5863 ; free virtual = 25832
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1874.184 ; gain = 938.809 ; free physical = 5868 ; free virtual = 25829
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1874.184 ; gain = 938.809 ; free physical = 5868 ; free virtual = 25829
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1874.184 ; gain = 938.809 ; free physical = 5850 ; free virtual = 25811
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1874.184 ; gain = 938.809 ; free physical = 5850 ; free virtual = 25811
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1874.184 ; gain = 938.809 ; free physical = 5846 ; free virtual = 25807
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1874.184 ; gain = 938.809 ; free physical = 5846 ; free virtual = 25807

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    38|
|2     |LUT2    |    48|
|3     |LUT3    |   371|
|4     |LUT4    |     7|
|5     |LUT5    |     6|
|6     |LUT6    |     8|
|7     |MUXCY   |   424|
|8     |SRL16E  |    21|
|9     |SRLC32E |    12|
|10    |XORCY   |   448|
|11    |FDRE    |   911|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1874.184 ; gain = 938.809 ; free physical = 5846 ; free virtual = 25807
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1901.184 ; gain = 849.297 ; free physical = 5772 ; free virtual = 25735
