#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13f706560 .scope module, "tb_regfile_112" "tb_regfile_112" 2 6;
 .timescale -9 -12;
P_0x13f707880 .param/l "PERIOD" 0 2 9, +C4<00000000000000000000000000001010>;
v0x13f71ec90_0 .var "addr", 0 0;
v0x13f71ed20_0 .var "clk", 0 0;
v0x13f71edb0_0 .var "din", 7 0;
v0x13f71ee80_0 .net "dout", 7 0, L_0x13f71f310;  1 drivers
v0x13f71ef30_0 .var "reset", 0 0;
v0x13f71f000_0 .var "wEn", 0 0;
S_0x13f7066d0 .scope module, "u_regfile_112" "regfile_112" 2 28, 3 1 0, S_0x13f706560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wEn";
    .port_info 3 /INPUT 1 "addr";
    .port_info 4 /INPUT 8 "din";
    .port_info 5 /OUTPUT 8 "dout";
L_0x13f71f310 .functor BUFZ 8, L_0x13f71f0b0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13f70e9e0 .array "R", 3 0, 7 0;
v0x13f70ea70_0 .net *"_ivl_0", 7 0, L_0x13f71f0b0;  1 drivers
v0x13f71e610_0 .net *"_ivl_2", 3 0, L_0x13f71f190;  1 drivers
L_0x110040010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13f71e6d0_0 .net *"_ivl_5", 2 0, L_0x110040010;  1 drivers
v0x13f71e780_0 .net "addr", 0 0, v0x13f71ec90_0;  1 drivers
v0x13f71e860_0 .net "clk", 0 0, v0x13f71ed20_0;  1 drivers
v0x13f71e900_0 .net "din", 7 0, v0x13f71edb0_0;  1 drivers
v0x13f71e9b0_0 .net "dout", 7 0, L_0x13f71f310;  alias, 1 drivers
v0x13f71ea60_0 .net "reset", 0 0, v0x13f71ef30_0;  1 drivers
v0x13f71eb70_0 .net "wEn", 0 0, v0x13f71f000_0;  1 drivers
E_0x13f7096d0/0 .event negedge, v0x13f71ea60_0;
E_0x13f7096d0/1 .event posedge, v0x13f71e860_0;
E_0x13f7096d0 .event/or E_0x13f7096d0/0, E_0x13f7096d0/1;
L_0x13f71f0b0 .array/port v0x13f70e9e0, L_0x13f71f190;
L_0x13f71f190 .concat [ 1 3 0 0], v0x13f71ec90_0, L_0x110040010;
    .scope S_0x13f7066d0;
T_0 ;
    %wait E_0x13f7096d0;
    %load/vec4 v0x13f71ea60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f70e9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f70e9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f70e9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f70e9e0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13f71eb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x13f71e900_0;
    %load/vec4 v0x13f71e780_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f70e9e0, 0, 4;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13f706560;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f71ed20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f71ef30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f71f000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f71ec90_0, 0, 1;
    %pushi/vec4 109, 0, 8;
    %store/vec4 v0x13f71edb0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x13f706560;
T_2 ;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0x13f71ed20_0;
    %inv;
    %store/vec4 v0x13f71ed20_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x13f706560;
T_3 ;
    %vpi_call 2 40 "$dumpfile", "regfile_112_wave.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13f706560 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x13f706560;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f71ef30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f71ef30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f71f000_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 110, 0, 8;
    %store/vec4 v0x13f71edb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f71ec90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f71ef30_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./regfile_112.v";
