INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 5/project_test/project_test.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_1/project_1.srcs/sources_1/new/VGA_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_1/project_1.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_1/project_1.srcs/sources_1/imports/new/counterUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD12L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 4/Lab4/Lab4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_1/project_1.srcs/sources_1/imports/Lab 7/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_1/project_1.srcs/sources_1/new/roadSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roadSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_1/project_1.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2458] undeclared symbol posX0, assumed default net type wire [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_1/project_1.srcs/sources_1/new/top_level.v:45]
INFO: [VRFC 10-2458] undeclared symbol posY0, assumed default net type wire [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_1/project_1.srcs/sources_1/new/top_level.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_1/project_1.srcs/sources_1/new/vga_seg_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_seg_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 5/project_test/project_test.srcs/sim_1/new/sim_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simTop
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 5/project_test/project_test.srcs/sim_1/new/sim_sm.v:50]
