MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: axis_register_slice_v1_1_20_axisc_register_slice was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_switch_v1_1/hdl/axis_switch_v1_1_vl_rfs.v" 630  9
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_util_vector2axis was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_switch_v1_1/hdl/axis_switch_v1_1_vl_rfs.v" 713  5
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_mux_enc was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_switch_v1_1/hdl/axis_switch_v1_1_vl_rfs.v" 979  5
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_util_axis2vector was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_switch_v1_1/hdl/axis_switch_v1_1_vl_rfs.v" 3344  7
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_clock_synchronizer was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_switch_v1_1/hdl/axis_switch_v1_1_vl_rfs.v" 3546  9
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_cdc_handshake was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_switch_v1_1/hdl/axis_switch_v1_1_vl_rfs.v" 3560  9
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2507 "Potentially recursive instantiation of module axis_switch_v1_1_20_dynamic_priority_encoder detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_switch_v1_1/hdl/axis_switch_v1_1_vl_rfs.v" 1536  52
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_switch_v1_1_20_axis_switch."
MESSAGE "$root top modules: axis_switch_v1_1_20_axis_switch."
SUCCESS "Compile success 0 Errors 7 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done
