tarted
grid
device CGRA
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (

    );
    port
    (
// configuration_body_def_on
// configuration_body_def_end

        input TH_AWADDR_IN[32:0] = 33'b1111_1111_1111_1111_1111_1111_1111_1111_1,
        input TH_ARADDR_IN[32:0] = 33'b1111_1111_1111_1111_1111_1111_1111_1111_1,
        input TH_WDATA_IN[256:0] = 257'b1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1,
        input TH_AWBURST_IN[2:0] = 3'b111,
        input TH_AWLOCK_IN[2:0] = 3'b111,
        input TH_ARBURST_IN[2:0] = 3'b111,
        input TH_ARLOCK_IN[2:0] = 3'b111,
        input TH_AWSIZE_IN[3:0] = 4'b1111,
        input TH_AWPROT_IN[3:0] = 4'b1111,
        input TH_ARPROT_IN[3:0] = 4'b1111,
        input TH_AWCACHE_IN[4:0] = 5'b1111_1,
        input TH_ARCACHE_IN[4:0] = 5'b1111_1,
        input TH_ARSIZE_IN[3:0] = 4'b1111,
        input TH_AWID_IN[4:0] = 5'b1111_1,
        input TH_WID_IN[4:0] = 5'b1111_1,
        input TH_AWLEN_IN[4:0] = 5'b1111_1,
        input TH_WSTRB_IN[32:0] = 33'b1111_1111_1111_1111_1111_1111_1111_1111_1,
        input TH_ARID_IN[4:0] = 5'b1111_1,
        input TH_ARLEN_IN[4:0] = 5'b1111_1,
        input TH_BID_IN[4:0] = 5'b1111_1,
        input TH_BRESP_IN[2:0] = 3'b111,
        input TH_RID_IN[4:0] = 5'b1111_1,
        input TH_RDATA_IN[256:0] = 257'b1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1,
        input TH_RRESP_IN[2:0] = 3'b111,
        input TH_CGRA_CLK_IN = 1'b1,
        input TH_CGRA_RPU0_RSTN = 1'b1,
        input TH_CGRA_RPU1_RSTN = 1'b1,
        input TH_CGRA_RPU2_RSTN = 1'b1,
        input TH_CGRA_RPU3_RSTN = 1'b1,
        input TH_AXI_ACLK = 1'b1,
        input TH_AXI_ARESETN = 1'b1,
        input TH_AWVALID_IN = 1'b1,
        input TH_WLAST_IN = 1'b1,
        input TH_WVALID_IN = 1'b1,
        input TH_BREADY_IN = 1'b1,
        input TH_ARVALID_IN = 1'b1,
        input TH_RREADY_IN = 1'b1,
        input TH_AWREADY_IN = 1'b1,
        input TH_WREADY_IN = 1'b1,
        input TH_BVALID_IN = 1'b1,
        input TH_ARREADY_IN = 1'b1,
        input TH_RVALID_IN = 1'b1,
        input TH_RLAST_IN = 1'b1,
        output TH_RDATA_OUT[256:0],
        output TH_BRESP_OUT[2:0],
        output TH_RRESP_OUT[2:0],
        output TH_BID_OUT[4:0],
        output TH_RID_OUT[4:0],
        output TH_AWID_OUT[4:0],
        output TH_AWADDR_OUT[32:0],
        output TH_AWLEN_OUT[4:0],
        output TH_AWSIZE_OUT[3:0],
        output TH_AWBURST_OUT[2:0],
        output TH_AWLOCK_OUT[2:0],
        output TH_AWCACHE_OUT[4:0],
        output TH_AWPROT_OUT[3:0],
        output TH_WID_OUT[4:0],
        output TH_WDATA_OUT[256:0],
        output TH_WSTRB_OUT[32:0],
        output TH_ARID_OUT[4:0],
        output TH_ARADDR_OUT[32:0],
        output TH_ARLEN_OUT[4:0],
        output TH_ARSIZE_OUT[3:0],
        output TH_ARBURST_OUT[2:0],
        output TH_ARLOCK_OUT[2:0],
        output TH_ARCACHE_OUT[4:0],
        output TH_ARPROT_OUT[3:0],
        output TH_RREADY_OUT[1:0],
        output TH_CGRA_CLK_OUT,
        output TH_AWREADY_OUT,
        output TH_WREADY_OUT,
        output TH_BVALID_OUT,
        output TH_ARREADY_OUT,
        output TH_RLAST_OUT,
        output TH_RVALID_OUT,
        output TH_AWVALID_OUT,
        output TH_WVALID_OUT,
        output TH_WLAST_OUT,
        output TH_BREADY_OUT,
        output TH_ARVALID_OUT
    );
};
//grid device end

//grid device structure netlist started
structure netlist of CGRA
{
};
//grid device structure netlist end
