/*
 * Copyright 2023 Alyssa Rosenzweig
 * SPDX-License-Identifier: MIT
 */

#pragma once

#include <stdbool.h>
#include <stdint.h>

struct nir_shader;
struct nir_instr;
struct nir_builder;
struct nir_def;

/* BASE bit3 selects an explicit byte-scaled AGX3 load/store index. */
#define AGX_NIR_MEMORY_INDEX_BYTES 8u
/* BASE bits4..6 carry the native packed element count (1..4). */
#define AGX_NIR_MEMORY_PACKED_COUNT_SHIFT 4u
#define AGX_NIR_MEMORY_PACKED_COUNT_MASK (7u << AGX_NIR_MEMORY_PACKED_COUNT_SHIFT)
bool agx_nir_lower_address(struct nir_shader *shader, bool byte_indices);
bool agx_nir_preserve_position_order(struct nir_shader *shader);
bool agx_nir_scalarize_int64(struct nir_shader *shader);
bool agx_nir_lower_divmod64(struct nir_shader *shader, bool native_add64);
bool agx_nir_lower_algebraic_late(struct nir_shader *shader);
bool agx_nir_fold_pixel_coord(struct nir_shader *shader);
bool agx_nir_fold_extract16_bfe(struct nir_shader *shader);
bool agx_nir_cleanup_amul(struct nir_shader *shader);
bool agx_nir_fuse_lea(struct nir_shader *shader);
bool agx_nir_lower_lea(struct nir_shader *shader);
bool agx_nir_fuse_selects(struct nir_shader *shader);
bool agx_nir_m5_split_or_selects(struct nir_shader *shader);
bool agx_nir_opt_select_load(struct nir_shader *shader);
bool agx_nir_opt_sink_loop_sample_uses(struct nir_shader *shader);
bool agx_nir_opt_hoist_loop_samples(struct nir_shader *shader);
bool agx_nir_fuse_algebraic_late(struct nir_shader *shader);
bool agx_nir_fuse_doubled_add(struct nir_shader *shader);
bool agx_nir_fence_images(struct nir_shader *shader);
bool agx_nir_lower_layer(struct nir_shader *s);
bool agx_nir_lower_clip_distance(struct nir_shader *s);
bool agx_nir_lower_subgroups(struct nir_shader *s);
bool agx_nir_lower_subgroups_g17p(struct nir_shader *s);
bool agx_nir_lower_quad_derivative_ids(struct nir_shader *s);
bool agx_nir_lower_compute_derivatives(struct nir_shader *s);
bool agx_nir_compute_implicit_lod_diagnostic(void);
struct nir_def *agx_nir_quad_ddx(struct nir_builder *b, struct nir_def *v);
struct nir_def *agx_nir_quad_ddy(struct nir_builder *b, struct nir_def *v);

/* AGX3 ldtg/sttg index threadgroup memory in scalar elements, scaled by the
 * access width; NIR shared offsets are bytes.  Idempotent, so a frontend may
 * run it as early as the optimizer can use it and agx_compile_shader_nir()
 * still guarantees it for any AGX3 target. */
bool agx_nir_lower_shared_element_index(struct nir_shader *s);
bool agx_nir_opt_shared_byte_offsets(struct nir_shader *s);
bool agx_nir_lower_fminmax(struct nir_shader *s, bool ftz_only);
bool agx_nir_lower_word_bounds(struct nir_shader *s);
bool agx_nir_share_bounds(struct nir_shader *s);
bool agx_nir_lower_atomics(struct nir_shader *s, bool native_fadd);
bool agx_nir_opt_canonical_minmax(struct nir_shader *s);

bool agx_nir_lower_texture_early(struct nir_shader *s, bool support_lod_bias);
bool agx_nir_lower_g17p_helper_samples(struct nir_shader *s);
bool agx_nir_lower_g17p_texture_early(struct nir_shader *s,
                                     bool support_lod_bias,
                                     bool sampler_has_lod_bias);
bool agx_nir_lower_texture(struct nir_shader *s);
bool agx_nir_lower_texture_for_generation(struct nir_shader *s, unsigned generation);
/* robust_formatless_images: formatless image loads have not been lowered for
 * view-bounds robustness and require it. */
/* sparse_buffer_residency: ordinary texel-buffer reads must consult the
 * software sparse residency map, because the descriptor names the primary
 * mapping rather than the read-only shadow (hk_buffer_view.c). */
bool agx_nir_lower_texture_with_buffer_metadata(struct nir_shader *s,
                                               unsigned generation,
                                               bool robust_formatless_images,
                                               uint64_t sparse_ro_offset,
                                               bool sparse_buffer_residency);
struct nir_builder;
struct nir_def;
struct nir_tex_instr;
typedef struct nir_def *(*agx_buffer_texture_metadata_cb)(
   struct nir_builder *b, struct nir_tex_instr *tex);
bool agx_nir_lower_texture_with_buffer_metadata_cb(
   struct nir_shader *s, unsigned generation,
   agx_buffer_texture_metadata_cb buffer_metadata);
bool agx_nir_lower_multisampled_image_store(struct nir_shader *s);
bool agx_nir_lower_multisampled_image_store_for_generation(struct nir_shader *s,
                                                         unsigned generation);
bool agx_nir_needs_texture_crawl(struct nir_instr *instr);

/* Local arrays larger than this many bytes are lowered to scratch memory by
 * agx_preprocess_nir(); smaller ones become csel ladders. */
#define AGX_SCRATCH_ARRAY_THRESHOLD_B 256

/* Existing reserved software tail, relative to a Gen9 sampled texture. */
#define AGX_G17P_SAMPLED_HEAP_INDEX_OFFSET 68
/* G17P appends one native texture-heap index after the 64-byte texture/PBE
 * storage descriptor pair. Other generations retain their existing ABI. */
#define AGX_G17P_STORAGE_HEAP_INDEX_OFFSET 64

/* G17P storage descriptors reserve the following eight bytes for the two
 * texture-heap indices.  Image atomics keep their software address metadata
 * in a separate packed word after those indices, 40 bytes past the native PBE
 * handle seen by agx_nir_lower_texture_for_generation(). */
#define AGX_G17P_IMAGE_ATOMIC_SW_OFFSET 72
#define AGX_G17P_IMAGE_ATOMIC_SW_FROM_PBE 40

/* Pack that word: level offset [0:26] and layer stride [35:61] in 128-byte
 * units, log2 tile width [27:30] and height [31:34] in pixels, log2 sample
 * count [62:63]. libagx_image_texel_address_gen9() decodes it. Returns false
 * when the addressing does not fit. Honeykrisp packs the same word with
 * hk_pack_g17p_image_atomic_sw(), which stays in its dependency-free header. */
static inline bool
agx_g17p_pack_image_atomic_sw(uint64_t level_offset_B, unsigned tile_width_px,
                              unsigned tile_height_px, uint64_t layer_stride_B,
                              unsigned samples, uint64_t *out)
{
   if (!out || (level_offset_B & 0x7f) || (layer_stride_B & 0x7f) ||
       tile_width_px == 0 || (tile_width_px & (tile_width_px - 1)) ||
       tile_height_px == 0 || (tile_height_px & (tile_height_px - 1)) ||
       (samples != 1 && samples != 2 && samples != 4 && samples != 8))
      return false;

   unsigned tile_width_log2 = 0, tile_height_log2 = 0, samples_log2 = 0;
   for (unsigned x = tile_width_px; x > 1; x >>= 1)
      ++tile_width_log2;
   for (unsigned x = tile_height_px; x > 1; x >>= 1)
      ++tile_height_log2;
   for (unsigned x = samples; x > 1; x >>= 1)
      ++samples_log2;

   const uint64_t level_offset = level_offset_B >> 7;
   const uint64_t layer_stride = layer_stride_B >> 7;
   if (level_offset >= (UINT64_C(1) << 27) ||
       layer_stride >= (UINT64_C(1) << 27) || tile_width_log2 >= 16 ||
       tile_height_log2 >= 16 || samples_log2 >= 4)
      return false;

   *out = level_offset | ((uint64_t)tile_width_log2 << 27) |
          ((uint64_t)tile_height_log2 << 31) | (layer_stride << 35) |
          ((uint64_t)samples_log2 << 62);
   return true;
}
/* Native texture/PBE pair, heap indices, address sideband, then padding. */
#define AGX_G17P_EMRT_DESCRIPTOR_SIZE 96
#define AGX_G17P_EMRT_ALIGNED_WIDTH_OFFSET 80
/* Declines without changing the shader, so callers need no copy. */
bool agx_nir_lower_g17p_indexed_samplers(struct nir_shader *s);
bool agx_nir_lower_g17g_indexed_reads(struct nir_shader *s);
/* Packed native32 array handles are byte offsets; sampler handles already
 * name their native entry, including the reserved texel-fetch sampler0. */
bool agx_nir_lower_g17p_native32_samplers(struct nir_shader *s, uint8_t texture_set);

struct agx_g17p_combined_sampler_binding {
   uint32_t texture_offset_B;
   uint32_t sampler_index_offset_B;
};

/* Native compute texture/sampler table pointers occupy halves0..7. */
#define AGX_G17P_TXF_ROOT_HALFS 8u
/* Native read_write textures consume four four-half binding slots: the read
 * texture, the write PBE, their access-control descriptor, and the coordinate
 * clamp vector. */
#define AGX_G17P_STORAGE_ROOT_HALFS 16u
struct agx_g17p_txf_binding {
   uint32_t texture_offset_B;
};

/* Native compute image read/write uses one texture-state and one PBE-state
 * pointer in the same four-quad prefix as the existing TXF path. */
struct agx_g17p_storage_image_binding {
   uint32_t texture_offset_B;
   uint32_t pbe_offset_B;
   bool write_only;
};

/* Apple's sampled-texture-to-write-image kernel ABI places a sampled texture,
 * its native sampler, the destination PBE state, and its write control in
 * uniform slots 0..3.  Keep the two descriptor sets explicit: Vulkan does not
 * require sampled and storage images to share a set. */
struct agx_g17p_sampled_storage_binding {
   uint32_t texture_offset_B;
   uint32_t sampler_index_offset_B;
   uint32_t pbe_offset_B;
   uint8_t texture_set;
   uint8_t pbe_set;
};

/* Indexed texture/sampler heaps occupy native slots 0/0; a formatted storage
 * destination shares that ABI by occupying PBE state 1. */
struct agx_g17p_indexed_storage_binding {
   uint32_t pbe_offset_B;
   uint8_t pbe_set;
};

bool agx_nir_lower_g17p_indexed_storage(
   struct nir_shader *s,
   struct agx_g17p_indexed_storage_binding *binding);

/* Turn one statically indexed set-0 Gen9 combined image/sampler used by the
 * initial G17P graphics or compute path into texture-state 0 / sampler-state
 * 0. The caller must place the corresponding native states in those CProg
 * regions.
 */
/* Whether agx_nir_lower_g17p_combined_sampler() may apply: a false result
 * is final, a true one can still be refused while lowering. */
bool agx_nir_g17p_combined_sampler_candidate(const struct nir_shader *s);

bool agx_nir_lower_g17p_combined_sampler(
   struct nir_shader *s, struct agx_g17p_combined_sampler_binding *binding);

/* Turn the one statically indexed set-0 Gen9 texture used by the initial
 * G17P compute texel-fetch path into texture-state 0.  Sampler-state 0 remains
 * the device TXF sampler.  The caller must publish both native states through
 * the G17P resource program; no executable shader preamble is generated.
 */
bool agx_nir_lower_g17p_txf(
   struct nir_shader *s, struct agx_g17p_txf_binding *binding);

/* Turn one set-0, single-sample 2D RGBA8UI read/write image into native
 * texture-state 0 / PBE-state 0. Every other image shape stays fail-closed. */
bool agx_nir_lower_g17p_storage_image(
   struct nir_shader *s, struct agx_g17p_storage_image_binding *binding);

/* Lower the exact compute textureLod(..., 0) -> rgba8 imageStore form emitted
 * by vkQuake.  The caller publishes the four-slot native resource tuple. */
bool agx_nir_lower_g17p_sampled_storage(
   struct nir_shader *s, struct agx_g17p_sampled_storage_binding *binding);

bool agx_nir_lower_to_per_sample_agx2(struct nir_shader *shader);
bool agx_nir_lower_monolithic_msaa_agx2(struct nir_shader *shader, uint8_t nr_samples);

bool agx_nir_fma_rte_applies(const struct nir_shader *shader);
bool agx_nir_lower_fma_rte(struct nir_shader *shader);
struct nir_def *agx_nir_fma_rte_fixup(struct nir_builder *b, struct nir_def *a,
                                    struct nir_def *c, struct nir_def *z,
                                    struct nir_def *native);
bool agx_nir_lower_cmat(struct nir_shader *s);
