<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-1485940-B1" country="EP" doc-number="1485940" kind="B1" date="20140108" family-id="27752788" file-reference-id="257001" date-produced="20180823" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146589193" ucid="EP-1485940-B1"><document-id><country>EP</country><doc-number>1485940</doc-number><kind>B1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-03709157-A" is-representative="NO"><document-id mxw-id="PAPP154851385" load-source="docdb" format="epo"><country>EP</country><doc-number>03709157</doc-number><kind>A</kind><date>20030221</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140556244" ucid="US-0304873-W" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>0304873</doc-number><kind>W</kind><date>20030221</date></document-id></priority-claim><priority-claim mxw-id="PPC140548146" ucid="US-7989302-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>7989302</doc-number><kind>A</kind><date>20020222</date></document-id></priority-claim></priority-claims><dates-of-public-availability><intention-to-grant-date><date>20130911</date></intention-to-grant-date><search-report-dispatch-date><date>20080211</date></search-report-dispatch-date></dates-of-public-availability><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989327873" load-source="ipcr">H01L  21/04        20060101ALI20130729BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327874" load-source="ipcr">H01L  29/06        20060101ALN20130729BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327875" load-source="ipcr">H01L  29/10        20060101ALI20130729BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327876" load-source="ipcr">H01L  29/16        20060101ALN20130729BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327877" load-source="ipcr">H01L  29/732       20060101AFI20130729BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989633651" load-source="ipcr">H01L  29/24        20060101A N20051008RMEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL1989626143" load-source="docdb" scheme="CPC">H01L  29/1004      20130101 LI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989631061" load-source="docdb" scheme="CPC">H01L  29/1608      20130101 LA20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989631134" load-source="docdb" scheme="CPC">H01L  29/0661      20130101 LA20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989639315" load-source="docdb" scheme="CPC">H01L  29/0619      20130101 LA20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989651003" load-source="docdb" scheme="CPC">H01L  29/66068     20130101 FI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989652653" load-source="docdb" scheme="CPC">H01L  29/732       20130101 LI20130101BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132372212" lang="DE" load-source="patent-office">SILIZIUMCARBID-BIPOLAR-SPERRSCHICHTTRANSISTOR MIT ÜBERWACHSENER BASISREGION</invention-title><invention-title mxw-id="PT132372213" lang="EN" load-source="patent-office">SILICON CARBIDE BIPOLAR JUNCTION TRANSISTOR WITH OVERGROWN BASE REGION</invention-title><invention-title mxw-id="PT132372214" lang="FR" load-source="patent-office">TRANSISTOR A JONCTION BIPOLAIRE DE CARBURE DE SILICIUM AVEC ZONE DE BASE DE RECOUVREMENT</invention-title></technical-data><related-documents><relation type="division-into"><child-doc ucid="EP-10189603.3"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>10189603.3</doc-number><date>20101101</date></document-id></child-doc><parent-doc ucid="EP-03709157-A"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>03709157</doc-number><kind>A</kind><date>20030221</date></document-id><parent-grant-document ucid="EP-1485940-B1"><document-id><country>EP</country><doc-number>1485940</doc-number><kind>B1</kind><date>20140108</date></document-id></parent-grant-document></parent-doc></relation></related-documents><parties><applicants><applicant mxw-id="PPAR919517766" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>POWER INTEGRATIONS INC</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR919504375" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>POWER INTEGRATIONS, INC.</last-name></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919529101" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SANKIN IGOR</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919537092" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SANKIN, IGOR</last-name></addressbook></inventor><inventor mxw-id="PPAR919026780" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>SANKIN, IGOR</last-name><address><street>118 N. Montgomery Street Apartment 9</street><city>Starkville, MS 39759</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919528728" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>CASADY JANNA B</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919536605" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>CASADY, JANNA, B.</last-name></addressbook></inventor><inventor mxw-id="PPAR919026782" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>CASADY, Janna, B. c/o SemiSouth Lab. Inc.</last-name><address><street>One Research Blvd., Suite 201B</street><city>Starkville, MS 39759</city><country>US</country></address></addressbook></inventor></inventors><assignees><assignee mxw-id="PPAR919026783" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Power Integrations, Inc.</last-name><iid>101394607</iid><address><street>5245 Hellyer Avenue</street><city>San Jose, California 94538</city><country>US</country></address></addressbook></assignee></assignees><agents><agent mxw-id="PPAR919026781" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Clark, Jane Anne</last-name><suffix>et al</suffix><iid>100815021</iid><address><street>Mathys &amp; Squire LLP 120 Holborn</street><city>London EC1N 2SQ</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="US-0304873-W"><document-id><country>US</country><doc-number>0304873</doc-number><kind>W</kind><date>20030221</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2003073468-A2"><document-id><country>WO</country><doc-number>2003073468</doc-number><kind>A2</kind><date>20030904</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS549899909" load-source="docdb">AT</country><country mxw-id="DS549875987" load-source="docdb">BE</country><country mxw-id="DS549791568" load-source="docdb">BG</country><country mxw-id="DS549807349" load-source="docdb">CH</country><country mxw-id="DS549884673" load-source="docdb">CY</country><country mxw-id="DS549884686" load-source="docdb">CZ</country><country mxw-id="DS549794111" load-source="docdb">DE</country><country mxw-id="DS549875988" load-source="docdb">DK</country><country mxw-id="DS549875989" load-source="docdb">EE</country><country mxw-id="DS549926584" load-source="docdb">ES</country><country mxw-id="DS549791577" load-source="docdb">FI</country><country mxw-id="DS549791578" load-source="docdb">FR</country><country mxw-id="DS549794112" load-source="docdb">GB</country><country mxw-id="DS549875994" load-source="docdb">GR</country><country mxw-id="DS549884687" load-source="docdb">HU</country><country mxw-id="DS549807350" load-source="docdb">IE</country><country mxw-id="DS549791579" load-source="docdb">IT</country><country mxw-id="DS549875995" load-source="docdb">LI</country><country mxw-id="DS549899910" load-source="docdb">LU</country><country mxw-id="DS549794117" load-source="docdb">MC</country><country mxw-id="DS549899911" load-source="docdb">NL</country><country mxw-id="DS549926585" load-source="docdb">PT</country><country mxw-id="DS549899912" load-source="docdb">SE</country><country mxw-id="DS549794118" load-source="docdb">SI</country><country mxw-id="DS549807351" load-source="docdb">SK</country><country mxw-id="DS549875996" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><description mxw-id="PDES63961605" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001"><b><u>BACKGROUND OF THE INVENTION</u></b></heading><heading id="h0002"><b><u>Field of the Invention</u></b></heading><p id="p0001" num="0001">The present invention relates, in general, to a method of making a bipolar junction transistor (BJT) formed on silicon carbide and, in particular, to a fully epitaxial vertical SiC bipolar junction transistor with an overgrown base region suitable for use in power microwave applications.</p><heading id="h0003"><b><u>Background of the Technology</u></b></heading><p id="p0002" num="0002">High power microwave transistors are of great demand in such applications as cellular phone stations, radar systems, etc. Along with silicon lateral MOSFETS, silicon bipolar transistors are now the primary technology used in solid-state radar transmitters. In recent years the advantages of bipolar junction transistors as a power stage in the 0.4 to 4 GHz range have been widely recognized. The newest radar systems are calling for performance requirements that far surpass the capabilities of klystron or tube-type transmitters, but appear ideally suited to solid-state devices.</p><p id="p0003" num="0003">Today, as the building block power stage unit, a silicon bipolar transistor is the best candidate device for the frequency ranges from UHF through S-band, notwithstanding the advantages in power GaAs and more recent GaN FET technology. Bipolar devices cost-effectively provide for system requirements<!-- EPO <DP n="2"> --> reliability; ruggedness, electrical performance, packaging, biasing, cooling, availability, and ease of maintenance. Largely due to new developments in processing technology, such as using more shallow emitter diffusions, reduced collector-base time constants, submicron geometries, and more exotic photolithographic processes and etching techniques, creative device packaging, and internal matching techniques, silicon devices are competing effectively up to S-band requirements.</p><p id="p0004" num="0004">The bipolar junction transistor (BJT) is a well known semiconductor device. A bipolar junction transistor is generally defined as a device formed of a semiconductor material having two p-n junctions in close proximity to one another. In operation, current enters a region (i.e., the emitter) of the device adjacent one of the p-n junctions and exits the device from a region (i.e., the collector) of the adjacent the other p-n junction. The collector and emitter have the same conductivity type (i.e., either p or n). A portion of semiconductor material having the opposite conductivity type from the collector and the emitter is positioned between the collector and the emitter. This material is known as the base. The two p-n junctions of the transistor are formed where the collector meets the base and where the base meets the emitter. Because of their respective structures and conductivity types, bipolar junction transistors are generally referred to as either n-p-n or p-n-p transistors.</p><p id="p0005" num="0005">In operation, when current is injected into or extracted from the base (depending upon whether the transistor is n-p-n or p-n-p), the flow of charge carriers (i.e. electrons or holes) which can move from the collector to the emitter will be effected. Typically, small currents applied to the base can control<!-- EPO <DP n="3"> --> proportionally large currents passing through the transistor, making the bipolar junction transistor useful as a component of electronic circuits.</p><p id="p0006" num="0006">Silicon carbide has known advantageous characteristics as a semiconductor material. These characteristics include a wide bandgap, a high thermal conductivity, a high melting point, a high electric field breakdown strength, a low dielectric constant, and a high saturated electron drift velocity. As a result, electronic devices formed from silicon carbide should have the capability of operating at higher temperatures, at higher device densities, at higher speeds, at higher power levels and even under higher levels of radiation than other semiconductor materials. Silicon carbide bipolar transistors, which have excellent blocking capability, small specific on-resistance, and high thermal conductivity, are therefore promising candidates to replace silicon devices, particularly in power transistors for high frequency applications.</p><p id="p0007" num="0007">Silicon carbide bipolar junction transistors are known. See, for example, <nplcit id="ncit0001" npl-type="s"><text>v. Münch et al., "Silicon Carbide Bipolar Transistor", Solid State Electronics, Vol. 21, pp. 479 - 480 (1978</text></nplcit>); <nplcit id="ncit0002" npl-type="s"><text>Luo et al., "Demonstration of 4H-SiC Power Bipolar Junction Transistors", Electronic Letters, Vol. 36, No. 17 (2000</text></nplcit>); <nplcit id="ncit0003" npl-type="s"><text>Tang et al., "An Implanted-Emitter 4H-SiC Bipolar Transistor with High Current Gain", IEEE Electron Device Letters, Volume 22, Issue 3, pp. 119 -120 (2001</text></nplcit>) and <patcit id="pcit0001" dnum="US4762806A"><text>U.S. Patent Nos. 4,762,806</text></patcit>, <patcit id="pcit0002" dnum="US4945394A"><text>4,945,394 </text></patcit>and <patcit id="pcit0003" dnum="US6218254B"><text>6,218,254</text></patcit>. A 4H-SiC bipolar junction transistor, for example, has been reported to demonstrate a blocking voltage of 1.8 kV, on resistance of 10.8 mΩ•cm<sup>2</sup>, and a temperature stable current gain with a peak value of 20. See<nplcit id="ncit0004" npl-type="s"><text> Agarwal et al., "Development of Silicon Carbide High Temperature Bipolar Devices", HITEC, Albuquerque, NM (2000</text></nplcit>). This SiC transistor also<!-- EPO <DP n="4"> --> showed a positive temperature coefficient in the on-resistance characteristics, which may facilitate paralleling the device. These properties could confer advantages over silicon bipolar junction transistors, where thermal runaway can be a problem.</p><p id="p0008" num="0008">At high frequencies, the operating characteristics of silicon carbide bipolar junction transistors are highly dependent on the thickness of the p-base layer. Generally, thinner p-base layers confer better high frequency performance. However, it can be difficult to form base layers having desirable thicknesses for high frequency (e.g., microwave) applications. Further, achieving adequate ohmic contact to a very thin base region while minimizing peripheral base resistance can be difficult. As a solution to this problem, v. <u>Münch et al</u>., <i>supra,</i> proposed thinning an epitaxially grown.SiC base layer and forming an overgrown emitter layer thereon.</p><p id="p0009" num="0009">The lateral dimensions of a bipolar junction transistor can also affect the high frequency performance of the device. It is generally desirable to shrink or scale down the dimensions of the device. Features are typically formed in semiconductor devices using photolithography techniques. Such techniques, however, require numerous process steps and can be costly to implement. Further, the resolutions obtainable using conventional photolithography techniques are limited. Self alignment techniques have also been proposed as an alternative to photolithographic techniques. See, for example, <patcit id="pcit0004" dnum="US6218254B"><text>U.S. Patent No. 6,218,254</text></patcit> (hereinafter the '254 patent). Self alignment techniques are manufacturing techniques wherein device features automatically and inherently align as a result of the manufacturing process. The use of self-alignment techniques can allow for the<!-- EPO <DP n="5"> --> formation of fine features while simplifying the manufacture of the device. The '254 patent discloses a method of fabrication of SiC bipolar junction transistorS having self-aligned ion implanted n-plus emitter regions or ion implanted p-plus regions for base ohmic contacts. The high energies required for ion implantation, however, can result in damage to the device. Further, ion implantation typically requires a high temperature annealing step to activate the implanted impurities. These additional process steps add to both the cost and complexity of the manufacturing process.</p><p id="p0010" num="0010">There still remains a need, therefore, for improved methods of making SiC bipolar junction transistors having sufficiently thin p-base regions for improved high frequency performance. Such methods would ideally allow for adequate ohmic contact to the base and would provide devices having minimal peripheral base resistance.</p><heading id="h0004"><b><u>SUMMARY OF THE INVENTION</u></b></heading><p id="p0011" num="0011">According to the invention there is provided a method as defined in the independent claims 1 and 13.</p><p id="p0012" num="0012">According to a first aspect of the invention, a method of making a SiC bipolar junction transistor is provided. The method includes steps of: providing a collector comprising SiC doped with a donor material, the collector having first and second major surfaces; optionally forming a drift layer on the first major surface of the collector, the drift layer comprising SiC doped with a donor material; forming a first base layer on the first major surface of the collector or on the drift layer, the first base layer comprising SiC doped with an acceptor material; forming an emitter layer on the first base layer, the emitter layer comprising SiC doped with a donor material; etching through the emitter layer and the first base layer to<!-- EPO <DP n="6"> --> expose the collector or drift layer and to form one or more raised emitter regions each having an upper surface defined by regions of etched emitter and first base layer, the etched regions comprising bottom and sidewall surfaces; forming a second base layer comprising SiC doped with an acceptor material, wherein the second base layer covers the bottom and sidewall surfaces of the etched regions and the upper surface of each emitter region; forming an emitter contact opening through the second base layer on an upper surface of each raised emitter region to expose emitter material, each emitter contact opening having bottom and sidewall surfaces; forming base contacts on surfaces of the second base material in the etched regions; and forming an emitter contact on a surface of the emitter material in each emitter contact opening.</p><p id="p0013" num="0013">By use of the method of the invention a silicon carbide bipolar junction transistor is produced. The transistor include, a collector having first and second major surfaces. The collector comprises silicon carbide doped with a donor material. A drift layer can be formed on the first major surface of the collector. The drift layer comprises silicon carbide doped with a donor material. A plurality of raised emitter regions are formed on either the drift layer or on the first major surface of the collector. The raised emitter regions are non-coextensive with the drift layer or the collector and are formed on a central portion of the drift layer or collector. The raised emitter regions include an upper emitter layer formed on a lower base layer. The lower base layer is in contact with either the collector or drift layer and the upper emitter layer is substantially coextensive with the lower base layer. The upper emitter layer comprises SiC doped with a donor material and the lower base layer comprises SiC doped with an acceptor material. The transistor also includes a second base layer doped with an acceptor material at a higher doping level than the lower base layer. The second base layer is formed on exposed surfaces of the collector or drift layer and on exposed surfaces of the raised emitter regions. Emitter openings can be formed in the second base layer on upper surfaces of the emitter regions and<!-- EPO <DP n="7"> --> emitter contacts can be disposed in the emitter openings. Base contacts can be formed on the second base layer. According to a preferred embodiment of the invention, the first base layer of the transistor has a thickness of 0.2µm or less.</p><p id="p0014" num="0014">The silicon carbide bipolar junction transistor may e.g. further include a base contact layer formed on and coextensive with the second base layer. Emitter contact openings can e.g. be formed in the base contact layer and the underlying second base layer on upper surfaces of the emitter regions such that the emitter contact openings in the second base layer are substantially aligned with the emitter contact openings in the base contact layer. Emitter contacts can e.g. be disposed on exposed emitter material in the emitter contact openings.</p><p id="p0015" num="0015">According to another embodiment of the invention there is provided a method of making a SiC bipolar junction transistor comprising:
<ul><li>providing a collector comprising SiC doped with a donor material, the collector having first and second major surfaces;</li><li>optionally forming a drift layer on the first major surface of the collector, the drift layer comprising SiC doped with a donor material;</li><li>forming a first base layer on the first major surface of the collector or on the drift layer, the first base layer comprising SiC doped with an acceptor material;</li><li>forming an emitter layer on the first base layer, the emitter layer comprising SiC doped with a donor material;</li><li>etching through the emitter layer and the first base layer to expose the collector or drift layer and to form at least one raised emitter region defined by regions of etched emitter and first base layer, each raised emitter region having an upper surface and the etched regions comprising bottom and sidewall surfaces;</li><li>forming a second base layer comprising SiC doped with an acceptor dopant, wherein the second base layer covers the bottom and sidewall surfaces of the etched regions and the upper surface of each raised emitter region;</li><li>forming a base contact layer on the second base layer;</li><li>forming an emitter contact opening through the base contact layer on a surface of each raised emitter region to expose the second base layer;</li><li>etching an emitter contact opening through the second base layer on the upper surface of each raised emitter region using the base contact layer as a mask to expose emitter material;</li><li>forming an emitter contact on the emitter material in each emitter contact opening.</li></ul><!-- EPO <DP n="8"> --></p><heading id="h0005"><b><u>BRIEF DESCRIPTION OF THE FIGURES</u></b></heading><p id="p0016" num="0016">The present invention may be better understood by reference to the accompanying drawings in which:
<ul><li><figref idrefs="f0001">FIG. 1</figref> is a cross-sectional view of a portion of a SiC bipolar junction transistor with an overgrown p+ base region producible with a method according to a first embodiment of the invention;</li><li><figref idrefs="f0002">FIG. 2</figref> is a cross-sectional view of a multi-fingered SiC bipolar junction transistor having p+ overgrown base regions and guard rings;<!-- EPO <DP n="9"> --></li><li><figref idrefs="f0003">FIG. 3</figref> is a cross sectional view of a portion of a SiC bipolar junction transistor with an overgrown p+ base region wherein the base contact layer is used as a mask for etching emitter contact openings in the underlying p+ overgrown base layer according to a second embodiment of the invention;</li><li><figref idrefs="f0004">FIG. 4</figref> is a cross-sectional view of a multi-fingered SiC bipolar junction transistor having overgrown p+ base regions and an overgrown base contact layer wherein emitter contact openings and guard rings have been formed by etching the overgrown base layer using the base contact layer as a mask;</li><li><figref idrefs="f0005">FIG. 5A</figref> is a depiction of the simulation of the blocking capabilities of a 4H-SiC bipolar junction transistor having an overgrown p+ layer as set forth in <figref idrefs="f0001">FIG. 1</figref>;</li><li><figref idrefs="f0005">FIG. 5B</figref> shows the simulated breakdown characteristics of the 4H-SiC bipolar junction transistor simulated in the depiction of <figref idrefs="f0005">FIG 5A</figref>;</li><li><figref idrefs="f0006 f0007 f0008">FIGS. 6A - 6G</figref> show steps involved in the manufacture of a bipolar junction transistor according to a first embodiment of the invention; and</li><li><figref idrefs="f0009 f0010">FIGS. 7A - 7F</figref> show steps involved in manufacture of a bipolar junction transistor according to a second embodiment of the invention.</li></ul></p><heading id="h0006"><b><u>DETAILED DESCRIPTION OF THE INVENTION</u></b></heading><p id="p0017" num="0017">According to the invention, an epitaxially grown high-frequency bipolar junction transistor (BJT) in SiC can be produced. The device according to the invention comprises a relatively thin (e.g., 3 µm or less) first base region and an overgrown second base region. The overgrown base region provides electrical contact to the first base region of the bipolar junction transistor. According to the invention,<!-- EPO <DP n="10"> --> emitter contact openings can be formed (e.g., etched) in the overgrown base layer with a self-alignment technique wherein a base contact layer formed on the overgrown base layer is used as a mask to etch the underlying overgrown base layer. Emitter contacts can then be formed in the resulting self-aligned emitter contact openings. A silicon carbide bipolar junction transistor producible with a method according to the invention can have a thin base region, the thickness of which can depend on the doping level and the target base punch-through voltage of the device.</p><p id="p0018" num="0018">The cutoff frequency of a transistor may be expressed through the emitter-to collector delay time as follows: <maths id="math0001" num=""><math display="block"><msub><mi>f</mi><mi>T</mi></msub><mo>=</mo><mfrac><mn>1</mn><mrow><mn>2</mn><mo>⁢</mo><mi>π</mi><mo>⁢</mo><msub><mi>τ</mi><mi mathvariant="italic">ec</mi></msub></mrow></mfrac></math><img id="ib0001" file="imgb0001.tif" wi="34" he="22" img-content="math" img-format="tif"/></maths><br/>
wherein <i>f</i><sub>T</sub> is the transition frequency and τ<sub>ee</sub> is the emitter-to-collector delay time. The emitter-to-collector time τ<sub>EC</sub> is made up of a number of delay components as set forth in the following equation: <maths id="math0002" num=""><math display="block"><msub><mi>τ</mi><mi mathvariant="italic">ec</mi></msub><mo>=</mo><msub><mi>τ</mi><mi mathvariant="italic">e</mi></msub><mo>+</mo><msub><mi>τ</mi><mi mathvariant="italic">t</mi></msub><mo>+</mo><msub><mi>τ</mi><mi mathvariant="italic">d</mi></msub><mo>+</mo><msub><mi>τ</mi><mi mathvariant="italic">c</mi></msub></math><img id="ib0002" file="imgb0002.tif" wi="65" he="12" img-content="math" img-format="tif"/></maths><br/>
wherein τ<sub>e</sub> is the emitter-base junction capacitance charging time, τ<sub>t</sub> is the base transit time, τ<sub>d</sub> is the transit time through the collector depletion region, and τ<sub>e</sub> is the collector capacitance charging time. At the mode of high level injection, the base layer charging time τ<sub>t</sub> becomes the determining factor of the transistor high frequency performance. This term is proportional to the square of the base width<!-- EPO <DP n="11"> --> W<sub>b</sub> and inversely proportional to the minority carrier diffusion length in the neutral base D<sub>b</sub> as set forth in the following equation: <maths id="math0003" num=""><math display="block"><msub><mi>τ</mi><mi mathvariant="italic">t</mi></msub><mo>=</mo><mfrac><msup><msub><mi>W</mi><mi>b</mi></msub><mn>2</mn></msup><mrow><mn>2</mn><mo>⁢</mo><msub><mi>D</mi><mi>b</mi></msub></mrow></mfrac></math><img id="ib0003" file="imgb0003.tif" wi="27" he="20" img-content="math" img-format="tif"/></maths><br/>
Such dependence of frequency response on base parameters shows the importance of making the base region of SiC bipolar junction transistors as thin as possible, especially when operating at high (e.g., microwave) frequencies.</p><p id="p0019" num="0019">Because of the limited diffusion of dopants in SiC, the base and emitter regions of a SiC bipolar junction transistor may be either implanted or grown. Ion implantation, however, can result in surface and bulk damage. Ion implantation also requires a special treatment after implantation (e.g., a post implant anneal) to activate the implanted impurity. Further, even after a high temperature post-implant anneal, a large percentage of certain implanted impurities (e.g. boron and aluminum which are typically used for doping SiC) can remain electrically inactive occupying interstitial sites. This phenomenon can result in a reduction in the electron lifetime of the implanted base. Bulk damage in the emitter region resulting from ion implantation can also increase the recombination rate in the emitter, which can lead to an increase of the base current.</p><p id="p0020" num="0020">Doping in-situ during epitaxial growth of the base and emitter regions can be used to avoid certain of the aforementioned problems associated with ion implantation. For example, very thin (i.e., 0.1 µm) base layers can be formed using in-situ doping during epitaxial growth. However, making the epitaxial base as thin as possible, which is very desirable in high frequency applications, can give rise to other problems including making ohmic contact to such a base and minimizing the<!-- EPO <DP n="12"> --> peripheral resistance of the base. Thinning the base layer after formation (e.g., by etching) is one means that has been employed to achieve a desired base layer thickness. See, for example, v. Münch et al., <i>supra.</i> However, it is very difficult to avoid over-etching a thin (e.g., 0.1 µm thick) base layer. Further, the sheet resistance of a thin base region may be too high to achieve acceptable high frequency performance.</p><p id="p0021" num="0021">The present inventors have discovered that improved bipolar junction transistor device performance can be achieved by using a heavily doped overgrown base region. The overgrown base region can.be used to provide a larger electrical contact surface for the thin base layer. The overgrown base region according to the invention can also reduce the peripheral base resistance of the bipolar junction transistor. By using a high doping level in the overgrown base layer, minority carrier injection from the emitter into the overgrown base layer can be suppressed since the potential barrier between the emitter and the overgrown p-plus layer is higher than that between the emitter and the p-type base region.</p><p id="p0022" num="0022"><figref idrefs="f0001">FIG. 1</figref> shows a cross sectional view of a portion of a SiC bipolar junction transistor producible with a method according to a first embodiment of the invention. Transistor 10 comprises a collector 12, a drift layer 13, a first base layer 14, and emitter regions 16. Emitter regions 16 are shown spaced from one another by a trench 20.</p><p id="p0023" num="0023">The structure shown in <figref idrefs="f0001">FIG. 1</figref> can be made by forming on a first major surface of collector 12, in succession, drift layer 13, first base layer 14 and a layer of emitter material. The collector can be a doped SiC single crystal. Doped SiC single crystals can be obtained from commercial sources such as Cree, Inc. of Durham, North Carolina.<!-- EPO <DP n="13"> --></p><p id="p0024" num="0024">The drift, first base and emitter layers can be formed by epitaxial growth wherein the dopant material is incorporated into the SiC layer during growth. An etched region (e.g. a trench) can then be formed by etching through the emitter layer. Since the first base layer is very thin (e.g., as thin as 0.1 µm or less), first base layer 14 will also be etched through during etching of the emitter layer to expose underlying drift layer 13. An overgrown base layer 18 can then be formed on bottom and sidewall surfaces of trench 20 as well as on upper surfaces of emitter regions. Emitter contact openings 22 can then be provided in overgrown base region 18 on upper surfaces of emitter regions 16. Emitter contacts 24 and base contact 26 can then be disposed in emitter contact openings and trenches respectively. A collector contact 28 is also shown disposed on the remaining exposed major surface of collector 12. The method of making the SiC bipolar junction transistor is described in detail with reference to <figref idrefs="f0006 f0007 f0008">FIGS. 6</figref> and <figref idrefs="f0009 f0010">7</figref> below.</p><p id="p0025" num="0025">Although a trench 20 is shown in <figref idrefs="f0001">FIG. 1</figref> separating two raised emitter regions 16, a device having a single raised emitter region can also be made according to the invention. In the manufacture of such a device, there would be no need to form trenches. Rather, emitter material could be removed from regions surrounding the raised emitter region to form the single emitter.</p><p id="p0026" num="0026">According to a preferred embodiment of the invention, the collector is heavily doped with a donor material. The preferred thickness of the collector is between 300 and 400 µm. Collectors of other thicknesses, however, can be used depending on the desired characteristics of the transistor. Although a drift layer is shown in <figref idrefs="f0001">FIG. 1</figref>, it is not necessary for a bipolar junction transistor producible with a method according to the invention to include a drift layer. A drift layer is typically used to improve<!-- EPO <DP n="14"> --> operating characteristics of the device in certain applications (e.g., in power applications). If a drift layer is used, the drift layer will have a doping level less than that of the collector layer. The drift layer thickness can also be varied according to the invention to achieve desirable operating characteristics. Drift layer thickness can be chosen, for example, based on the operating voltage and operating frequency of the device. For high voltage applications, the drift layer preferably has a thickness of 4 µm or greater. For high frequency applications (e.g., 2 Ghz or greater), the drift layer preferably has a thickness of 4 µm or less.</p><p id="p0027" num="0027">According to a preferred embodiment of the invention, the collector layer is heavily doped with a donor material and the drift layer is lightly or moderately doped with a donor material. Suitable donor materials include nitrogen and phosphorous. Nitrogen is a preferred donor material according to the invention. The above materials are merely exemplary, however, and any other donor material suitable for silicon carbide can also be used.</p><p id="p0028" num="0028">The emitter layer is also preferably heavily doped with a donor material. The thickness of the emitter layer can also be varied to provide desirable device operating characteristics. According to a preferred embodiment of the invention, the emitter layer has a thickness of 0.5 to 1 µm.</p><p id="p0029" num="0029">The first base layer according to the invention is preferably moderately or lightly doped with an acceptor material. The doping level of the first base layer can be varied depending upon the operating conditions (e.g., voltage and frequency) of the device. Generally, the doping level of the first base layer will be sufficiently high to prevent voltage punch-through during operation of the device. The punch through voltage of the device, however, is also dependent upon the<!-- EPO <DP n="15"> --> thickness as well as the doping level of the base layer. Generally, higher doping levels are required for thinner base layers to prevent voltage punch through. For example, for a 0.1 µm thick base layer and a 4 µm thick drift region with a donor concentration of 5 x 10<sup>16</sup> atoms•cm<sup>-3</sup>, the base p-type doping level can be in the range of 2 x 10<sup>18</sup> atoms•cm<sup>-3</sup> to 3 x 10<sup>18</sup> atoms•cm<sup>-3</sup>. The doping level of the base layer will preferably be in the range of 1 x10<sup>18</sup> atoms•cm<sup>-3</sup> to 2 x10<sup>18</sup> atoms•cm<sup>-3</sup>. According to a preferred embodiment of the invention, the first base layer will have a thickness of 0.1 to 0.3 µm.</p><p id="p0030" num="0030">Suitable acceptor materials for doping silicon carbide include boron and aluminum. Aluminum is a preferred acceptor material. The above materials are merely exemplary, however, and any acceptor material which can be doped into silicon carbide can be used according to the invention.</p><p id="p0031" num="0031">The overgrown base layer according to the invention will have a higher doping level than the first base layer. The overgrown base layer is preferably heavily doped with an acceptor material. The doping level and thickness of the overgrown base layer can be varied depending upon the requirements and operating characteristics of the device.</p><p id="p0032" num="0032">The doping levels and thicknesses of the various layers of the bipolar junction transistor according to the invention can be varied to produce a device having desired characteristics for a particular application. Unless otherwise indicated, heavily doped in the context of the invention corresponds to dopant concentrations of 10<sup>18</sup> atoms•cm<sup>-3</sup> or greater, lightly doped corresponds to dopant concentrations of 5x10<sup>16</sup> atoms•cm<sup>-3</sup> or less and moderately doped corresponds to dopant concentrations of between 5x10<sup>16</sup> atoms•cm<sup>-3</sup> and 10<sup>18</sup> atoms•cm<sup>-3</sup>.<!-- EPO <DP n="16"> --></p><p id="p0033" num="0033">The bipolar junction transistors producible with a method according to the invention can be made without expensive ion implantation and post-implant anneal steps. Moreover, the use of a heavily doped epitaxial layer to form the overgrown base region allows fabrication at the same time of an edge termination structure in the overgrown base layer. The edge termination structure can be used to increase the blocking capabilities of the device. One example of an edge termination structure are the epitaxial guard rings shown depicted in <figref idrefs="f0002">FIG. 2</figref>.</p><p id="p0034" num="0034"><figref idrefs="f0002">FIG. 2</figref> shows a cross-section of a multi-finger SiC bipolar junction transistor according to the invention. The designation "multi-finger" refers to the configuration of the base and emitter contacts of the device. A multi-fingered device comprises a plurality of elongate emitter contacts interdigitated with a plurality of elongate base contacts. Multifingered arrangements are used to increase the peripheral length of the emitter region and to thereby improve the current carrying capability of the device. See, for example, <nplcit id="ncit0005" npl-type="s"><text>Baliga, Power Semiconductor Devices, pp. 231 - 232 (1996</text></nplcit>). Typically, in multi-fingered arrangements, base regions are located outside the outermost emitter regions to maximize the peripheral length of the emitter.</p><p id="p0035" num="0035">As shown in <figref idrefs="f0002">FIG. 2</figref>, bipolar junction transistor 30 comprises three raised emitter regions 16 (e.g., fingers) separated and defined by trenches 20. Trenches 20 can be used as openings for base contacts as described below. Emitter contact openings 22 are shown formed in overgrown base layer 18 on the upper surface of raised emitter regions 16. Emitter contacts 24 and base contacts 26 are also shown formed in emitter contact openings 22 and trenches 20, respectively.<!-- EPO <DP n="17"> --></p><p id="p0036" num="0036">Guard rings 32 are also shown formed in the overgrown base layer in a peripheral region of the device. Guard rings 32, which are etched in overgrown base layer 18, can be formed simultaneously with emitter contact openings 22. As described below, guard rings 32 can be used to improve the blocking capabilities of the bipolar junction transistor. Although guard rings are shown, other known edge termination structures can also be used.</p><p id="p0037" num="0037">The use of guard rings or other.edge termination structures is optional. For example, in some applications (e.g., at high frequencies) a BJT may have a relatively low blocking voltage (e.g., = 200 V). Under these conditions, edge terminations are not necessary because the blocking voltage will be limited not by avalanche breakdown near the edge of the device but by the base punch-through voltage of the device.</p><p id="p0038" num="0038">As set forth above, the lateral dimensions (i.e., scale) of the transistor can also affect high-frequency performance. According to the invention, a self-aligned fabrication process can be used to form emitter contact openings and guard rings in the overgrown base layer. Self aligrunent techniques are manufacturing techniques through which device features automatically and inherently align as a result of the manufacturing process. Self alignment manufacturing techniques have been used to produce silicon carbide MOSFETs and bipolar junction transistors. See, for example, <patcit id="pcit0005" dnum="US5726463A"><text>U.S. Patent Nos. 5,726,463</text></patcit> and <patcit id="pcit0006" dnum="US6218254A"><text>6,218,254</text></patcit>.</p><p id="p0039" num="0039">A self-aligned process according to the invention comprises using the base ohmic contact material (e.g., metal) as an etch mask for fabrication of the emitter<!-- EPO <DP n="18"> --> contact openings in the underlying overgrown base layer. In this manner, the openings etched in the overgrown base layer will be aligned with the openings formed in the base ohmic contact layer. A device made using this technique is illustrated in <figref idrefs="f0003">FIG. 3</figref>.</p><p id="p0040" num="0040"><figref idrefs="f0003">FIG. 3</figref> shows the cross section of a portion of a silicon carbide bipolar junction transistor producible with a method according to a second embodiment of the invention wherein a base contact layer 36 is formed on overgrown base layer 18. As can be seen from <figref idrefs="f0003">FIG. 3</figref>, base contact layer 36 is formed on bottom and sidewall surfaces of trench 20 as well as on upper surfaces of emitter regions. The base contact layer 36 is typically a metal (e.g., titanium) layer. The base contact layer 36 can be applied by any metallization technique known in the art. According to a preferred embodiment of the invention, base contact layer is applied by sputtering.</p><p id="p0041" num="0041">After forming base contact layer 36, emitter contact openings 22 are provided in both base contact layer 36 and overgrown base layer 18 on the upper surfaces of emitter regions 16. Emitter contact openings 22 can be formed by first forming openings in base contact layer 36 on the upper surfaces of base contact regions 16 to expose the underlying overgrown base layer 18. The base contact layer 36 having emitter contact openings formed therein can then be used as a mask to form openings in overgrown base layer 18. This process is described in detail below with reference to <figref idrefs="f0009 f0010">FIG. 7</figref>. Emitter contact openings 22 can be formed in base contact layer 36 by any conventional technique including an etching process (e.g., dry or wet etch) or by a lift-off technique. The portion of the overgrown base contact layer 36 remaining after formation of emitter contact openings 22 can then be used as a base contact for the bipolar junction transistor. After formation of<!-- EPO <DP n="19"> --> emitter contact openings 22, emitter contacts 24 can be disposed in emitter contact openings 22 in contact with emitter material from raised emitter regions 16.</p><p id="p0042" num="0042">As set forth above, the base contact layer can be deposited on the overgrown base layer and etched to form openings for the emitter contacts. The etched base contact layer can then be used as an etch mask for making openings in the overgrown base layer. As can be seen in <figref idrefs="f0003">FIG. 3</figref>, by using this technique the openings for the emitter contacts in the overgrown base layer are self-aligned with emitter contact openings formed in the overlying base contact layer.</p><p id="p0043" num="0043"><figref idrefs="f0004">FIG. 4</figref> shows a cross-section of a multi-finger SiC bipolar junction transistor producible with a method according to the invention. As shown in <figref idrefs="f0004">FIG. 4</figref>, bipolar junction transistor 40 comprises three raised emitter regions 16 separated and defined by trenches 20. Emitter contact openings 22 are shown formed on the upper surface of emitter regions 16 in overgrown base contact layer 36 and in underlying overgrown base layer 18. Emitter contacts 24 are also shown formed in emitter contact openings 22. Guard rings 42 are shown formed at the edge of transistor 40.</p><p id="p0044" num="0044">According to an embodiment of the invention, guard rings 42, which are formed in overgrown base contact layer 36 and in underlying overgrown base layer 18, can be formed simultaneously with emitter contact openings 22. In particular, both emitter contact openings 22 and guard rings 42 can be etched or otherwise formed in overgrown base contact layer 36 in a first step and the base contact layer can then be used as a mask to form openings in the underlying overgrown base layer 18.</p><p id="p0045" num="0045">After formation of the emitter contact openings, emitter and/or base contacts can be deposited in contact openings (e.g., emitter contact openings or<!-- EPO <DP n="20"> --> trenches). The emitter contacts can be deposited in the openings using a conventional lithography process to space the edges of the contacts from the sidewalls of the openings.</p><p id="p0046" num="0046">Using the self-alignment method according to the invention allows for the manufacture of bipolar junction transistors wherein the distance between each emitter contact and adjacent base contacts can be made very small. For example, when the contacts are formed in the contact openings by a photolithography technique, spacings of the emitter contacts from the sidewalls of the emitter contact openings (and thus from the edges of the base contacts) can be obtained down to the limits of conventional photolithography (e.g., 0.18 µm or less). When the base contact layer is overgrown and used as an etch mask (as depicted in <figref idrefs="f0003">FIGS. 3</figref> and <figref idrefs="f0004">4</figref>), the horizontal spacing between the edges of the base and emitter contacts will also be equal to this spacing since the openings in the base contact layer and the underlying overgrown base layer are self-aligned. By reducing spacing between the base and emitter contacts, it is possible to reduce the transistor dimensions and to thereby improve the high-frequency performance of the device.</p><p id="p0047" num="0047">When the base contact layer is not overgrown on the emitter regions and used as an etch mask for the emitter contact openings, base contacts can be applied to the bottom surfaces of the trenches. The base contacts can also be spaced from the trench sidewalls using a conventional photolithography process. Base contacts formed in trenches are shown, for example, in <figref idrefs="f0001">FIGS. 1</figref> and <figref idrefs="f0002">2</figref>. As can be seen in <figref idrefs="f0001">FIGS. 1</figref> and <figref idrefs="f0002">2</figref>, the base contacts are spaced from the side walls of the trenches.</p><p id="p0048" num="0048">Formation of base and emitter contacts can be achieved, for example, by forming an insulating layer (e.g., SiO<sub>2</sub>) on the surface of the device and forming<!-- EPO <DP n="21"> --> openings (e.g., by etching) in the insulating layer at desired locations. The openings can be located using a photolithography technique.</p><p id="p0049" num="0049">A number of metals and metal composites are appropriate for use as base, collector and emitter contacts according to the invention. For example, nickel or nickel-titanium combinations are appropriate ohmic contacts to silicon carbide doped with donor materials while aluminum or aluminum-titanium combinations are useful ohmic contacts to silicon carbide doped with acceptor materials. According to a preferred embodiment of the invention, nickel is used as both an emitter and collector contact material and titanium is used as a base contact material. Suitable ohmic contact materials and structures are also disclosed in <patcit id="pcit0007" dnum="US5323022A"><text>U.S. Patent Nos. 5,323,022</text></patcit> and <patcit id="pcit0008" dnum="US5409859A"><text>5,409,859</text></patcit>.</p><p id="p0050" num="0050">The improved spacing achieved using the self-alignment method of the present invention can reduce base resistance and base collector capacitance of the device, and can thereby enable the production of devices which operate at higher frequencies. By reducing the spacing between base and emitter contacts, the specific on-resistance of the device may also be reduced.</p><p id="p0051" num="0051">Another self-aligned process according to the invention comprises using the base ohmic contact material can as an etch mask for fabrication of edge termination structures (e.g., guard rings) surrounding the bipolar junction transistor. These guard rings can be formed simultaneously with the formation of the emitter contact openings. The epitaxial guard rings formed using the bulk deposited base contact layer as an etch mask therefore comprise a conductive (e.g., metal) top layer overlying an overgrown base material layer. This conductive layer can help to<!-- EPO <DP n="22"> --> keep the entire ring at the same potential and thereby improve the overall blocking capability of the edge termination structure.</p><p id="p0052" num="0052">As set forth above, <figref idrefs="f0004">FIG. 4</figref> shows a multifinger SiC bipolar junction transistor with guard rings wherein the base metal layer was used as the etch mask to form both the emitter contact openings and the guard rings. As can be seen from <figref idrefs="f0004">FIG. 4</figref>, each of the three guard rings shown has a conductive top layer formed by forming openings in the base contact layer and the underlying overgrown base layer. Although three guard rings are shown, any number of guard rings may be employed according to the invention to achieve desired blocking capabilities for the device. Further, the spacing, width and thickness of the guard rings can also be varied according to the invention to achieve the desired edge termination effects.</p><p id="p0053" num="0053">The number of base and emitter contact "fingers" or elongate regions can also be varied according to the invention. Generally, the current carrying capability of a transistor is proportional to the peripheral length of the emitter regions. Therefore, use of a finger geometry wherein emitter contacts are interdigitated with base contacts allows the emitter periphery and, as a result, the current carrying capacity of the transistor to be maximized. Any number of emitter fingers can be used according to the invention to achieve the desired current carrying capacity for the device.</p><p id="p0054" num="0054">A 4H-SiC bipolar junction transistor having the structure shown in <figref idrefs="f0001">FIG. 1</figref> was simulated using "ATLAS" device simulation software from Silvaco, International of Santa Clara, California to determine the base punch-through voltage. The designation "4H" refers to the crystal structure or polytype of the silicon carbide. Silicon carbide crystallizes in over 150 different polytypes, or<!-- EPO <DP n="23"> --> crystal structures, of which the most common are designated 3C, 4H and 6H. The designation "C" stands for "cubic" and the designation "H" stands for "hexagonal." Currently, the 6H polytype is the most thoroughly characterized. The 4H polytype is more attractive for power devices, however, because of its higher electron mobility.</p><p id="p0055" num="0055">The results of the simulation for the 4H-SiC bipolar junction transistor are shown in <figref idrefs="f0005">FIG. 5A</figref>. The bipolar junction transistor simulated in <figref idrefs="f0005">FIG. 5A</figref> had a first base layer 14 having a thickness of 0.2 µm and a doping level of 5x10<sup>17</sup> atoms•cm<sup>-3</sup>. The bipolar junction transistor also had a drift layer 13 having a thickness of 4 µm and a doping level of 3x10<sup>16</sup> cm<sup>-3</sup>. An emitter contact 24 is shown in contact with raised emitter region 16 and a base contact 26 is shown in contact with overgrown base layer 18. Distance (in µm) from a centerline through the raised emitter region is shown on the x-axis and distance (in µm) from the top of the overgrown base regions is shown on the y-axis. The shading in <figref idrefs="f0005">FIG. 5A</figref> indicates the impact generation rate in the device. Impact generation rate is given in units of s<sup>-1</sup>•cm<sup>-3</sup>.</p><p id="p0056" num="0056">For the simulation shown in <figref idrefs="f0005">FIG. 5A</figref>, edge effects were ignored. In actual use, however, edge field crowding may degrade blocking capabilities significantly. As discussed in more detail below, an edge termination structure (e.g., guard rings) can be used to increase the blocking capability of the transistor. As described above, examples of SiC bipolar junction transistor devices with edge termination structures comprising guard rings are shown in <figref idrefs="f0002">FIGS. 2</figref> and <figref idrefs="f0004">4</figref>.</p><p id="p0057" num="0057"><figref idrefs="f0005">FIG. 5B</figref> is a graph showing the simulated breakdown characteristics of the 4H-SiC bipolar junction transistor which was simulated in <figref idrefs="f0005">FIG 5A</figref>. In <figref idrefs="f0005">FIG. 5B</figref>,<!-- EPO <DP n="24"> --> both the base current (x) and the collector current (◊) are shown as a function of voltage applied to the collector. As can be seen from <figref idrefs="f0005">FIG. 5B</figref>, both the base and collector current spike at a collector voltage of approximately 220 volts indicating that the breakdown of the device occurs at this voltage.</p><p id="p0058" num="0058"><figref idrefs="f0006 f0007 f0008">FIGS. 6A - 6G</figref> illustrate steps involved according to a first embodiment of the invention in making a SiC bipolar junction transistor. In <figref idrefs="f0006">FIG. 6A</figref>, a drift layer 102 is shown disposed on a first major surface of collector layer 100. A collector contact layer 108 is shown disposed on the remaining exposed major surface of collector 100.</p><p id="p0059" num="0059">According to a preferred embodiment of the invention, the drift layer is an SiC layer lightly doped with a donor material (e.g., n minus doped) and the collector is SiC heavily doped with a donor material (e.g. n plus doped). The doping of the SiC with the dopant (e.g., donor or acceptor) is preferably performed in-situ during epitaxial growth of the SiC layers. The SiC layers can be formed by any epitaxial growth method known in the art, including CVD, molecualr beam and sublimation epitaxy. According to preferred embodiment of the invention, the doped SiC layers according to the invention are formed by doping in-situ during epitaxial growth wherein dopant atoms are incorporated into the silicon carbide during growth.</p><p id="p0060" num="0060">In <figref idrefs="f0006">FIG. 6A</figref>, a first base layer 104 is shown disposed on drift layer 102 and an emitter layer 106 is shown disposed on first base layer 104. According to a preferred embodiment of the invention, first base layer 104 is moderately doped with an acceptor material and emitter layer 106 is heavily doped with a donor material.<!-- EPO <DP n="25"> --></p><p id="p0061" num="0061"><figref idrefs="f0006">FIG. 6B</figref> shows the cross section of <figref idrefs="f0006">FIG. 6A</figref> after a first etching step according to the invention. As can be seen from <figref idrefs="f0006">FIG. 6B</figref>, a trench 109 is shown etched through emitter layer 106 and first base layer 104. Material from drift layer 102 is shown exposed on the bottom of trench 109. According to a preferred embodiment of the invention, a series of spaced apart trenches are etched parallel to one another in the substrate forming an interdigitated structure of raised emitter areas and trenches (e.g., multi-fingered device). As can be seen in <figref idrefs="f0006">FIG. 6A</figref>, the raised emitter regions comprise material from emitter layer 106 and first base layer 104.</p><p id="p0062" num="0062"><figref idrefs="f0006">FIG. 6C</figref> shows a second base layer 110 formed on the exposed surfaces of the structure depicted in <figref idrefs="f0006">FIG. 6B</figref>. Second base layer 110 is preferably a heavily p-doped SiC layer. As can be seen from <figref idrefs="f0006">FIG. 6C</figref>, second base layer 110 forms a layer on both the bottom (i.e., horizontal) and sidewall (i.e., vertical) surfaces of the trenches and on the upper (i.e., horizontal) surface of the raised emitter regions.</p><p id="p0063" num="0063"><figref idrefs="f0007">FIG. 6D</figref> shows a second etch step in which emitter contact openings 107 are formed in the overgrown base layer on the upper surfaces of emitter mesas exposing material from underlying emitter layer 106.</p><p id="p0064" num="0064"><figref idrefs="f0007">FIG. 6E</figref> shows a first step in a method of forming base and emitter contacts according to the invention. In <figref idrefs="f0007">FIG. 6E</figref>, an insulating layer 111 is formed on the exposed surfaces of the etched substrate of <figref idrefs="f0007">FIG. 6D</figref>. Insulating layer 111 is preferably a silicon dioxide layer. The insulating layer can be formed by any known deposition process (e.g., CVD or PECVD). As shown in <figref idrefs="f0007">FIG. 6E</figref>, insulating layer 111 comprises horizontal portions 114 formed on bottom surfaces<!-- EPO <DP n="26"> --> of trench 109 and emitter openings 107 and vertical portions 112 formed on the sidewalls of trench 109 and emitter openings 107.</p><p id="p0065" num="0065"><figref idrefs="f0007">FIG. 6F</figref> shows a second step in a method of forming base and emitter contacts. As shown in <figref idrefs="f0007">FIG. 6F</figref>, an etching process has been used to remove the insulating layer 111 from emitter regions 106 and overgrown base layer 110 to form openings for base and emitter contacts. The insulating layer 111 can be selectively removed from these regions using a photolithography process. After the etching step, insulating layer 111 remains on the side walls of emitter contact openings 107 and trench 109.</p><p id="p0066" num="0066"><figref idrefs="f0008">FIG. 6G</figref> shows a second step in a method of forming self-aligned base and emitter contacts. As shown in <figref idrefs="f0008">FIG. 6G</figref>, base contact 118 and emitter contacts 116 have been deposited on exposed surfaces of overgrown base 110 in trench 109 and on exposed surfaces of emitter layer 106 in emitter contact openings 107 respectively. As can be seen in <figref idrefs="f0008">FIG. 6G</figref>, the base and emitter contacts are spaced from the sidewalls of trench 109 and emitter contact openings 107 by insulating material 112 from insulating layer 111.</p><p id="p0067" num="0067"><figref idrefs="f0009 f0010">FIGS. 7A - 7F</figref> illustrate a method of forming a SiC bipolar junction transistor according to a second embodiment of the invention. <figref idrefs="f0009">FIG. 7A</figref> shows a base contact layer 120 disposed on the overgrown base layer of the substrate of <figref idrefs="f0006">FIG. 6C</figref>. Base contact layer 120 can be deposited on overgrown base layer 110 by any method (e.g., chemical vapor deposition, sputtering, etc.) known in the art. Base contact layer is preferably a metal layer.</p><p id="p0068" num="0068"><figref idrefs="f0009">FIG. 7B</figref> shows emitter contact openings 121 formed in base contact layer 120 on the upper surfaces of raised emitter regions 106. The emitter contact<!-- EPO <DP n="27"> --> openings can be formed in base contact layer by any known metal patterning technique including metal etching and metal lift-off techniques.</p><p id="p0069" num="0069"><figref idrefs="f0009">FIG. 7C</figref> shows emitter contact openings 121 etched in overgrown base layer 110 on the upper surfaces of raised emitter regions 106. The etching step can be performed using base contact layer 120 with emitter contact openings 121 formed therein as a mask in the etching of overgrown base layer 110. In this manner, emitter contact openings in overgrown base layer 110 are self-aligned with emitter contact openings 121 in base contact layer 120.</p><p id="p0070" num="0070"><figref idrefs="f0010">FIG. 7D</figref> shows a first step in a method of forming self-aligned emitter contacts on the substrate of <figref idrefs="f0009">FIG. 7C</figref>. In <figref idrefs="f0010">FIG. 7D</figref>, an insulating layer 122 is formed on the exposed surfaces of the substrate. Insulating layer 122 is preferably a silicon dioxide layer. The insulating layer can be formed by any known deposition process (e.g., CVD or PECVD). As shown in <figref idrefs="f0009">FIG. 7C</figref>, insulating layer 122 comprises horizontal portions 128 and vertical portions 124.</p><p id="p0071" num="0071"><figref idrefs="f0010">FIG. 7E</figref> shows a second step in a method of forming self-aligned emitter contacts. As shown in <figref idrefs="f0010">FIG. 7E</figref>, an etching process has been used to selectively remove portions of insulating layer 122 from surfaces 125 of emitter contact regions 106. Selective removal can be accomplished using photolithography techniques. As a result, portions of insulating layer 122 remain on the side walls of emitter contact openings 107.</p><p id="p0072" num="0072"><figref idrefs="f0010">FIG. 7F</figref> shows a third step in a method of forming self-aligned emitter contacts. As shown in <figref idrefs="f0010">FIG. 7F</figref>, emitter contacts 126 have been deposited on exposed surfaces of emitter layer 106 in the emitter contact openings. As can be seen from <figref idrefs="f0010">FIG. 7F</figref>, emitter contacts 126 are spaced from sidewalls of the emitter<!-- EPO <DP n="28"> --> contact openings by insulating material from insulating layer 122. The methods illustrated in <figref idrefs="f0006 f0007 f0008">FIGS. 6</figref> and <figref idrefs="f0009 f0010">7</figref> are merely exemplary of methods that can be used according to the invention to manufacture SiC BJTs. Other known semiconductor manufacturing techniques can also be used according to the invention.</p><p id="p0073" num="0073">From the foregoing, it will be appreciated that, although specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without deviating from the scope of the invention as defined by the claims.</p></description><claims mxw-id="PCLM56987555" lang="DE" load-source="patent-office"><!-- EPO <DP n="33"> --><claim id="c-de-01-0001" num="0001"><claim-text>Verfahren zur Herstellung eines SiC bipolaren Sperrschichttransistors, das Folgendes beinhaltet:
<claim-text>Bereitstellen eines Kollektors (12), der mit einem Spendermaterial dotiertes SiC umfasst, wobei der Kollektor (12) eine erste und eine zweite Hauptfläche aufweist;</claim-text>
<claim-text>optional Ausbilden einer Driftschicht (13) auf der ersten Hauptfläche des Kollektors, wobei die Driftschicht (13) mit einem Spendermaterial dotiertes SiC beinhaltet;</claim-text>
<claim-text>Ausbilden einer ersten Basisschicht (14) auf der ersten Hauptfläche des Kollektors (12) oder auf der Driftschicht (13), wobei die erste Basisschicht (14) mit einem Akzeptormaterial dotiertes SiC beinhaltet;</claim-text>
<claim-text>Ausbilden einer Emitterschicht (16) auf der ersten Basisschicht (14), wobei die Emitterschicht (16) mit einem Spendermaterial dotiertes SiC beinhaltet;</claim-text>
<claim-text>Ätzen durch die Emitterschicht (16) und die erste Basisschicht (14), um den Kollektor (12) oder die Driftschicht (13) zu exponieren und um wenigstens eine erhabene Emitterregion (16) zu bilden, die durch Regionen der geätzten Emitter- und ersten Basisschicht (14) definiert wird, wobei jede erhabene Emitterregion eine Oberseite hat und die geätzten Regionen Boden- und Seitenwandflächen aufweisen;</claim-text>
<claim-text>Ausbilden einer zweiten Basisschicht (18), die mit einem Akzeptormaterial dotiertes SiC beinhaltet, wobei die zweite Basisschicht (18) die Boden- und Seitenwandflächen der geätzten Regionen und die Oberseite jeder erhabenen Emitterregion bedeckt;</claim-text>
<claim-text>Ausbilden einer Emitterkontaktöffnung (22) durch die zweite Basisschicht (18) auf der Oberseite jeder erhabenen Emitterregion (16), um Emittermaterial zu exponieren, wobei<!-- EPO <DP n="34"> --> jede Emitterkontaktöffnung (22) Boden- und Seitenwandflächen aufweist;</claim-text>
<claim-text>Ausbilden eines Basiskontakts (26) auf Oberflächen des zweiten Basismaterials (18) in den geätzten Regionen; und</claim-text>
<claim-text>Ausbilden eines Emitterkontakts (24) auf einer Oberfläche des Emittermaterials in jeder Emitterkontaktöffnung (22).</claim-text></claim-text></claim><claim id="c-de-01-0002" num="0002"><claim-text>Verfahren nach Anspruch 1, wobei der Schritt des Bildens der Driftschicht (13) epitaxiales Aufwachsenlassen der Driftschicht (13) auf einer exponierten Oberfläche des Kollektors (12) beinhaltet, und wobei der Schritt des Ausbildens der ersten Basisschicht (14) epitaxiales Aufwachsenlassen der ersten Basisschicht (14) auf einer exponierten Oberfläche der Driftschicht (13) beinhaltet.</claim-text></claim><claim id="c-de-01-0003" num="0003"><claim-text>Verfahren nach Anspruch 1, wobei der Kollektor mit einem Spendermaterial mit einem ersten Dotierungsniveau dotiert ist und die Driftschicht (13) mit einem Spendermaterial mit einem zweiten Dotierungsniveau dotiert ist, und wobei das erste Dotierungsniveau höher ist als das zweite Dotierungsniveau.</claim-text></claim><claim id="c-de-01-0004" num="0004"><claim-text>Verfahren nach Anspruch 3, wobei das erste Dotierungsniveau 10<sup>18</sup> Atome • cm<sup>-3</sup> oder höher und das zweite Dotierungsniveau 10<sup>15</sup> Atome • cm<sup>-3</sup> oder weniger ist.</claim-text></claim><claim id="c-de-01-0005" num="0005"><claim-text>Verfahren nach Anspruch 2, wobei der Schritt des Bildens der Emitterschicht (16) epitaxiales Aufwachsenlassen der Emitterschicht (16) auf der ersten Basisschicht (14) beinhaltet.<!-- EPO <DP n="35"> --></claim-text></claim><claim id="c-de-01-0006" num="0006"><claim-text>Verfahren nach Anspruch 5, wobei die Emitterschicht (16) während des epitaxialen Aufwachsenlassens mit einem Spendermaterial dotiert wird.</claim-text></claim><claim id="c-de-01-0007" num="0007"><claim-text>Verfahren nach Anspruch 6, wobei die Emitterschicht (16) während des epitaxialen Aufwachsenlassens mit einem Dotierungsniveau von 10<sup>18</sup> Atomen • cm<sup>-3</sup> oder mehr dotiert wird.</claim-text></claim><claim id="c-de-01-0008" num="0008"><claim-text>Verfahren nach Anspruch 5, wobei der Schritt des Bildens der zweiten Basisschicht (18) epitaxiales Aufwachsenlassen der zweiten Basisschicht (18) auf einer exponierten Oberfläche der Emitterschicht (16) beinhaltet.</claim-text></claim><claim id="c-de-01-0009" num="0009"><claim-text>Verfahren nach Anspruch 8, wobei die zweite Basisschicht (18) während des epitaxialen Aufwachsenlassens mit einem Akzeptormaterial dotiert ist.</claim-text></claim><claim id="c-de-01-0010" num="0010"><claim-text>Verfahren nach Anspruch 9, wobei die zweite Basisschicht (18) während des epitaxialen Aufwachsenlassens mit einem Dotierungsniveau von 10<sup>18</sup> Atomen • cm<sup>-3</sup> oder höher dotiert wird.</claim-text></claim><claim id="c-de-01-0011" num="0011"><claim-text>Verfahren nach Anspruch 1, das ferner Folgendes beinhaltet:
<claim-text>Ausbilden mehrerer erhabener Schutzringe (32) in der zweiten Basisschicht (18), wobei die erhabenen Schutzringe (32) die wenigstens eine erhabene Emitterregion (16) umschreiben.</claim-text></claim-text></claim><claim id="c-de-01-0012" num="0012"><claim-text>Verfahren nach Anspruch 11, wobei die Schutzringe (32) gleichzeitig mit der Bildung von wenigstens einer Emitterkontaktöffnung (22) ausgebildet werden.<!-- EPO <DP n="36"> --></claim-text></claim><claim id="c-de-01-0013" num="0013"><claim-text>Verfahren zur Herstellung eines SiC bipolaren Sperrschichttransistors, das Folgendes beinhaltet:
<claim-text>Bereitstellen eines Kollektors (12), der mit einem Spendermaterial dotiertes SiC umfasst, wobei der Kollektor eine erste und eine zweite Hauptfläche aufweist;</claim-text>
<claim-text>optionales Bilden einer Driftschicht (13) auf der ersten Hauptfläche des Kollektors (12), wobei die Driftschicht (13) mit einem Spendermaterial dotiertes SiC beinhaltet;</claim-text>
<claim-text>Ausbilden einer ersten Basisschicht (14) auf der ersten Hauptfläche des Kollektors (12) oder auf der Driftschicht (13), wobei die erste Basisschicht (14) mit einem Akzeptormaterial dotiertes SiC beinhaltet;</claim-text>
<claim-text>Ausbilden einer Emitterschicht (16) auf der ersten Basisschicht (14), wobei die Emitterschicht (16) mit einem Spendermaterial dotiertes SiC beinhaltet;</claim-text>
<claim-text>Ätzen durch die Emitterschicht (16) und die erste Basisschicht (14), um den Kollektor (12) oder die Driftschicht (13) zu exponieren und um wenigstens eine erhabene Emitterregion (16) zu bilden, die durch Regionen von geätzter Emitter- (16) und erster Basisschicht (14) definiert wird, wobei jede erhabene Emitterregion eine Oberseite hat und die geätzten Regionen Boden- und Seitenwandflächen beinhalten;</claim-text>
<claim-text>Ausbilden einer zweiten Basisschicht (18), die mit einem Akzeptor-Dotierungsmittel dotiertes SiC beinhaltet, wobei die zweite Basisschicht (18) die Boden- und Seitenwandflächen der geätzten Regionen und die Oberseite jeder erhabenen Emitterregion bedeckt;</claim-text>
<claim-text>Ausbilden einer Basiskontaktschicht (36) auf der zweiten Basisschicht (18);</claim-text>
<claim-text>Ausbilden einer Emitterkontaktöffnung (22) durch die Basiskontaktschicht (36) auf der Oberseite jeder erhabenen<!-- EPO <DP n="37"> --> Emitterregion (16), um die zweite Basisschicht (18) zu exponieren;</claim-text>
<claim-text>Ätzen einer Emitterkontaktöffnung (22) durch die zweite Basisschicht (18) auf der Oberseite jeder erhabenen Emitterregion unter Verwendung der Basiskontaktschicht (36) als Maske zum Exponieren von Emittermaterial;</claim-text>
<claim-text>Ausbilden eines Emitterkontakts (24) auf dem Emittermaterial (16) in jeder Emitterkontaktöffnung (22).</claim-text></claim-text></claim><claim id="c-de-01-0014" num="0014"><claim-text>Verfahren nach Anspruch 13, wobei:
<claim-text>der Schritt des Bildens der Driftschicht (13) epitaxiales Aufwachsenlassen der Driftschicht (13) auf der ersten Hauptfläche des Kollektors (12) beinhaltet;</claim-text>
<claim-text>der Schritt des Ausbildens der ersten Basisschicht (14) epitaxiales Aufwachsenlassen der ersten Basisschicht (14) auf der Driftschicht (13) oder auf der ersten Hauptfläche des Kollektors (12) beinhaltet;</claim-text>
<claim-text>der Schritt des Ausbildens der Emitterschicht (16) epitaxiales Aufwachsenlassen der Emitterschicht (16) auf einer exponierten Oberfläche der ersten Basisschicht (14) beinhaltet; und</claim-text>
<claim-text>der Schritt des Ausbildens der zweiten Basisschicht (18) epitaxiales Aufwachsenlassen der zweiten Basisschicht (18) auf einer exponierten Oberfläche der Emitterschicht (16) beinhaltet;</claim-text>
<claim-text>wobei die Dotierungsmittelmaterialien während des Aufwachsenlassens in jede der Schichten integriert werden.</claim-text></claim-text></claim><claim id="c-de-01-0015" num="0015"><claim-text>Verfahren nach Anspruch 13, wobei der Kollektor (12) mit einem Spendermaterial mit einem ersten Dotierungsniveau dotiert wird und die Driftschicht (13) mit einem Spendermaterial mit einem zweiten Dotierungsniveau dotiert wird.<!-- EPO <DP n="38"> --></claim-text></claim><claim id="c-de-01-0016" num="0016"><claim-text>Verfahren nach Anspruch 15, wobei das erste Dotierungsniveau 10<sup>18</sup> Atome • cm<sup>-3</sup> oder mehr beträgt und das zweite Dotierungsniveau 10<sup>15</sup> Atome • cm<sup>-3</sup> oder weniger beträgt.</claim-text></claim><claim id="c-de-01-0017" num="0017"><claim-text>Verfahren nach Anspruch 14, wobei die Emitterschicht (16) während des epitaxialen Aufwachsenlassens mit einem Dotierungsniveau von 10<sup>18</sup> Atomen • cm<sup>-3</sup> oder mehr dotiert wird.</claim-text></claim><claim id="c-de-01-0018" num="0018"><claim-text>Verfahren nach Anspruch 14, wobei die zweite Basisschicht (18) während des epitaxialen Aufwachsenlassens mit einem Dotierungsniveau von 10<sup>18</sup> Atomen • cm<sup>-3</sup> oder mehr dotiert wird.</claim-text></claim><claim id="c-de-01-0019" num="0019"><claim-text>Verfahren nach Anspruch 14, das ferner Folgendes beinhaltet:
<claim-text>Ausbilden mehrerer erhabener Schutzringe (42), wobei die erhabenen Schutzringe (42) die ein oder mehreren erhabenen Emitterregionen (16) und geätzten Regionen umschreiben, wobei das Ausbilden der mehreren erhabenen Schutzringe (42) Folgendes beinhaltet:
<claim-text>einen ersten Bildungsschritt des Ätzens und anderweitigen Bildens von Öffnungen in der Basiskontaktschicht (36); und</claim-text>
<claim-text>einen zweiten Bildungsschritt, bei dem die Basiskontaktschicht (36) als Maske zum Bilden von Öffnungen in der zweiten Basisschicht (18) benutzt wird.</claim-text></claim-text></claim-text></claim><claim id="c-de-01-0020" num="0020"><claim-text>Verfahren nach Anspruch 19, wobei der erste Bildungsschritt gleichzeitig mit dem Ausbilden jeder Emitterkontaktöffnung (22) durch die Basiskontaktschicht (36) auf der Oberseite jeder erhabenen Emitterregion (16)<!-- EPO <DP n="39"> --> ausgeführt wird, um die zweite Basisschicht (18) zu exponieren.</claim-text></claim><claim id="c-de-01-0021" num="0021"><claim-text>Verfahren nach Anspruch 19, wobei der zweite Bildungsschritt gleichzeitig mit dem Ätzen jeder Emitterkontaktöffnung (22) durch die zweite Basisschicht (18) auf der Oberseite jeder erhabenen Emitterregion unter Verwendung der Basiskontaktschicht (36) als Maske zum Exponieren von Emittermaterial durchgeführt wird.</claim-text></claim><claim id="c-de-01-0022" num="0022"><claim-text>Verfahren nach Anspruch 19, 20 oder 21, bei dem die Schutzringe (42) und jede Emitterkontaktöffnung (22) gleichzeitig ausgebildet werden.</claim-text></claim></claims><claims mxw-id="PCLM56987556" lang="EN" load-source="patent-office"><!-- EPO <DP n="29"> --><claim id="c-en-01-0001" num="0001"><claim-text>A method of making a SiC bipolar junction transistor comprising:
<claim-text>providing a collector (12) comprising SiC-doped with a donor material, the collector (12) having first and second major surfaces;</claim-text>
<claim-text>optionally forming a drift layer (13) on the first major surface of the collector, the drift layer (13) comprising SiC doped with a donor material;</claim-text>
<claim-text>forming a first base layer (14) on the first major surface of the collector (12) or on the drift layer (13), the first base layer (14) comprising SiC doped with an acceptor material;</claim-text>
<claim-text>forming an emitter layer (16) on the first base layer (14), the emitter layer (16) comprising SiC doped with a donor material;</claim-text>
<claim-text>etching through the emitter layer (16) and the first base layer (14) to expose the collector (12) or drift layer (13) and to form at least one raised emitter region (16) defined by regions of etched emitter and first base layer (14), each raised emitter region having an upper surface and the etched regions comprising bottom and sidewall surfaces;</claim-text>
<claim-text>forming a second base layer (18) comprising SiC doped with an acceptor material, wherein the second base layer (18) covers the bottom and sidewall surfaces of the etched regions and the upper surface of each raised emitter region;</claim-text>
<claim-text>forming an emitter contact opening (22) through the second base layer (IS) on the upper surface of each raised emitter region (16) to expose emitter material, each emitter contact opening (22) having bottom and sidewall surfaces;</claim-text>
<claim-text>forming a base contact (26) on surfaces of the second base material (18) in the etched regions; and</claim-text>
<claim-text>forming an emitter contact (24) on a surface of the emitter material in each emitter contact opening (22).</claim-text></claim-text></claim><claim id="c-en-01-0002" num="0002"><claim-text>A method as claimed in claim 1, wherein the step of forming the drift layer (13) comprises epitaxially growing the drift layer (13) on an exposed surface of the collector (12) and wherein the step of forming the first base layer (14) comprises epitaxially growing the first base layer (14) on an exposed surface of the drift layer (13).</claim-text></claim><claim id="c-en-01-0003" num="0003"><claim-text>A method as claimed in claim 1, wherein the collector is doped with a donor material at a first doping level and the drift layer (13) is doped with a donor material at a second doping level and wherein the first doping level is higher than the second doping level.<!-- EPO <DP n="30"> --></claim-text></claim><claim id="c-en-01-0004" num="0004"><claim-text>A method as claimed in claim 3, wherein the first doping level is 10<sup>18</sup> atoms • cm<sup>-3</sup> or greater and the second doping level is 10<sup>15</sup> atoms • cm<sup>-3</sup> or less.</claim-text></claim><claim id="c-en-01-0005" num="0005"><claim-text>A method as claimed in claim 2, wherein the step of forming the emitter layer (16) comprises epitaxially growing the emitter layer (16) on the first base layer (14).</claim-text></claim><claim id="c-en-01-0006" num="0006"><claim-text>A method as claimed in claim 5, wherein the emitter layer (16) is doped with a donor material during the epitaxial growth.</claim-text></claim><claim id="c-en-01-0007" num="0007"><claim-text>A method as claimed in claim 6, wherein the emitter layer (16) is doped at a doping level of 10<sup>18</sup> atoms • cm<sup>-3</sup> or greater during epitaxial growth.</claim-text></claim><claim id="c-en-01-0008" num="0008"><claim-text>A method as claimed in claim 5, wherein the step of forming the second base layer (18) comprises epitaxially growing the second base layer (18) on an exposed surface of the emitter layer (16).</claim-text></claim><claim id="c-en-01-0009" num="0009"><claim-text>A method as claimed in claim 8, wherein the second base layer (18) is doped with an acceptor material during epitaxial growth.</claim-text></claim><claim id="c-en-01-0010" num="0010"><claim-text>A method as claimed in claim 9, wherein the second base layer (18) is doped at a doping level of 10<sup>18</sup> atoms • cm<sup>-3</sup> or greater during expitaxial growth.</claim-text></claim><claim id="c-en-01-0011" num="0011"><claim-text>A method as claimed in claim 1, further comprising:
<claim-text>forming a plurality of raised guard rings (32) in the second base layer (18), the raised guard rings (32) circumscribing the at least one raised emitter region (16).</claim-text></claim-text></claim><claim id="c-en-01-0012" num="0012"><claim-text>A method as claimed in claim 11, wherein the guard rings (32) are formed simultaneously with the formation of the at least one emitter contact opening (22).</claim-text></claim><claim id="c-en-01-0013" num="0013"><claim-text>A method of making a SiC bipolar junction transistor comprising:
<claim-text>providing a collector (12) comprising SiC doped with a donor material, the collector having first and second major surfaces;</claim-text>
<claim-text>optionally forming a drift layer (13) on the first major surface of the collector (12), the drift layer (13) comprising SiC doped with a donor material;</claim-text>
<claim-text>forming a first base layer (14) on the first major surface of the collector (12) or on the drift layer (13), the first base layer (14) comprising SiC doped with an acceptor material;<!-- EPO <DP n="31"> --></claim-text>
<claim-text>forming an emitter layer (16) on the first base layer (14), the emitter layer (16) comprising SiC doped with a donor material;</claim-text>
<claim-text>etching through the emitter layer (16) and the first base layer (14) to expose the collector (12) or drift layer (13) and to form at least one raised emitter region (16) defmed by regions of etched emitter (16) and first base layer (14), each raised emitter region having an upper surface and the etched regions comprising bottom and sidewall surfaces;</claim-text>
<claim-text>forming a second base layer (18) comprising SiC doped with an acceptor dopant, wherein the second base layer (18) covers the bottom and sidewall surfaces of the etched regions and the upper surface of each raised emitter region;</claim-text>
<claim-text>forming a base contact layer (36) on the second base layer (18);</claim-text>
<claim-text>forming an emitter contact opening (22) through the base contact layer (36) on the upper surface of each raised emitter region (16) to expose the second base layer (18);</claim-text>
<claim-text>etching an emitter contact opening (22) through the second base layer (18) on the upper surface of each raised emitter region using the base contact layer (36) as a mask to expose emitter material;</claim-text>
<claim-text>forming an emitter contact (24) on the emitter material (16) in each emitter contact opening (22).</claim-text></claim-text></claim><claim id="c-en-01-0014" num="0014"><claim-text>A method as claimed in claim 13, wherein:
<claim-text>the step of forming the drift layer (13) comprises epitaxially growing the drift layer (13) on the first major surface of the collector (12);</claim-text>
<claim-text>the step of forming the first base layer (14) comprises epitaxially growing the first base layer (14) on the drift layer (13) or on the first major surface of the collector (12);</claim-text>
<claim-text>the step of forming the emitter layer (16) comprises epitaxially growing the emitter layer (16) on an exposed surface of the first base layer (14); and</claim-text>
<claim-text>the step of forming the second base layer (18) comprises epitaxially growing the second base layer (18) on an exposed surface of the emitter layer (16);</claim-text>
<claim-text>wherein the dopant materials are incorporated into each of the layers during growth.</claim-text></claim-text></claim><claim id="c-en-01-0015" num="0015"><claim-text>A method as claimed in claim 13, wherein the collector (12) is doped with a donor material at a first doping level and the drift layer (13) is doped with a donor material at a second doping level.</claim-text></claim><claim id="c-en-01-0016" num="0016"><claim-text>A method as claimed in claim 15, wherein the first doping level is 10<sup>18</sup> atoms • cm<sup>-3</sup> or greater and the second doping level is 10<sup>15</sup> atoms • cm<sup>-3</sup> or less.<!-- EPO <DP n="32"> --></claim-text></claim><claim id="c-en-01-0017" num="0017"><claim-text>A method as claimed in claim 14, wherein the emitter layer (J 6) is doped at a doping level of 10<sup>18</sup> atoms • cm<sup>-3</sup> or greater during epitaxial growth.</claim-text></claim><claim id="c-en-01-0018" num="0018"><claim-text>A method as claimed in claim 14, wherein the second base layer (18) is doped at a doping level of 10<sup>18</sup> atoms • cm<sup>-3</sup> or greater during epitaxial growth.</claim-text></claim><claim id="c-en-01-0019" num="0019"><claim-text>A method as claimed in claim 14, further comprising:
<claim-text>forming a plurality of raised guard rings (42), the raised guard rings (42) circumscribing the one or more raised emitter regions (16) and etched regions, wherein forming the plurality of raised guard rings (42) comprises:
<claim-text>a first forming step of etching or otherwise forming openings in the base contact layer (36); and</claim-text>
<claim-text>a second forming step wherein the base contact layer (36) is used as a mask to form openings in the second base layer (18).</claim-text></claim-text></claim-text></claim><claim id="c-en-01-0020" num="0020"><claim-text>A method as claimed in claim 19, wherein the first forming step is carried out simultaneously with forming each emitter contact opening (22) through the base contact layer (36) on the upper surface of each raised emitter region (16) to expose the second base layer (18).</claim-text></claim><claim id="c-en-01-0021" num="0021"><claim-text>A method as claimed in claim 19, wherein the second forming step is carried out simultaneously with etching each emitter contact opening (22) through the second base layer (18) on the upper surface of each raised emitter region using the base contact layer (36) as a mask to expose emitter material.</claim-text></claim><claim id="c-en-01-0022" num="0022"><claim-text>A method as claimed in any one of claims 19, 20 or 21 wherein the guard rings (42) and each emitter contact opening (22) are formed simultaneously.</claim-text></claim></claims><claims mxw-id="PCLM56987557" lang="FR" load-source="patent-office"><!-- EPO <DP n="40"> --><claim id="c-fr-01-0001" num="0001"><claim-text>Procédé de fabrication d'un transistor à jonction bipolaire en carbure de silicium, consistant à :
<claim-text>fournir un collecteur (12) comprenant du carbure de silicium dopé avec un matériau donneur, le collecteur (12) comportant une première surface principale et une deuxième surface principale ;</claim-text>
<claim-text>éventuellement, former une couche de dérive (13) sur la première surface principale du collecteur, la couche de dérive (13) comprenant du carbure de silicium dopé avec un matériau donneur ;</claim-text>
<claim-text>former une première couche de base (14) sur la première surface principale du collecteur (12) ou sur la couche de dérive (13), la première couche de base (14) comprenant du carbure de silicium dopé avec un matériau accepteur ;</claim-text>
<claim-text>former une couche émettrice (16) sur la première couche de base (14), la couche émettrice (16) comprenant du carbure de silicium dopé avec un matériau donneur ;</claim-text>
<claim-text>produire une attaque chimique traversant la couche émettrice (16) et la première couche de base (14) pour exposer le collecteur (12) ou la couche de dérive (13) et pour former au moins une région émettrice surélevée (16) délimitée par des régions de la couche émettrice et de la première couche de base (14) soumises à l'attaque chimique, chaque région émettrice surélevée comportant une surface supérieure et les régions soumises à l'attaque chimique comprenant un fond et des surfaces de parois latérales ;</claim-text>
<claim-text>former une deuxième couche de base (18) comprenant du carbure de silicium dopé avec un matériau accepteur, la deuxième couche de base (18) recouvrant le fond et les surfaces de parois latérales des régions soumises à l'attaque<!-- EPO <DP n="41"> --> chimique et la surface supérieure de chaque région émettrice surélevée ;</claim-text>
<claim-text>former une ouverture de contact émetteur (22) à travers la deuxième couche de base (18) sur la surface supérieure de chaque région émettrice surélevée (16) pour exposer le matériau émetteur, chaque ouverture de contact émetteur (22) comportant un fond et des surfaces de parois latérales ;</claim-text>
<claim-text>former un contact de base (26) sur des surfaces du deuxième matériau de base (18) dans les régions soumises à l'attaque chimique ; et</claim-text>
<claim-text>former un contact émetteur (24) sur une surface du matériau émetteur dans chaque ouverture de contact émetteur (22).</claim-text></claim-text></claim><claim id="c-fr-01-0002" num="0002"><claim-text>Procédé selon la revendication 1, dans lequel l'étape de formation de la couche de dérive (13) comprend la croissance épitaxiale de la couche de dérive (13) sur une surface exposée du collecteur (12), et dans lequel l'étape de formation de la première couche de base (14) comprend la croissance épitaxiale de la première couche de base (14) sur une surface exposée de la couche de dérive (13).</claim-text></claim><claim id="c-fr-01-0003" num="0003"><claim-text>Procédé selon la revendication 1, dans lequel le collecteur est dopé avec un matériau donneur à un premier niveau de dopage et la couche de dérive (13) est dopée avec un matériau donneur à un deuxième niveau de dopage, le premier niveau de dopage étant supérieur au deuxième niveau de dopage.</claim-text></claim><claim id="c-fr-01-0004" num="0004"><claim-text>Procédé selon la revendication 3, dans lequel le premier niveau de dopage est de 10<sup>18</sup> atomes • cm<sup>-3</sup> ou plus et le deuxième niveau de dopage est de 10<sup>15</sup> atomes • cm<sup>-3</sup> ou moins.<!-- EPO <DP n="42"> --></claim-text></claim><claim id="c-fr-01-0005" num="0005"><claim-text>Procédé selon la revendication 2, dans lequel l'étape de formation de la couche émettrice (16) comprend la croissance épitaxiale de la couche émettrice (16) sur la première couche de base (14).</claim-text></claim><claim id="c-fr-01-0006" num="0006"><claim-text>Procédé selon la revendication 5, dans lequel la couche émettrice (16) est dopée avec un matériau donneur durant la croissance épitaxiale.</claim-text></claim><claim id="c-fr-01-0007" num="0007"><claim-text>Procédé selon la revendication 6, dans lequel la couche émettrice (16) est dopée à un niveau de dopage de 10<sup>18</sup> atomes • cm<sup>-3</sup> ou plus durant la croissance épitaxiale.</claim-text></claim><claim id="c-fr-01-0008" num="0008"><claim-text>Procédé selon la revendication 5, dans lequel l'étape de formation de la deuxième couche de base (18) comprend la croissance épitaxiale de la deuxième couche de base (18) sur une surface exposée de la couche émettrice (16).</claim-text></claim><claim id="c-fr-01-0009" num="0009"><claim-text>Procédé selon la revendication 8, dans lequel la deuxième couche de base (18) est dopée avec un matériau accepteur durant la croissance épitaxiale.</claim-text></claim><claim id="c-fr-01-0010" num="0010"><claim-text>Procédé selon la revendication 9, dans lequel la deuxième couche de base (18) est dopée à un niveau de dopage de 10<sup>18</sup> atomes • cm<sup>-3</sup> ou plus durant la croissance épitaxiale.</claim-text></claim><claim id="c-fr-01-0011" num="0011"><claim-text>Procédé selon la revendication 1, consistant en outre à :
<claim-text>former une pluralité d'anneaux de garde surélevés (32) dans la deuxième couche de base (18), les anneaux de garde surélevés (32) délimitant ladite au moins une région émettrice surélevée (16).</claim-text><!-- EPO <DP n="43"> --></claim-text></claim><claim id="c-fr-01-0012" num="0012"><claim-text>Procédé selon la revendication 11, dans lequel les anneaux de garde (32) sont formés simultanément à la formation de ladite au moins une ouverture de contact émetteur (22).</claim-text></claim><claim id="c-fr-01-0013" num="0013"><claim-text>Procédé de fabrication d'un transistor à jonction bipolaire en carbure de silicium, consistant à :
<claim-text>fournir un collecteur (12) comprenant du carbure de silicium dopé avec un matériau donneur, le collecteur comportant une première surface principale et une deuxième surface principale ;</claim-text>
<claim-text>éventuellement, former une couche de dérive (13) sur la première surface principale du collecteur (12), la couche de dérive (13) comprenant du carbure de silicium dopé avec un matériau donneur ;</claim-text>
<claim-text>former une première couche de base (14) sur la première surface principale du collecteur (12) ou sur la couche de dérive (13), la première couche de base (14) comprenant du carbure de silicium dopé avec un matériau accepteur ;</claim-text>
<claim-text>former une couche émettrice (16) sur la première couche de base (14), la couche émettrice (16) comprenant du carbure de silicium dopé avec un matériau donneur ;</claim-text>
<claim-text>produire une attaque chimique traversant la couche émettrice (16) et la première couche de base (14) pour exposer le collecteur (12) ou la couche de dérive (13) et pour former au moins une région émettrice surélevée (16) délimitée par des régions de la couche émettrice (16) et de la première couche de base (14) soumises à l'attaque chimique, chaque région émettrice surélevée comportant une surface supérieure, et les régions soumises à l'attaque chimique comprenant un fond et des surfaces de parois latérales ;<!-- EPO <DP n="44"> --></claim-text>
<claim-text>former une deuxième couche de base (18) comprenant du carbure de silicium dopé avec un dopant accepteur, la deuxième couche de base (18) recouvrant le fond et les surfaces de parois latérales des régions soumises à l'attaque chimique et la surface supérieure de chaque région émettrice surélevée ;</claim-text>
<claim-text>former une couche de contact de base (36) sur la deuxième couche de base (18) ;</claim-text>
<claim-text>former une ouverture de contact émetteur (22) à travers la couche de contact de base (36) sur la surface supérieure de chaque région émettrice surélevée (16) pour exposer la deuxième couche de base (18) ;</claim-text>
<claim-text>former par attaque chimique une ouverture de contact émetteur (22) à travers la deuxième couche de base (18) sur la surface supérieure de chaque région émettrice surélevée en utilisant la couche de contact de base (36) comme masque pour exposer le matériau émetteur ;</claim-text>
<claim-text>former un contact émetteur (24) sur le matériau émetteur (16) dans chaque ouverture de contact émetteur (22).</claim-text></claim-text></claim><claim id="c-fr-01-0014" num="0014"><claim-text>Procédé selon la revendication 13, dans lequel :
<claim-text>l'étape de formation de la couche de dérive (13) comprend la croissance épitaxiale de la couche de dérive (13) sur la première surface principale du collecteur (12) ;</claim-text>
<claim-text>l'étape de formation de la première couche de base (14) comprend la croissance épitaxiale de la première couche de base (14) sur la couche de dérive (13) ou sur la première surface principale du collecteur (12) ;</claim-text>
<claim-text>l'étape de formation de la couche émettrice (16) comprend la croissance épitaxiale de la couche émettrice (16) sur une surface exposée de la première couche de base (14) ; et<!-- EPO <DP n="45"> --></claim-text>
<claim-text>l'étape de formation de la deuxième couche de base (18) comprend la croissance épitaxiale de la deuxième couche de base (18) sur une surface exposée de la couche émettrice (16) ;</claim-text>
<claim-text>les matériaux dopants étant incorporés dans chacune des couches durant la croissance.</claim-text></claim-text></claim><claim id="c-fr-01-0015" num="0015"><claim-text>Procédé selon la revendication 13, dans lequel le collecteur (12) est dopé avec un matériau donneur à un premier niveau de dopage et la couche de dérive (13) est dopée avec un matériau donneur à un deuxième niveau de dopage.</claim-text></claim><claim id="c-fr-01-0016" num="0016"><claim-text>Procédé selon la revendication 15, dans lequel le premier niveau de dopage est de 10<sup>18</sup> atomes • cm<sup>-3</sup> ou plus et le deuxième niveau de dopage est de 10<sup>15</sup> atomes • cm<sup>-3</sup> ou moins.</claim-text></claim><claim id="c-fr-01-0017" num="0017"><claim-text>Procédé selon la revendication 14, dans lequel la couche émettrice (16) est dopée à un niveau de dopage de 10<sup>18</sup> atomes • cm<sup>-3</sup> ou plus durant la croissance épitaxiale.</claim-text></claim><claim id="c-fr-01-0018" num="0018"><claim-text>Procédé selon la revendication 14, dans lequel la deuxième couche de base (18) est dopée à un niveau de dopage de 10<sup>18</sup> atomes • cm<sup>-3</sup> ou plus durant la croissance épitaxiale.</claim-text></claim><claim id="c-fr-01-0019" num="0019"><claim-text>Procédé selon la revendication 14, consistant en outre à :
<claim-text>former une pluralité d'anneaux de garde surélevés (42), les anneaux de garde surélevés (42) délimitant lesdites une ou plusieurs régions émettrices surélevées (16) et les régions soumises à l'attaque chimique, la formation de la pluralité d'anneaux de garde surélevés (42) comprenant :<!-- EPO <DP n="46"> -->
<claim-text>une première étape de formation par attaque chimique ou de formation par un autre moyen d'ouvertures dans la couche de contact de base (36) ; et</claim-text>
<claim-text>une deuxième étape de formation, dans laquelle la couche de contact de base (36) est utilisée comme masque pour former des ouvertures dans la deuxième couche de base (18).</claim-text></claim-text></claim-text></claim><claim id="c-fr-01-0020" num="0020"><claim-text>Procédé selon la revendication 19, dans lequel la première étape de formation est exécutée simultanément à la formation de chaque ouverture de contact émetteur (22) à travers la couche de contact de base (36) sur la surface supérieure de chaque région émettrice surélevée (16) pour exposer la deuxième couche de base (18).</claim-text></claim><claim id="c-fr-01-0021" num="0021"><claim-text>Procédé selon la revendication 19, dans lequel la deuxième étape de formation est exécutée simultanément à la formation par attaque chimique de chaque ouverture de contact émetteur (22) à travers la deuxième couche de base (18) sur la surface supérieure de chaque région émettrice surélevée en utilisant la couche de contact de base (36) comme masque pour exposer le matériau émetteur.</claim-text></claim><claim id="c-fr-01-0022" num="0022"><claim-text>Procédé selon l'une quelconque des revendications 19, 20 ou 21, dans lequel les anneaux de garde (42) et chaque ouverture de contact émetteur (22) sont formés simultanément.</claim-text></claim></claims><drawings mxw-id="PDW16672783" load-source="patent-office"><!-- EPO <DP n="47"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="156" he="105" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="48"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="111" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="49"> --><figure id="f0003" num="3"><img id="if0003" file="imgf0003.tif" wi="134" he="117" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="50"> --><figure id="f0004" num="4"><img id="if0004" file="imgf0004.tif" wi="109" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="51"> --><figure id="f0005" num="5A,5B"><img id="if0005" file="imgf0005.tif" wi="140" he="212" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="52"> --><figure id="f0006" num="6A,6B,6C"><img id="if0006" file="imgf0006.tif" wi="165" he="229" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="53"> --><figure id="f0007" num="6D,6E,6F"><img id="if0007" file="imgf0007.tif" wi="157" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="54"> --><figure id="f0008" num="6G"><img id="if0008" file="imgf0008.tif" wi="158" he="87" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="55"> --><figure id="f0009" num="7A,7B,7C"><img id="if0009" file="imgf0009.tif" wi="165" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="56"> --><figure id="f0010" num="7D,7E,7F"><img id="if0010" file="imgf0010.tif" wi="158" he="233" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
