	dma_test_system u0 (
		.ccip_avmm_mmio_waitrequest           (_connected_to_ccip_avmm_mmio_waitrequest_),           //  output,    width = 1,         ccip_avmm_mmio.waitrequest
		.ccip_avmm_mmio_readdata              (_connected_to_ccip_avmm_mmio_readdata_),              //  output,   width = 64,                       .readdata
		.ccip_avmm_mmio_readdatavalid         (_connected_to_ccip_avmm_mmio_readdatavalid_),         //  output,    width = 1,                       .readdatavalid
		.ccip_avmm_mmio_burstcount            (_connected_to_ccip_avmm_mmio_burstcount_),            //   input,    width = 1,                       .burstcount
		.ccip_avmm_mmio_writedata             (_connected_to_ccip_avmm_mmio_writedata_),             //   input,   width = 64,                       .writedata
		.ccip_avmm_mmio_address               (_connected_to_ccip_avmm_mmio_address_),               //   input,   width = 18,                       .address
		.ccip_avmm_mmio_write                 (_connected_to_ccip_avmm_mmio_write_),                 //   input,    width = 1,                       .write
		.ccip_avmm_mmio_read                  (_connected_to_ccip_avmm_mmio_read_),                  //   input,    width = 1,                       .read
		.ccip_avmm_mmio_byteenable            (_connected_to_ccip_avmm_mmio_byteenable_),            //   input,    width = 8,                       .byteenable
		.ccip_avmm_mmio_debugaccess           (_connected_to_ccip_avmm_mmio_debugaccess_),           //   input,    width = 1,                       .debugaccess
		.ccip_avmm_requestor_rd_waitrequest   (_connected_to_ccip_avmm_requestor_rd_waitrequest_),   //   input,    width = 1, ccip_avmm_requestor_rd.waitrequest
		.ccip_avmm_requestor_rd_readdata      (_connected_to_ccip_avmm_requestor_rd_readdata_),      //   input,  width = 512,                       .readdata
		.ccip_avmm_requestor_rd_readdatavalid (_connected_to_ccip_avmm_requestor_rd_readdatavalid_), //   input,    width = 1,                       .readdatavalid
		.ccip_avmm_requestor_rd_burstcount    (_connected_to_ccip_avmm_requestor_rd_burstcount_),    //  output,    width = 3,                       .burstcount
		.ccip_avmm_requestor_rd_writedata     (_connected_to_ccip_avmm_requestor_rd_writedata_),     //  output,  width = 512,                       .writedata
		.ccip_avmm_requestor_rd_address       (_connected_to_ccip_avmm_requestor_rd_address_),       //  output,   width = 48,                       .address
		.ccip_avmm_requestor_rd_write         (_connected_to_ccip_avmm_requestor_rd_write_),         //  output,    width = 1,                       .write
		.ccip_avmm_requestor_rd_read          (_connected_to_ccip_avmm_requestor_rd_read_),          //  output,    width = 1,                       .read
		.ccip_avmm_requestor_rd_byteenable    (_connected_to_ccip_avmm_requestor_rd_byteenable_),    //  output,   width = 64,                       .byteenable
		.ccip_avmm_requestor_rd_debugaccess   (_connected_to_ccip_avmm_requestor_rd_debugaccess_),   //  output,    width = 1,                       .debugaccess
		.ccip_avmm_requestor_wr_waitrequest   (_connected_to_ccip_avmm_requestor_wr_waitrequest_),   //   input,    width = 1, ccip_avmm_requestor_wr.waitrequest
		.ccip_avmm_requestor_wr_readdata      (_connected_to_ccip_avmm_requestor_wr_readdata_),      //   input,  width = 512,                       .readdata
		.ccip_avmm_requestor_wr_readdatavalid (_connected_to_ccip_avmm_requestor_wr_readdatavalid_), //   input,    width = 1,                       .readdatavalid
		.ccip_avmm_requestor_wr_burstcount    (_connected_to_ccip_avmm_requestor_wr_burstcount_),    //  output,    width = 3,                       .burstcount
		.ccip_avmm_requestor_wr_writedata     (_connected_to_ccip_avmm_requestor_wr_writedata_),     //  output,  width = 512,                       .writedata
		.ccip_avmm_requestor_wr_address       (_connected_to_ccip_avmm_requestor_wr_address_),       //  output,   width = 49,                       .address
		.ccip_avmm_requestor_wr_write         (_connected_to_ccip_avmm_requestor_wr_write_),         //  output,    width = 1,                       .write
		.ccip_avmm_requestor_wr_read          (_connected_to_ccip_avmm_requestor_wr_read_),          //  output,    width = 1,                       .read
		.ccip_avmm_requestor_wr_byteenable    (_connected_to_ccip_avmm_requestor_wr_byteenable_),    //  output,   width = 64,                       .byteenable
		.ccip_avmm_requestor_wr_debugaccess   (_connected_to_ccip_avmm_requestor_wr_debugaccess_),   //  output,    width = 1,                       .debugaccess
		.ddr4a_clk_clk                        (_connected_to_ddr4a_clk_clk_),                        //   input,    width = 1,              ddr4a_clk.clk
		.ddr4a_master_waitrequest             (_connected_to_ddr4a_master_waitrequest_),             //   input,    width = 1,           ddr4a_master.waitrequest
		.ddr4a_master_readdata                (_connected_to_ddr4a_master_readdata_),                //   input,  width = 512,                       .readdata
		.ddr4a_master_readdatavalid           (_connected_to_ddr4a_master_readdatavalid_),           //   input,    width = 1,                       .readdatavalid
		.ddr4a_master_burstcount              (_connected_to_ddr4a_master_burstcount_),              //  output,    width = 3,                       .burstcount
		.ddr4a_master_writedata               (_connected_to_ddr4a_master_writedata_),               //  output,  width = 512,                       .writedata
		.ddr4a_master_address                 (_connected_to_ddr4a_master_address_),                 //  output,   width = 32,                       .address
		.ddr4a_master_write                   (_connected_to_ddr4a_master_write_),                   //  output,    width = 1,                       .write
		.ddr4a_master_read                    (_connected_to_ddr4a_master_read_),                    //  output,    width = 1,                       .read
		.ddr4a_master_byteenable              (_connected_to_ddr4a_master_byteenable_),              //  output,   width = 64,                       .byteenable
		.ddr4a_master_debugaccess             (_connected_to_ddr4a_master_debugaccess_),             //  output,    width = 1,                       .debugaccess
		.ddr4b_clk_clk                        (_connected_to_ddr4b_clk_clk_),                        //   input,    width = 1,              ddr4b_clk.clk
		.ddr4b_master_waitrequest             (_connected_to_ddr4b_master_waitrequest_),             //   input,    width = 1,           ddr4b_master.waitrequest
		.ddr4b_master_readdata                (_connected_to_ddr4b_master_readdata_),                //   input,  width = 512,                       .readdata
		.ddr4b_master_readdatavalid           (_connected_to_ddr4b_master_readdatavalid_),           //   input,    width = 1,                       .readdatavalid
		.ddr4b_master_burstcount              (_connected_to_ddr4b_master_burstcount_),              //  output,    width = 3,                       .burstcount
		.ddr4b_master_writedata               (_connected_to_ddr4b_master_writedata_),               //  output,  width = 512,                       .writedata
		.ddr4b_master_address                 (_connected_to_ddr4b_master_address_),                 //  output,   width = 32,                       .address
		.ddr4b_master_write                   (_connected_to_ddr4b_master_write_),                   //  output,    width = 1,                       .write
		.ddr4b_master_read                    (_connected_to_ddr4b_master_read_),                    //  output,    width = 1,                       .read
		.ddr4b_master_byteenable              (_connected_to_ddr4b_master_byteenable_),              //  output,   width = 64,                       .byteenable
		.ddr4b_master_debugaccess             (_connected_to_ddr4b_master_debugaccess_),             //  output,    width = 1,                       .debugaccess
		.ddr4c_clk_clk                        (_connected_to_ddr4c_clk_clk_),                        //   input,    width = 1,              ddr4c_clk.clk
		.ddr4c_master_waitrequest             (_connected_to_ddr4c_master_waitrequest_),             //   input,    width = 1,           ddr4c_master.waitrequest
		.ddr4c_master_readdata                (_connected_to_ddr4c_master_readdata_),                //   input,  width = 512,                       .readdata
		.ddr4c_master_readdatavalid           (_connected_to_ddr4c_master_readdatavalid_),           //   input,    width = 1,                       .readdatavalid
		.ddr4c_master_burstcount              (_connected_to_ddr4c_master_burstcount_),              //  output,    width = 3,                       .burstcount
		.ddr4c_master_writedata               (_connected_to_ddr4c_master_writedata_),               //  output,  width = 512,                       .writedata
		.ddr4c_master_address                 (_connected_to_ddr4c_master_address_),                 //  output,   width = 32,                       .address
		.ddr4c_master_write                   (_connected_to_ddr4c_master_write_),                   //  output,    width = 1,                       .write
		.ddr4c_master_read                    (_connected_to_ddr4c_master_read_),                    //  output,    width = 1,                       .read
		.ddr4c_master_byteenable              (_connected_to_ddr4c_master_byteenable_),              //  output,   width = 64,                       .byteenable
		.ddr4c_master_debugaccess             (_connected_to_ddr4c_master_debugaccess_),             //  output,    width = 1,                       .debugaccess
		.ddr4d_clk_clk                        (_connected_to_ddr4d_clk_clk_),                        //   input,    width = 1,              ddr4d_clk.clk
		.ddr4d_master_waitrequest             (_connected_to_ddr4d_master_waitrequest_),             //   input,    width = 1,           ddr4d_master.waitrequest
		.ddr4d_master_readdata                (_connected_to_ddr4d_master_readdata_),                //   input,  width = 512,                       .readdata
		.ddr4d_master_readdatavalid           (_connected_to_ddr4d_master_readdatavalid_),           //   input,    width = 1,                       .readdatavalid
		.ddr4d_master_burstcount              (_connected_to_ddr4d_master_burstcount_),              //  output,    width = 3,                       .burstcount
		.ddr4d_master_writedata               (_connected_to_ddr4d_master_writedata_),               //  output,  width = 512,                       .writedata
		.ddr4d_master_address                 (_connected_to_ddr4d_master_address_),                 //  output,   width = 32,                       .address
		.ddr4d_master_write                   (_connected_to_ddr4d_master_write_),                   //  output,    width = 1,                       .write
		.ddr4d_master_read                    (_connected_to_ddr4d_master_read_),                    //  output,    width = 1,                       .read
		.ddr4d_master_byteenable              (_connected_to_ddr4d_master_byteenable_),              //  output,   width = 64,                       .byteenable
		.ddr4d_master_debugaccess             (_connected_to_ddr4d_master_debugaccess_),             //  output,    width = 1,                       .debugaccess
		.dma_irq_irq                          (_connected_to_dma_irq_irq_),                          //  output,    width = 1,                dma_irq.irq
		.host_clk_clk                         (_connected_to_host_clk_clk_),                         //   input,    width = 1,               host_clk.clk
		.reset_reset                          (_connected_to_reset_reset_)                           //   input,    width = 1,                  reset.reset
	);

