$comment
	File created using the following command:
		vcd file adder.msim.vcd -direction
$end
$date
	Fri Jan 27 11:45:36 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module circuit_adder_complete_vlg_vec_tst $end
$var reg 5 ! BitA [4:0] $end
$var reg 5 " BitB [4:0] $end
$var wire 1 # BitAns [5] $end
$var wire 1 $ BitAns [4] $end
$var wire 1 % BitAns [3] $end
$var wire 1 & BitAns [2] $end
$var wire 1 ' BitAns [1] $end
$var wire 1 ( BitAns [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / BitAns[5]~output_o $end
$var wire 1 0 BitAns[4]~output_o $end
$var wire 1 1 BitAns[3]~output_o $end
$var wire 1 2 BitAns[2]~output_o $end
$var wire 1 3 BitAns[1]~output_o $end
$var wire 1 4 BitAns[0]~output_o $end
$var wire 1 5 BitA[4]~input_o $end
$var wire 1 6 BitB[4]~input_o $end
$var wire 1 7 BitA[3]~input_o $end
$var wire 1 8 BitB[3]~input_o $end
$var wire 1 9 BitA[2]~input_o $end
$var wire 1 : BitB[2]~input_o $end
$var wire 1 ; BitB[0]~input_o $end
$var wire 1 < BitA[0]~input_o $end
$var wire 1 = BitA[1]~input_o $end
$var wire 1 > BitB[1]~input_o $end
$var wire 1 ? inst|inst1|inst4~0_combout $end
$var wire 1 @ inst|inst5|inst4~0_combout $end
$var wire 1 A inst|inst6|inst4~0_combout $end
$var wire 1 B inst|inst7|inst4~0_combout $end
$var wire 1 C inst|inst7|inst1~combout $end
$var wire 1 D inst|inst6|inst1~combout $end
$var wire 1 E inst|inst5|inst1~0_combout $end
$var wire 1 F inst|inst1|inst1~0_combout $end
$var wire 1 G inst|inst|inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10011 !
b10101 "
0(
0'
0&
1%
0$
1#
0)
1*
x+
1,
1-
1.
1/
00
11
02
03
04
15
16
07
08
09
1:
1;
1<
1=
0>
1?
1@
0A
1B
0C
1D
0E
0F
0G
$end
#1000000
