{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583995179465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583995179470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 12 01:39:39 2020 " "Processing started: Thu Mar 12 01:39:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583995179470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1583995179470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta keypad_decoder_nios -c keypad_decoder_nios " "Command: quartus_sta keypad_decoder_nios -c keypad_decoder_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1583995179470 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1583995179538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys 19 " "Ignored 19 assignments for entity \"nios_sys\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_irq_mapper 14 " "Ignored 14 assignments for entity \"nios_sys_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_jtag_uart 24 " "Ignored 24 assignments for entity \"nios_sys_jtag_uart\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"nios_sys_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"nios_sys_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"nios_sys_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"nios_sys_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"nios_sys_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_mm_interconnect_0_cmd_mux_002 19 " "Ignored 19 assignments for entity \"nios_sys_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"nios_sys_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"nios_sys_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"nios_sys_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_mm_interconnect_0_router_004 36 " "Ignored 36 assignments for entity \"nios_sys_mm_interconnect_0_router_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"nios_sys_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_mm_interconnect_0_rsp_demux_002 17 " "Ignored 17 assignments for entity \"nios_sys_mm_interconnect_0_rsp_demux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"nios_sys_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"nios_sys_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_nios2 172 " "Ignored 172 assignments for entity \"nios_sys_nios2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_nios2_cpu 179 " "Ignored 179 assignments for entity \"nios_sys_nios2_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_onchip_memory 36 " "Ignored 36 assignments for entity \"nios_sys_onchip_memory\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_pio_keypad_data 23 " "Ignored 23 assignments for entity \"nios_sys_pio_keypad_data\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179762 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sys_sysid_qsys 10 " "Ignored 10 assignments for entity \"nios_sys_sysid_qsys\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1583995179762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1583995179883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1583995179883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583995179908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583995179908 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_sys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1583995180011 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc " "Reading SDC File: 'nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1583995180016 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_sys_nios2_cpu.sdc 46 *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_break:the_nios_sys_nios2_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at nios_sys_nios2_cpu.sdc(46): *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_break:the_nios_sys_nios2_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_sys_nios2_cpu.sdc 46 *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_tck:the_nios_sys_nios2_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at nios_sys_nios2_cpu.sdc(46): *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_tck:the_nios_sys_nios2_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_sys_nios2_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at nios_sys_nios2_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_sys_nios2_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_sys_nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_sys_nios2_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_sys_nios2_cpu_jtag_sr*\]" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583995180018 ""}  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_sys_nios2_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios_sys_nios2_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180018 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_sys_nios2_cpu.sdc 47 *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_debug:the_nios_sys_nios2_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at nios_sys_nios2_cpu.sdc(47): *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_debug:the_nios_sys_nios2_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_sys_nios2_cpu.sdc 47 *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_tck:the_nios_sys_nios2_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at nios_sys_nios2_cpu.sdc(47): *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_tck:the_nios_sys_nios2_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_sys_nios2_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios_sys_nios2_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_sys_nios2_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_sys_nios2_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$nios_sys_nios2_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_sys_nios2_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583995180019 ""}  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_sys_nios2_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at nios_sys_nios2_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_sys_nios2_cpu.sdc 48 *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_debug:the_nios_sys_nios2_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_sys_nios2_cpu.sdc(48): *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_debug:the_nios_sys_nios2_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_sys_nios2_cpu.sdc 48 *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_tck:the_nios_sys_nios2_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at nios_sys_nios2_cpu.sdc(48): *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_tck:the_nios_sys_nios2_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_sys_nios2_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios_sys_nios2_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_sys_nios2_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_sys_nios2_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_sys_nios2_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_sys_nios2_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583995180020 ""}  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_sys_nios2_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios_sys_nios2_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_sys_nios2_cpu.sdc 49 *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_debug:the_nios_sys_nios2_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_sys_nios2_cpu.sdc(49): *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_debug:the_nios_sys_nios2_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_sys_nios2_cpu.sdc 49 *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_tck:the_nios_sys_nios2_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at nios_sys_nios2_cpu.sdc(49): *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_tck:the_nios_sys_nios2_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_sys_nios2_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios_sys_nios2_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_sys_nios2_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_sys_nios2_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_sys_nios2_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_sys_nios2_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583995180020 ""}  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_sys_nios2_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at nios_sys_nios2_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_sys_nios2_cpu.sdc 50 *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_ocimem:the_nios_sys_nios2_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at nios_sys_nios2_cpu.sdc(50): *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_ocimem:the_nios_sys_nios2_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_sys_nios2_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at nios_sys_nios2_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_sys_nios2_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_sys_nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_sys_nios2_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_sys_nios2_cpu_jtag_sr*\]" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583995180021 ""}  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_sys_nios2_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios_sys_nios2_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_sys_nios2_cpu.sdc 51 *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_tck:the_nios_sys_nios2_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_sys_nios2_cpu.sdc(51): *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_tck:the_nios_sys_nios2_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_sys_nios2_cpu.sdc 51 *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_sysclk:the_nios_sys_nios2_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_sys_nios2_cpu.sdc(51): *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_sysclk:the_nios_sys_nios2_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_sys_nios2_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at nios_sys_nios2_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$nios_sys_nios2_cpu_jtag_sr*    -to *\$nios_sys_nios2_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$nios_sys_nios2_cpu_jtag_sr*    -to *\$nios_sys_nios2_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583995180022 ""}  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_sys_nios2_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at nios_sys_nios2_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_sys_nios2_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_sys_nios2_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_sys_nios2_cpu.sdc 52 *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_sysclk:the_nios_sys_nios2_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_sys_nios2_cpu.sdc(52): *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_sysclk:the_nios_sys_nios2_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_sys_nios2_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at nios_sys_nios2_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_sys_nios2_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_sys_nios2_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583995180023 ""}  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_sys_nios2_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at nios_sys_nios2_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_sys_nios2_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_sys_nios2_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_sys_nios2_cpu.sdc 53 *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_debug:the_nios_sys_nios2_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_sys_nios2_cpu.sdc(53): *nios_sys_nios2_cpu:*\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_debug:the_nios_sys_nios2_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_sys_nios2_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at nios_sys_nios2_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_sys_nios2_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_sys_nios2_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583995180024 ""}  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_sys_nios2_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at nios_sys_nios2_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/keypad_decoder_nios/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1583995180024 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1583995180030 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1583995180031 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stepdown_clk:inst2\|clkout stepdown_clk:inst2\|clkout " "create_clock -period 1.000 -name stepdown_clk:inst2\|clkout stepdown_clk:inst2\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1583995180031 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583995180031 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1583995180031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583995180032 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1583995180032 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1583995180041 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1583995180047 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1583995180048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.319 " "Worst-case setup slack is -4.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.319             -66.808 clock  " "   -4.319             -66.808 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.281              -7.600 stepdown_clk:inst2\|clkout  " "   -1.281              -7.600 stepdown_clk:inst2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583995180053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 stepdown_clk:inst2\|clkout  " "    0.360               0.000 stepdown_clk:inst2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 clock  " "    0.733               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583995180059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583995180067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583995180072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.175 clock  " "   -3.000             -40.175 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 stepdown_clk:inst2\|clkout  " "   -1.487             -19.331 stepdown_clk:inst2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583995180078 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583995180094 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1583995180109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1583995180373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583995180444 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1583995180452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.054 " "Worst-case setup slack is -4.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.054             -60.873 clock  " "   -4.054             -60.873 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.101              -6.492 stepdown_clk:inst2\|clkout  " "   -1.101              -6.492 stepdown_clk:inst2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583995180457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 stepdown_clk:inst2\|clkout  " "    0.323               0.000 stepdown_clk:inst2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 clock  " "    0.693               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583995180463 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583995180468 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583995180475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.175 clock  " "   -3.000             -40.175 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 stepdown_clk:inst2\|clkout  " "   -1.487             -19.331 stepdown_clk:inst2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583995180480 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583995180490 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583995180634 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1583995180634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.119 " "Worst-case setup slack is -1.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.119             -10.354 clock  " "   -1.119             -10.354 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 stepdown_clk:inst2\|clkout  " "    0.123               0.000 stepdown_clk:inst2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583995180641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 stepdown_clk:inst2\|clkout  " "    0.151               0.000 stepdown_clk:inst2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 clock  " "    0.250               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583995180647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583995180653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583995180659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.240 clock  " "   -3.000             -32.240 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 stepdown_clk:inst2\|clkout  " "   -1.000             -13.000 stepdown_clk:inst2\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583995180665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583995180665 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583995181313 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583995181313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 65 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583995181366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 12 01:39:41 2020 " "Processing ended: Thu Mar 12 01:39:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583995181366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583995181366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583995181366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1583995181366 ""}
