-o D:/My_Designs/SHA3/SHA3_FPGA/compile -lc D:/My_Designs/SHA3/library.cfg -fl D:/My_Designs/SHA3/SHA3_FPGA/projlib.cfg -pli "C:/Aldec/Active-HDL-Student-Edition/bin/systf.dll" -O2 -sve -msg 5 -sv2k17 -work SHA3_FPGA D:/My_Designs/SHA3/SHA3_FPGA/src/THETA.v D:/My_Designs/SHA3/SHA3_FPGA/src/SHA3_tb.v D:/My_Designs/SHA3/SHA3_FPGA/src/THETA_column.v D:/My_Designs/SHA3/SHA3_FPGA/src/RHO.v D:/My_Designs/SHA3/SHA3_FPGA/src/PI.v D:/My_Designs/SHA3/SHA3_FPGA/src/CHI_row.v D:/My_Designs/SHA3/SHA3_FPGA/src/CHI.v 