@E: CG485 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":8:0:8:5|Expecting semicolon or comma delimiter
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\top.v":11:0:11:8|Expecting endmodule

