/**
 *
 * @file SYSCTL_RegisterDefines_GPIO.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 24 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 24 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_SYSCTL_SYSCTL_PERIPHERAL_SYSCTL_REGISTER_SYSCTL_REGISTERDEFINES_SYSCTL_REGISTERDEFINES_GPIO_H_
#define XDRIVER_MCU_DRIVER_HEADER_SYSCTL_SYSCTL_PERIPHERAL_SYSCTL_REGISTER_SYSCTL_REGISTERDEFINES_SYSCTL_REGISTERDEFINES_GPIO_H_

#include <xUtils/Standard/Standard.h>

/******************************************************************************************
************************************ 9 HBCTL *********************************************
******************************************************************************************/
/*--------*/
#define SYSCTL_GPIOHBCTL_R_PORTA_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_GPIOHBCTL_R_PORTA_BIT    (0UL)
#define SYSCTL_GPIOHBCTL_R_PORTA_APB    ((uint32_t) 0x00000000UL)
#define SYSCTL_GPIOHBCTL_R_PORTA_AHB    ((uint32_t) 0x00000001UL)

#define SYSCTL_GPIOHBCTL_PORTA_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_GPIOHBCTL_PORTA_APB    ((uint32_t) 0x00000000UL)
#define SYSCTL_GPIOHBCTL_PORTA_AHB    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_GPIOHBCTL_R_PORTB_MASK    ((uint32_t) 0x00000002UL)
#define SYSCTL_GPIOHBCTL_R_PORTB_BIT    (1UL)
#define SYSCTL_GPIOHBCTL_R_PORTB_APB    ((uint32_t) 0x00000000UL)
#define SYSCTL_GPIOHBCTL_R_PORTB_AHB    ((uint32_t) 0x00000002UL)

#define SYSCTL_GPIOHBCTL_PORTB_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_GPIOHBCTL_PORTB_APB    ((uint32_t) 0x00000000UL)
#define SYSCTL_GPIOHBCTL_PORTB_AHB    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_GPIOHBCTL_R_PORTC_MASK    ((uint32_t) 0x00000004UL)
#define SYSCTL_GPIOHBCTL_R_PORTC_BIT    (2UL)
#define SYSCTL_GPIOHBCTL_R_PORTC_APB    ((uint32_t) 0x00000000UL)
#define SYSCTL_GPIOHBCTL_R_PORTC_AHB    ((uint32_t) 0x00000004UL)

#define SYSCTL_GPIOHBCTL_PORTC_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_GPIOHBCTL_PORTC_APB    ((uint32_t) 0x00000000UL)
#define SYSCTL_GPIOHBCTL_PORTC_AHB    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_GPIOHBCTL_R_PORTD_MASK    ((uint32_t) 0x00000008UL)
#define SYSCTL_GPIOHBCTL_R_PORTD_BIT    (3UL)
#define SYSCTL_GPIOHBCTL_R_PORTD_APB    ((uint32_t) 0x00000000UL)
#define SYSCTL_GPIOHBCTL_R_PORTD_AHB    ((uint32_t) 0x00000008UL)

#define SYSCTL_GPIOHBCTL_PORTD_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_GPIOHBCTL_PORTD_APB    ((uint32_t) 0x00000000UL)
#define SYSCTL_GPIOHBCTL_PORTD_AHB    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_GPIOHBCTL_R_PORTE_MASK    ((uint32_t) 0x00000010UL)
#define SYSCTL_GPIOHBCTL_R_PORTE_BIT    (4UL)
#define SYSCTL_GPIOHBCTL_R_PORTE_APB    ((uint32_t) 0x00000000UL)
#define SYSCTL_GPIOHBCTL_R_PORTE_AHB    ((uint32_t) 0x00000010UL)

#define SYSCTL_GPIOHBCTL_PORTE_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_GPIOHBCTL_PORTE_APB    ((uint32_t) 0x00000000UL)
#define SYSCTL_GPIOHBCTL_PORTE_AHB    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define SYSCTL_GPIOHBCTL_R_PORTF_MASK    ((uint32_t) 0x00000020UL)
#define SYSCTL_GPIOHBCTL_R_PORTF_BIT    (5UL)
#define SYSCTL_GPIOHBCTL_R_PORTF_APB    ((uint32_t) 0x00000000UL)
#define SYSCTL_GPIOHBCTL_R_PORTF_AHB    ((uint32_t) 0x00000020UL)

#define SYSCTL_GPIOHBCTL_PORTF_MASK    ((uint32_t) 0x00000001UL)
#define SYSCTL_GPIOHBCTL_PORTF_APB    ((uint32_t) 0x00000000UL)
#define SYSCTL_GPIOHBCTL_PORTF_AHB    ((uint32_t) 0x00000001UL)
/*--------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_SYSCTL_SYSCTL_PERIPHERAL_SYSCTL_REGISTER_SYSCTL_REGISTERDEFINES_SYSCTL_REGISTERDEFINES_GPIO_H_ */
