#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  3 15:07:30 2022
# Process ID: 14156
# Current directory: C:/Users/labella/Documents/ece212_labell_borek/lab12/lab12.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/labella/Documents/ece212_labell_borek/lab12/lab12.runs/synth_1/top.vds
# Journal file: C:/Users/labella/Documents/ece212_labell_borek/lab12/lab12.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2296
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.777 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/top.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mips.sv:12]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/controller.sv:17]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/maindec.sv:15]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/controller.sv:32]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/aludec.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/aludec.sv:12]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/controller.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/controller.sv:17]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/datapath.sv:12]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/hazard_unit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit' (4#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/hazard_unit.sv:23]
WARNING: [Synth 8-689] width (2) of port connection 'memtoreg_e' does not match port width (1) of module 'hazard_unit' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/datapath.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'pcbranch_d' does not match port width (1) of module 'hazard_unit' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/datapath.sv:92]
WARNING: [Synth 8-689] width (5) of port connection 'writereg_e' does not match port width (1) of module 'hazard_unit' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/datapath.sv:92]
WARNING: [Synth 8-689] width (5) of port connection 'writereg_m' does not match port width (1) of module 'hazard_unit' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/datapath.sv:92]
WARNING: [Synth 8-689] width (5) of port connection 'writereg_w' does not match port width (1) of module 'hazard_unit' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/datapath.sv:92]
INFO: [Synth 8-6157] synthesizing module 'pr_pc' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_pc.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pr_pc' (5#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_pc.sv:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/adder.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'adder' (6#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/adder.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'pr_f_d' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_f_d.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pr_f_d' (8#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_f_d.sv:1]
WARNING: [Synth 8-689] width (5) of port connection 'y' does not match port width (32) of module 'mux2' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/datapath.sv:131]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/regfile.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (9#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/regfile.sv:8]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/signext.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'signext' (10#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/signext.sv:8]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/sl2.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (11#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'pr_d_e' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_d_e.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pr_d_e' (12#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_d_e.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux3.sv:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (13#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux3.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/alu.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'alu' (14#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/alu.sv:8]
INFO: [Synth 8-6157] synthesizing module 'mux3__parameterized0' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux3.sv:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3__parameterized0' (14#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux3.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pr_e_m' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_e_m.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pr_e_m' (15#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_e_m.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pr_m_w' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_m_w.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pr_m_w' (16#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_m_w.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (17#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/datapath.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'mips' (18#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mips.sv:12]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/imem.sv:15]
	Parameter SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/imem.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'imem' (19#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/imem.sv:15]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/dmem.sv:14]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dmem' (20#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/dmem.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'top' (21#1) [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/top.sv:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1088.777 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1088.777 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1088.777 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1088.777 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 13    
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---RAMs : 
	               2K Bit	(64 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	   4 Input   32 Bit        Muxes := 3     
	  19 Input   32 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1136.203 ; gain = 47.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------+-----------+----------------------+----------------+
|top         | mips/U_DP/U_RF_D/rf_reg | Implied   | 32 x 32              | RAM32M x 12	   | 
|top         | dmem/RAM_reg            | Implied   | 64 x 32              | RAM64X1S x 32	 | 
+------------+-------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1136.203 ; gain = 47.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------+-----------+----------------------+----------------+
|top         | mips/U_DP/U_RF_D/rf_reg | Implied   | 32 x 32              | RAM32M x 12	   | 
|top         | dmem/RAM_reg            | Implied   | 64 x 32              | RAM64X1S x 32	 | 
+------------+-------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1136.203 ; gain = 47.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.203 ; gain = 47.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.203 ; gain = 47.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.203 ; gain = 47.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.203 ; gain = 47.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.203 ; gain = 47.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.203 ; gain = 47.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    27|
|3     |LUT1     |     9|
|4     |LUT2     |    17|
|5     |LUT3     |    75|
|6     |LUT4     |    99|
|7     |LUT5     |   127|
|8     |LUT6     |   154|
|9     |RAM32M   |    12|
|10    |RAM64X1S |    32|
|11    |FDRE     |   260|
|12    |IBUF     |     2|
|13    |OBUF     |    65|
+------+---------+------+

Report Instance Areas: 
+------+----------------+---------+------+
|      |Instance        |Module   |Cells |
+------+----------------+---------+------+
|1     |top             |         |   880|
|2     |  dmem          |dmem     |    37|
|3     |  mips          |mips     |   774|
|4     |    U_DP        |datapath |   774|
|5     |      U_ALU     |alu      |    20|
|6     |      U_PCADD_D |adder    |     2|
|7     |      U_PCADD_F |adder_0  |     2|
|8     |      U_PC_F    |pr_pc    |    28|
|9     |      U_PR_D_E  |pr_d_e   |   323|
|10    |      U_PR_E_M  |pr_e_m   |    73|
|11    |      U_PR_F_D  |pr_f_d   |   209|
|12    |      U_PR_M_W  |pr_m_w   |   102|
|13    |      U_RF_D    |regfile  |    12|
+------+----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.203 ; gain = 47.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.203 ; gain = 47.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1136.203 ; gain = 47.426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1145.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1212.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1212.883 ; gain = 124.105
INFO: [Common 17-1381] The checkpoint 'C:/Users/labella/Documents/ece212_labell_borek/lab12/lab12.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  3 15:08:09 2022...
