Fitter report for cnn_vibration_monior_10M08
Tue May  6 09:31:28 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. PLL Summary
 17. PLL Usage
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component|altsyncram_umj1:auto_generated|ALTSYNCRAM
 27. |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component|altsyncram_3rj1:auto_generated|ALTSYNCRAM
 28. |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|ALTSYNCRAM
 29. |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component|altsyncram_i8k1:auto_generated|ALTSYNCRAM
 30. Fitter DSP Block Usage Summary
 31. DSP Block Details
 32. Routing Usage Summary
 33. LAB Logic Elements
 34. LAB-wide Signals
 35. LAB Signals Sourced
 36. LAB Signals Sourced Out
 37. LAB Distinct Inputs
 38. I/O Rules Summary
 39. I/O Rules Details
 40. I/O Rules Matrix
 41. Fitter Device Options
 42. Operating Settings and Conditions
 43. Estimated Delay Added for Hold Timing Summary
 44. Estimated Delay Added for Hold Timing Details
 45. Fitter Messages
 46. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Tue May  6 09:31:28 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; cnn_vibration_monior_10M08                     ;
; Top-level Entity Name              ; cnn_vibration_monitor_10M08                    ;
; Family                             ; MAX 10                                         ;
; Device                             ; 10M08SAE144I7G                                 ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 2,751 / 8,064 ( 34 % )                         ;
;     Total combinational functions  ; 1,337 / 8,064 ( 17 % )                         ;
;     Dedicated logic registers      ; 2,651 / 8,064 ( 33 % )                         ;
; Total registers                    ; 2651                                           ;
; Total pins                         ; 12 / 101 ( 12 % )                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 576 / 387,072 ( < 1 % )                        ;
; Embedded Multiplier 9-bit elements ; 46 / 48 ( 96 % )                               ;
; Total PLLs                         ; 1 / 1 ( 100 % )                                ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                  ;
; ADC blocks                         ; 1 / 1 ( 100 % )                                ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M08SAE144I7G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Power Optimization During Fitting                                  ; Extra effort                          ; Normal compilation                    ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.2%      ;
;     Processor 3            ;   5.9%      ;
;     Processor 4            ;   5.7%      ;
;     Processor 5            ;   5.6%      ;
;     Processor 6            ;   5.5%      ;
;     Processor 7            ;   5.4%      ;
;     Processor 8            ;   5.3%      ;
;     Processors 9-10        ;   5.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4414 ) ; 0.00 % ( 0 / 4414 )        ; 0.00 % ( 0 / 4414 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4414 ) ; 0.00 % ( 0 / 4414 )        ; 0.00 % ( 0 / 4414 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4380 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 34 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/output_files/cnn_vibration_monior_10M08.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 2,751 / 8,064 ( 34 % )    ;
;     -- Combinational with no register       ; 100                       ;
;     -- Register only                        ; 1414                      ;
;     -- Combinational with a register        ; 1237                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 334                       ;
;     -- 3 input functions                    ; 875                       ;
;     -- <=2 input functions                  ; 128                       ;
;     -- Register only                        ; 1414                      ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 560                       ;
;     -- arithmetic mode                      ; 777                       ;
;                                             ;                           ;
; Total registers*                            ; 2,651 / 8,542 ( 31 % )    ;
;     -- Dedicated logic registers            ; 2,651 / 8,064 ( 33 % )    ;
;     -- I/O registers                        ; 0 / 478 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 191 / 504 ( 38 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 12 / 101 ( 12 % )         ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )            ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )           ;
;                                             ;                           ;
; M9Ks                                        ; 10 / 42 ( 24 % )          ;
; UFM blocks                                  ; 0 / 1 ( 0 % )             ;
; ADC blocks                                  ; 1 / 1 ( 100 % )           ;
; Total block memory bits                     ; 576 / 387,072 ( < 1 % )   ;
; Total block memory implementation bits      ; 92,160 / 387,072 ( 24 % ) ;
; Embedded Multiplier 9-bit elements          ; 46 / 48 ( 96 % )          ;
; PLLs                                        ; 1 / 1 ( 100 % )           ;
; Global signals                              ; 1                         ;
;     -- Global clocks                        ; 1 / 10 ( 10 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Remote update blocks                        ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 8.0% / 7.8% / 8.4%        ;
; Peak interconnect usage (total/H/V)         ; 13.5% / 12.8% / 15.0%     ;
; Maximum fan-out                             ; 2717                      ;
; Highest non-global fan-out                  ; 790                       ;
; Total fan-out                               ; 14674                     ;
; Average fan-out                             ; 3.03                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 2751 / 8064 ( 34 % ) ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register       ; 100                  ; 0                              ;
;     -- Register only                        ; 1414                 ; 0                              ;
;     -- Combinational with a register        ; 1237                 ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 334                  ; 0                              ;
;     -- 3 input functions                    ; 875                  ; 0                              ;
;     -- <=2 input functions                  ; 128                  ; 0                              ;
;     -- Register only                        ; 1414                 ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 560                  ; 0                              ;
;     -- arithmetic mode                      ; 777                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 2651                 ; 0                              ;
;     -- Dedicated logic registers            ; 2651 / 8064 ( 33 % ) ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 191 / 504 ( 38 % )   ; 0 / 504 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 12                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 46 / 48 ( 96 % )     ; 0 / 48 ( 0 % )                 ;
; Total memory bits                           ; 576                  ; 0                              ;
; Total RAM block bits                        ; 92160                ; 0                              ;
; PLL                                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M9K                                         ; 10 / 42 ( 23 % )     ; 0 / 42 ( 0 % )                 ;
; Clock control block                         ; 0 / 12 ( 0 % )       ; 1 / 12 ( 8 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 2721                 ; 1                              ;
;     -- Registered Input Connections         ; 2693                 ; 0                              ;
;     -- Output Connections                   ; 1                    ; 2721                           ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 15766                ; 2740                           ;
;     -- Registered Connections               ; 9447                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 2722                           ;
;     -- hard_block:auto_generated_inst       ; 2722                 ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 1                    ; 1                              ;
;     -- Output Ports                         ; 11                   ; 3                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                             ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk50 ; 27    ; 2        ; 0            ; 7            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; arduino_io[0] ; 74    ; 5        ; 31           ; 1            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; arduino_io[1] ; 75    ; 5        ; 31           ; 1            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; arduino_io[2] ; 76    ; 5        ; 31           ; 1            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; arduino_io[3] ; 77    ; 5        ; 31           ; 1            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; arduino_io[4] ; 79    ; 5        ; 31           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; arduino_io[5] ; 81    ; 5        ; 31           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; arduino_io[6] ; 84    ; 5        ; 31           ; 6            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; arduino_io[7] ; 86    ; 5        ; 31           ; 6            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[0]        ; 132   ; 8        ; 6            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[1]        ; 134   ; 8        ; 6            ; 10           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[2]        ; 135   ; 8        ; 3            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; 16       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; 18       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; 19       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; 20       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; 126      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; 129      ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; 134      ; DIFFIO_RX_T22n, DIFFOUT_T22n, CRC_ERROR, Low_Speed ; Use as regular IO              ; led[1]              ; Dual Purpose Pin ;
; 136      ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; 138      ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1A       ; 8 / 8 ( 100 % ) ; 2.5V          ; --           ;
; 1B       ; 4 / 10 ( 40 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 7 ( 14 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 18 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 7 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 8 / 12 ( 67 % ) ; 2.5V          ; --           ;
; 6        ; 0 / 15 ( 0 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 7 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 7 / 17 ( 41 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; 1        ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 2        ;            ; --       ; VCCA6                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 3        ;            ;          ; ANAIN1                                         ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; REFGND                                         ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; ADC_VREF                                       ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 6        ; 0          ; 1A       ; ~ALTERA_ADC1IN1~                               ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; 7        ; 2          ; 1A       ; ~ALTERA_ADC1IN2~                               ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; 8        ; 4          ; 1A       ; ~ALTERA_ADC1IN3~                               ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; 9        ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 10       ; 6          ; 1A       ; ~ALTERA_ADC1IN4~                               ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; 11       ; 8          ; 1A       ; ~ALTERA_ADC1IN5~                               ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; 12       ; 10         ; 1A       ; ~ALTERA_ADC1IN6~                               ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; 13       ; 12         ; 1A       ; ~ALTERA_ADC1IN7~                               ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; 14       ; 14         ; 1A       ; ~ALTERA_ADC1IN8~                               ; input  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; 15       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 16       ; 20         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; 17       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 18       ; 22         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; 19       ; 24         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; 20       ; 26         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; 21       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 22       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 23       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 24       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 25       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 26       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 27       ; 38         ; 2        ; clk50                                          ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 28       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 29       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 30       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 31       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 32       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 34       ;            ; --       ; VCCA2                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 36       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 37       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 38       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 39       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 41       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 42       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 43       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 44       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 45       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 46       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 47       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 48       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 49       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 50       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 51       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 52       ; 78         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 53       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 54       ; 80         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 55       ; 84         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 56       ; 86         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 57       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 58       ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 59       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 60       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 61       ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 62       ; 102        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 63       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 64       ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 65       ; 110        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 66       ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 67       ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 68       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 69       ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 70       ; 118        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 71       ;            ; --       ; VCCA5                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 72       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 73       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 74       ; 121        ; 5        ; arduino_io[0]                                  ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 120        ; 5        ; arduino_io[1]                                  ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 123        ; 5        ; arduino_io[2]                                  ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 122        ; 5        ; arduino_io[3]                                  ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 79       ; 132        ; 5        ; arduino_io[4]                                  ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 80       ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 81       ; 134        ; 5        ; arduino_io[5]                                  ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 82       ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 84       ; 141        ; 5        ; arduino_io[6]                                  ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 143        ; 5        ; arduino_io[7]                                  ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 148        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 89       ; 150        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 90       ; 152        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 91       ; 154        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 92       ; 156        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 93       ; 158        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 94       ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 96       ; 172        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 97       ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 98       ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 176        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 177        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 178        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 102      ; 179        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 103      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 104      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 105      ; 188        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 106      ; 190        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA3                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 108      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 109      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 110      ; 192        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 111      ; 194        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 112      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 113      ; 202        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 114      ; 204        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 115      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 118      ; 212        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 119      ; 214        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 120      ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 121      ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 122      ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 123      ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 124      ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 125      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 126      ; 232        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 235        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 128      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 129      ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; 130      ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 131      ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 132      ; 240        ; 8        ; led[0]                                         ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 133      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 134      ; 242        ; 8        ; led[1]                                         ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 135      ; 243        ; 8        ; led[2]                                         ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; 137      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 138      ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 140      ; 248        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 141      ; 250        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 142      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 143      ;            ; --       ; VCCA4                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 144      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; EPAD     ;            ;          ; GND                                            ;        ;                       ;           ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                    ;
+-------------------------------+----------------------------------------------------------------+
; Name                          ; adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1|pll7 ;
+-------------------------------+----------------------------------------------------------------+
; SDC pin name                  ; u0|altpll_0|sd1|pll7                                           ;
; PLL mode                      ; Normal                                                         ;
; Compensate clock              ; clock0                                                         ;
; Compensated input/output pins ; --                                                             ;
; Switchover type               ; --                                                             ;
; Input frequency 0             ; 50.0 MHz                                                       ;
; Input frequency 1             ; --                                                             ;
; Nominal PFD frequency         ; 50.0 MHz                                                       ;
; Nominal VCO frequency         ; 600.0 MHz                                                      ;
; VCO post scale K counter      ; 2                                                              ;
; VCO frequency control         ; Auto                                                           ;
; VCO phase shift step          ; 208 ps                                                         ;
; VCO multiply                  ; --                                                             ;
; VCO divide                    ; --                                                             ;
; Freq min lock                 ; 25.0 MHz                                                       ;
; Freq max lock                 ; 54.18 MHz                                                      ;
; M VCO Tap                     ; 0                                                              ;
; M Initial                     ; 1                                                              ;
; M value                       ; 12                                                             ;
; N value                       ; 1                                                              ;
; Charge pump current           ; setting 1                                                      ;
; Loop filter resistance        ; setting 27                                                     ;
; Loop filter capacitance       ; setting 0                                                      ;
; Bandwidth                     ; 680 kHz to 980 kHz                                             ;
; Bandwidth type                ; Medium                                                         ;
; Real time reconfigurable      ; Off                                                            ;
; Scan chain MIF file           ; --                                                             ;
; Preserve PLL counter order    ; Off                                                            ;
; PLL location                  ; PLL_1                                                          ;
; Inclk0 signal                 ; clk50                                                          ;
; Inclk1 signal                 ; --                                                             ;
; Inclk0 signal type            ; Dedicated Pin                                                  ;
; Inclk1 signal type            ; --                                                             ;
+-------------------------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+
; Name                                                                       ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+
; adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1|wire_pll7_clk[0] ; clock0       ; 1    ; 5   ; 10.0 MHz         ; 0 (0 ps)    ; 0.75 (208 ps)    ; 50/50      ; C0      ; 60            ; 30/30 Even ; --            ; 1       ; 0       ; u0|altpll_0|sd1|pll7|clk[0] ;
; adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1|wire_pll7_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u0|altpll_0|sd1|pll7|clk[1] ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; led[0]        ; Incomplete set of assignments ;
; led[1]        ; Incomplete set of assignments ;
; led[2]        ; Incomplete set of assignments ;
; arduino_io[0] ; Incomplete set of assignments ;
; arduino_io[1] ; Incomplete set of assignments ;
; arduino_io[2] ; Incomplete set of assignments ;
; arduino_io[3] ; Incomplete set of assignments ;
; arduino_io[4] ; Incomplete set of assignments ;
; arduino_io[5] ; Incomplete set of assignments ;
; arduino_io[6] ; Incomplete set of assignments ;
; arduino_io[7] ; Incomplete set of assignments ;
; clk50         ; Incomplete set of assignments ;
+---------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                ; Entity Name                            ; Library Name ;
+---------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |cnn_vibration_monitor_10M08                                              ; 2751 (69)   ; 2651 (59)                 ; 0 (0)         ; 576         ; 10   ; 1          ; 46           ; 0       ; 23        ; 12   ; 0            ; 100 (10)     ; 1414 (29)         ; 1237 (29)        ; 0          ; |cnn_vibration_monitor_10M08                                                                                                                                                                                       ; cnn_vibration_monitor_10M08            ; work         ;
;    |adc:u0|                                                               ; 76 (0)      ; 63 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 25 (0)            ; 39 (0)           ; 0          ; |cnn_vibration_monitor_10M08|adc:u0                                                                                                                                                                                ; adc                                    ; adc          ;
;       |adc_altpll_0:altpll_0|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |cnn_vibration_monitor_10M08|adc:u0|adc_altpll_0:altpll_0                                                                                                                                                          ; adc_altpll_0                           ; adc          ;
;          |adc_altpll_0_altpll_6b92:sd1|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |cnn_vibration_monitor_10M08|adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1                                                                                                                             ; adc_altpll_0_altpll_6b92               ; adc          ;
;       |adc_modular_adc_0:modular_adc_0|                                   ; 76 (0)      ; 63 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 25 (0)            ; 39 (0)           ; 0          ; |cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0                                                                                                                                                ; adc_modular_adc_0                      ; adc          ;
;          |altera_modular_adc_control:control_internal|                    ; 76 (0)      ; 63 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 25 (0)            ; 39 (0)           ; 0          ; |cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                    ; altera_modular_adc_control             ; adc          ;
;             |altera_modular_adc_control_fsm:u_control_fsm|                ; 74 (71)     ; 63 (59)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 25 (24)           ; 39 (39)          ; 0          ; |cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                       ; altera_modular_adc_control_fsm         ; adc          ;
;                |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer        ; altera_std_synchronizer                ; work         ;
;                |altera_std_synchronizer:u_eoc_synchronizer|               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer            ; altera_std_synchronizer                ; work         ;
;             |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                          ; fiftyfivenm_adcblock_top_wrapper       ; adc          ;
;                |chsel_code_converter_sw_to_hw:decoder|                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                    ; chsel_code_converter_sw_to_hw          ; adc          ;
;                |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |cnn_vibration_monitor_10M08|adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ; fiftyfivenm_adcblock_primitive_wrapper ; adc          ;
;    |m08_cnn1d:cnn1d|                                                      ; 2607 (33)   ; 2529 (1)                  ; 0 (0)         ; 576         ; 10   ; 0          ; 46           ; 0       ; 23        ; 0    ; 0            ; 78 (28)      ; 1360 (0)          ; 1169 (5)         ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d                                                                                                                                                                       ; m08_cnn1d                              ; work         ;
;       |activation_layer:relu_layer|                                       ; 63 (0)      ; 63 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 60 (0)            ; 3 (0)            ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|activation_layer:relu_layer                                                                                                                                           ; activation_layer                       ; work         ;
;          |relu:RELU[0].relu|                                              ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 2 (2)            ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu                                                                                                                         ; relu                                   ; work         ;
;          |relu:RELU[1].relu|                                              ; 31 (31)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 1 (1)            ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[1].relu                                                                                                                         ; relu                                   ; work         ;
;       |adc2v:adc2v|                                                       ; 210 (42)    ; 209 (41)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 14           ; 0       ; 7         ; 0    ; 0            ; 1 (1)        ; 128 (40)          ; 81 (1)           ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|adc2v:adc2v                                                                                                                                                           ; adc2v                                  ; work         ;
;          |mult:scale_multiplier|                                          ; 78 (0)      ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 50 (0)            ; 28 (0)           ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier                                                                                                                                     ; mult                                   ; work         ;
;             |lpm_mult:lpm_mult_component|                                 ; 78 (0)      ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 50 (0)            ; 28 (0)           ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component                                                                                                         ; lpm_mult                               ; work         ;
;                |mult_0ms:auto_generated|                                  ; 78 (78)     ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 50 (50)           ; 28 (28)          ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated                                                                                 ; mult_0ms                               ; work         ;
;          |mult:voltage_multiplier|                                        ; 90 (0)      ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 38 (0)            ; 52 (0)           ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier                                                                                                                                   ; mult                                   ; work         ;
;             |lpm_mult:lpm_mult_component|                                 ; 90 (0)      ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 38 (0)            ; 52 (0)           ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component                                                                                                       ; lpm_mult                               ; work         ;
;                |mult_0ms:auto_generated|                                  ; 90 (90)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 38 (38)           ; 52 (52)          ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated                                                                               ; mult_0ms                               ; work         ;
;       |conv1d_layer:conv1d_layer|                                         ; 1257 (389)  ; 1237 (389)                ; 0 (0)         ; 384         ; 7    ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 20 (1)       ; 648 (195)         ; 589 (1)          ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer                                                                                                                                             ; conv1d_layer                           ; work         ;
;          |conv1d:CONVOLUTION_1D[0].conv1d|                                ; 726 (298)   ; 610 (197)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 19 (4)       ; 355 (161)         ; 352 (133)        ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d                                                                                                             ; conv1d                                 ; work         ;
;             |mult_reduce:multiply_reduce|                                 ; 221 (95)    ; 215 (89)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 6 (6)        ; 98 (32)           ; 117 (57)         ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce                                                                                 ; mult_reduce                            ; work         ;
;                |mult:multiplier|                                          ; 126 (0)     ; 126 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 66 (0)            ; 60 (0)           ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier                                                                 ; mult                                   ; work         ;
;                   |lpm_mult:lpm_mult_component|                           ; 126 (0)     ; 126 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 66 (0)            ; 60 (0)           ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component                                     ; lpm_mult                               ; work         ;
;                      |mult_0ms:auto_generated|                            ; 126 (126)   ; 126 (126)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 66 (66)           ; 60 (60)          ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated             ; mult_0ms                               ; work         ;
;             |p2s:parallel_to_serial|                                      ; 207 (207)   ; 198 (198)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 96 (96)           ; 102 (102)        ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial                                                                                      ; p2s                                    ; work         ;
;          |conv1d:CONVOLUTION_1D[1].conv1d|                                ; 334 (128)   ; 238 (32)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 98 (0)            ; 236 (128)        ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d                                                                                                             ; conv1d                                 ; work         ;
;             |mult_reduce:multiply_reduce|                                 ; 206 (80)    ; 206 (80)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 98 (32)           ; 108 (48)         ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce                                                                                 ; mult_reduce                            ; work         ;
;                |mult:multiplier|                                          ; 126 (0)     ; 126 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 66 (0)            ; 60 (0)           ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier                                                                 ; mult                                   ; work         ;
;                   |lpm_mult:lpm_mult_component|                           ; 126 (0)     ; 126 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 66 (0)            ; 60 (0)           ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component                                     ; lpm_mult                               ; work         ;
;                      |mult_0ms:auto_generated|                            ; 126 (126)   ; 126 (126)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 66 (66)           ; 60 (60)          ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated             ; mult_0ms                               ; work         ;
;          |sp_ram:conv1d_biases|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases                                                                                                                        ; sp_ram                                 ; work         ;
;             |altsyncram:altsyncram_component|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component                                                                                        ; altsyncram                             ; work         ;
;                |altsyncram_s2k1:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated                                                         ; altsyncram_s2k1                        ; work         ;
;          |sp_ram:conv1d_weights|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 320         ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights                                                                                                                       ; sp_ram                                 ; work         ;
;             |altsyncram:altsyncram_component|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 320         ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component                                                                                       ; altsyncram                             ; work         ;
;                |altsyncram_i8k1:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 320         ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component|altsyncram_i8k1:auto_generated                                                        ; altsyncram_i8k1                        ; work         ;
;       |gavgpool_layer:gavgpool_layer|                                     ; 229 (0)     ; 219 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 129 (0)           ; 90 (0)           ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer                                                                                                                                         ; gavgpool_layer                         ; work         ;
;          |gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|                    ; 121 (33)    ; 115 (33)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 65 (33)           ; 50 (0)           ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool                                                                                             ; gavgpool                               ; work         ;
;             |accum:accumulator|                                           ; 88 (88)     ; 82 (82)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 32 (32)           ; 50 (50)          ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator                                                                           ; accum                                  ; work         ;
;          |gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|                    ; 108 (34)    ; 104 (32)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 64 (32)           ; 40 (0)           ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool                                                                                             ; gavgpool                               ; work         ;
;             |accum:accumulator|                                           ; 74 (74)     ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 32 (32)           ; 40 (40)          ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator                                                                           ; accum                                  ; work         ;
;       |neuron_layer:neuron_layer|                                         ; 787 (190)   ; 777 (192)                 ; 0 (0)         ; 192         ; 4    ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 10 (0)       ; 383 (123)         ; 394 (4)          ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer                                                                                                                                             ; neuron_layer                           ; work         ;
;          |neuron:NEURONS[0].neuron|                                       ; 389 (67)    ; 347 (34)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 10 (1)       ; 163 (1)           ; 216 (65)         ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron                                                                                                                    ; neuron                                 ; work         ;
;             |mult_reduce:multiply_reduce|                                 ; 217 (91)    ; 213 (87)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 4 (4)        ; 98 (32)           ; 115 (55)         ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce                                                                                        ; mult_reduce                            ; work         ;
;                |mult:multiplier|                                          ; 126 (0)     ; 126 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 66 (0)            ; 60 (0)           ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier                                                                        ; mult                                   ; work         ;
;                   |lpm_mult:lpm_mult_component|                           ; 126 (0)     ; 126 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 66 (0)            ; 60 (0)           ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component                                            ; lpm_mult                               ; work         ;
;                      |mult_0ms:auto_generated|                            ; 126 (126)   ; 126 (126)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 66 (66)           ; 60 (60)          ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated                    ; mult_0ms                               ; work         ;
;             |p2s:parallel_to_serial|                                      ; 105 (105)   ; 100 (100)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 64 (64)           ; 36 (36)          ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial                                                                                             ; p2s                                    ; work         ;
;          |neuron:NEURONS[1].neuron|                                       ; 271 (64)    ; 238 (32)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 97 (0)            ; 174 (64)         ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron                                                                                                                    ; neuron                                 ; work         ;
;             |mult_reduce:multiply_reduce|                                 ; 207 (81)    ; 206 (80)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 97 (31)           ; 110 (50)         ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce                                                                                        ; mult_reduce                            ; work         ;
;                |mult:multiplier|                                          ; 126 (0)     ; 126 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 66 (0)            ; 60 (0)           ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier                                                                        ; mult                                   ; work         ;
;                   |lpm_mult:lpm_mult_component|                           ; 126 (0)     ; 126 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 66 (0)            ; 60 (0)           ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component                                            ; lpm_mult                               ; work         ;
;                      |mult_0ms:auto_generated|                            ; 126 (126)   ; 126 (126)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 66 (66)           ; 60 (60)          ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated                    ; mult_0ms                               ; work         ;
;          |sp_ram:neuron_biases|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases                                                                                                                        ; sp_ram                                 ; work         ;
;             |altsyncram:altsyncram_component|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component                                                                                        ; altsyncram                             ; work         ;
;                |altsyncram_umj1:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component|altsyncram_umj1:auto_generated                                                         ; altsyncram_umj1                        ; work         ;
;          |sp_ram:neuron_weights|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights                                                                                                                       ; sp_ram                                 ; work         ;
;             |altsyncram:altsyncram_component|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component                                                                                       ; altsyncram                             ; work         ;
;                |altsyncram_3rj1:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component|altsyncram_3rj1:auto_generated                                                        ; altsyncram_3rj1                        ; work         ;
;       |subsample:subsample|                                               ; 32 (32)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 12 (12)           ; 11 (11)          ; 0          ; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|subsample:subsample                                                                                                                                                   ; subsample                              ; work         ;
+---------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; led[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; arduino_io[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; arduino_io[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; arduino_io[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; arduino_io[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; arduino_io[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; arduino_io[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; arduino_io[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; arduino_io[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk50         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk50               ;                   ;         ;
+---------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                           ; Location           ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1|wire_pll7_clk[1]                                                                     ; PLL_1              ; 2717    ; Clock                                               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|arc_to_conv    ; LCCOMB_X15_Y21_N26 ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[0]~0 ; LCCOMB_X15_Y21_N0  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|load_dout~0    ; LCCOMB_X14_Y21_N0  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|load_rsp       ; LCCOMB_X14_Y21_N14 ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; clk50                                                                                                                                          ; PIN_27             ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; led[1]~1                                                                                                                                       ; LCCOMB_X12_Y21_N28 ; 29      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_data_out[21]~0                                                              ; LCCOMB_X16_Y12_N14 ; 31      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[1].relu|relu_data_out[22]~0                                                              ; LCCOMB_X18_Y12_N22 ; 31      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|adc2v:adc2v|adc_ready_in                                                                                                       ; LCCOMB_X18_Y14_N14 ; 184     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|adc2v:adc2v|unbiased[10]~0                                                                                                     ; LCCOMB_X23_Y11_N0  ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_data_out[29]~0                                                ; LCCOMB_X14_Y13_N24 ; 127     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|conv1d_kernel[2][12]~1                                               ; LCCOMB_X18_Y13_N30 ; 160     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|accumulator[46]~0                        ; LCCOMB_X23_Y9_N22  ; 99      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|accumulator[46]~1                        ; LCCOMB_X22_Y9_N22  ; 99      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_ready_in                     ; FF_X18_Y13_N21     ; 282     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult_reduce_valid_out~0                  ; LCCOMB_X22_Y9_N26  ; 65      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[3]~1                       ; LCCOMB_X22_Y9_N10  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|count[2]~4                                    ; LCCOMB_X14_Y13_N20 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[20]~3                          ; LCCOMB_X14_Y13_N22 ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[20]~4                          ; LCCOMB_X14_Y13_N4  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[0][18]~1                         ; LCCOMB_X14_Y13_N2  ; 160     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[2]~1                                                   ; LCCOMB_X22_Y9_N18  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|filter_select_d2[0]                                                                                  ; FF_X14_Y14_N9      ; 512     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accum_ready_in~4                   ; LCCOMB_X13_Y14_N4  ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator|accumulator[24]~0                  ; LCCOMB_X13_Y14_N2  ; 88      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|accum:accumulator|accumulator[24]~1                  ; LCCOMB_X13_Y14_N8  ; 88      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[1].gavgpool|gavgpool_data_out[24]~1                              ; LCCOMB_X14_Y14_N24 ; 65      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult_reduce_ready_in                            ; FF_X19_Y16_N31     ; 280     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult_reduce_valid_out~1                         ; LCCOMB_X19_Y16_N10 ; 65      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|valid_in_pipe[1]~1                              ; LCCOMB_X19_Y13_N18 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|neuron_data_out[29]~0                                                       ; LCCOMB_X14_Y14_N26 ; 65      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[0]~1                                  ; LCCOMB_X18_Y14_N0  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[0][18]~1                                ; LCCOMB_X18_Y14_N2  ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|accumulator[35]~0                               ; LCCOMB_X23_Y16_N4  ; 96      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|accumulator[35]~1                               ; LCCOMB_X24_Y17_N6  ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|subsample:subsample|count[6]~1                                                                                                 ; LCCOMB_X19_Y14_N0  ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|subsample:subsample|count[6]~2                                                                                                 ; LCCOMB_X18_Y14_N16 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; m08_cnn1d:cnn1d|subsample:subsample|subsample_valid_out~3                                                                                      ; LCCOMB_X18_Y14_N6  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                          ; FF_X18_Y13_N23     ; 790     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                  ;
+----------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                       ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1|wire_pll7_clk[1] ; PLL_1    ; 2717    ; 42                                   ; Global Clock         ; GCLK4            ; --                        ;
+----------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                         ;
+---------------------------------------------------------------+---------+
; Name                                                          ; Fan-Out ;
+---------------------------------------------------------------+---------+
; rst_n                                                         ; 790     ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|filter_select_d2[0] ; 512     ;
+---------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                      ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                            ; Location                                                                                   ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; Single Clock ; 2            ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 64   ; 2                           ; 32                          ; --                          ; --                          ; 64                  ; 2    ; ./../../test/weights/conv1d_biases_16I16F.hex  ; M9K_X26_Y19_N0, M9K_X26_Y12_N0                                                             ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component|altsyncram_i8k1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 2            ; 160          ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 320  ; 2                           ; 160                         ; --                          ; --                          ; 320                 ; 6    ; ./../../test/weights/conv1d_weights_16I16F.hex ; M9K_X26_Y12_N0, M9K_X26_Y6_N0, M9K_X26_Y5_N0, M9K_X26_Y8_N0, M9K_X26_Y10_N0, M9K_X26_Y9_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component|altsyncram_umj1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; Single Clock ; 1            ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 64   ; 1                           ; 64                          ; --                          ; --                          ; 64                  ; 2    ; ./../../test/weights/fc_biases_16I16F.hex      ; M9K_X26_Y15_N0, M9K_X26_Y11_N0                                                             ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component|altsyncram_3rj1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 2            ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 128  ; 2                           ; 64                          ; --                          ; --                          ; 128                 ; 2    ; ./../../test/weights/fc_weights_16I16F.hex     ; M9K_X26_Y16_N0, M9K_X26_Y19_N0                                                             ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component|altsyncram_umj1:auto_generated|ALTSYNCRAM                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1111111111111111101110000000111100000000000000000100011111100110) (43746) (18406) (47E6)    ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_weights|altsyncram:altsyncram_component|altsyncram_3rj1:auto_generated|ALTSYNCRAM                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000111110110000010111111111111111110000100110001011) (1335153669) (2147420555) (7FFF098B)    ;(1111111111111011001000001001110100000000000000111110110111100000) (-1334560096) (-2147226144) (-7-15-15-12-1-2-20)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_biases|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|ALTSYNCRAM                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11111111111111000011110111110100) (-741014) (-246284) (-3-12-20-12)    ;(11111111111011101111101110100110) (-4202132) (-1115226) (-1-10-4-5-10)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |cnn_vibration_monitor_10M08|m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|sp_ram:conv1d_weights|altsyncram:altsyncram_component|altsyncram_i8k1:auto_generated|ALTSYNCRAM                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000010000001000110000000000000000001000111011100100000000000000000010011111110100100000000000000000101101001111111100000000000000001011001001110101) (131165) (45685) (B275)    ;(1111111111111111100101111111000111111111111111111011011101011010000000000000000001001100010000010000000000000000111000101100101100000000000000010001001111000011) (211703) (70595) (113C3)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 48                ;
; Simple Multipliers (18-bit)           ; 23          ; 1                   ; 24                ;
; Embedded Multiplier Blocks            ; 23          ; --                  ; 24                ;
; Embedded Multiplier 9-bit elements    ; 46          ; 2                   ; 48                ;
; Signed Embedded Multipliers           ; 5           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 6           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 12          ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                   ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out6            ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult5        ;                            ; DSPMULT_X21_Y17_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out8            ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult7        ;                            ; DSPMULT_X21_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out4            ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult3        ;                            ; DSPMULT_X21_Y18_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out2            ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult1        ;                            ; DSPMULT_X21_Y19_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out6            ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult5        ;                            ; DSPMULT_X21_Y21_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out8            ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult7        ;                            ; DSPMULT_X21_Y20_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out4            ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult3        ;                            ; DSPMULT_X21_Y23_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out2            ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult1        ;                            ; DSPMULT_X21_Y22_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult5 ;                            ; DSPMULT_X21_Y2_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y1_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult7 ;                            ; DSPMULT_X21_Y1_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult3 ;                            ; DSPMULT_X21_Y4_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[1].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult1 ;                            ; DSPMULT_X21_Y3_N0  ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult5 ;                            ; DSPMULT_X21_Y5_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult7 ;                            ; DSPMULT_X21_Y8_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult3 ;                            ; DSPMULT_X21_Y6_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult1 ;                            ; DSPMULT_X21_Y7_N0  ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out6                                                                         ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult5                                                                     ;                            ; DSPMULT_X21_Y11_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out4                                                                         ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult3                                                                     ;                            ; DSPMULT_X21_Y9_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out2                                                                         ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|adc2v:adc2v|mult:scale_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult1                                                                     ;                            ; DSPMULT_X21_Y10_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out6                                                                       ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult5                                                                   ;                            ; DSPMULT_X21_Y13_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out4                                                                       ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult3                                                                   ;                            ; DSPMULT_X21_Y14_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out2                                                                       ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult1                                                                   ;                            ; DSPMULT_X21_Y15_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; m08_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out8                                                                       ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    m08_cnn1d:cnn1d|adc2v:adc2v|mult:voltage_multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_mult7                                                                   ;                            ; DSPMULT_X21_Y12_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 3,899 / 27,275 ( 14 % ) ;
; C16 interconnects     ; 5 / 1,240 ( < 1 % )     ;
; C4 interconnects      ; 1,812 / 20,832 ( 9 % )  ;
; Direct links          ; 692 / 27,275 ( 3 % )    ;
; Global clocks         ; 1 / 10 ( 10 % )         ;
; Local interconnects   ; 1,014 / 8,064 ( 13 % )  ;
; R24 interconnects     ; 9 / 1,320 ( < 1 % )     ;
; R4 interconnects      ; 2,352 / 28,560 ( 8 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.40) ; Number of LABs  (Total = 191) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 8                             ;
; 2                                           ; 1                             ;
; 3                                           ; 4                             ;
; 4                                           ; 2                             ;
; 5                                           ; 0                             ;
; 6                                           ; 0                             ;
; 7                                           ; 0                             ;
; 8                                           ; 0                             ;
; 9                                           ; 2                             ;
; 10                                          ; 1                             ;
; 11                                          ; 3                             ;
; 12                                          ; 6                             ;
; 13                                          ; 4                             ;
; 14                                          ; 6                             ;
; 15                                          ; 12                            ;
; 16                                          ; 142                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.34) ; Number of LABs  (Total = 191) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 6                             ;
; 1 Clock                            ; 187                           ;
; 1 Clock enable                     ; 143                           ;
; 1 Sync. clear                      ; 84                            ;
; 2 Clock enables                    ; 26                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 24.54) ; Number of LABs  (Total = 191) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 3                             ;
; 3                                            ; 2                             ;
; 4                                            ; 2                             ;
; 5                                            ; 0                             ;
; 6                                            ; 1                             ;
; 7                                            ; 2                             ;
; 8                                            ; 0                             ;
; 9                                            ; 0                             ;
; 10                                           ; 0                             ;
; 11                                           ; 0                             ;
; 12                                           ; 2                             ;
; 13                                           ; 0                             ;
; 14                                           ; 2                             ;
; 15                                           ; 5                             ;
; 16                                           ; 20                            ;
; 17                                           ; 6                             ;
; 18                                           ; 2                             ;
; 19                                           ; 1                             ;
; 20                                           ; 2                             ;
; 21                                           ; 1                             ;
; 22                                           ; 2                             ;
; 23                                           ; 6                             ;
; 24                                           ; 6                             ;
; 25                                           ; 4                             ;
; 26                                           ; 3                             ;
; 27                                           ; 11                            ;
; 28                                           ; 6                             ;
; 29                                           ; 2                             ;
; 30                                           ; 6                             ;
; 31                                           ; 15                            ;
; 32                                           ; 72                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.23) ; Number of LABs  (Total = 191) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 4                             ;
; 1                                                ; 10                            ;
; 2                                                ; 2                             ;
; 3                                                ; 4                             ;
; 4                                                ; 22                            ;
; 5                                                ; 8                             ;
; 6                                                ; 12                            ;
; 7                                                ; 2                             ;
; 8                                                ; 13                            ;
; 9                                                ; 9                             ;
; 10                                               ; 9                             ;
; 11                                               ; 10                            ;
; 12                                               ; 2                             ;
; 13                                               ; 8                             ;
; 14                                               ; 3                             ;
; 15                                               ; 15                            ;
; 16                                               ; 53                            ;
; 17                                               ; 5                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.99) ; Number of LABs  (Total = 191) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 6                             ;
; 4                                            ; 5                             ;
; 5                                            ; 5                             ;
; 6                                            ; 4                             ;
; 7                                            ; 10                            ;
; 8                                            ; 2                             ;
; 9                                            ; 4                             ;
; 10                                           ; 6                             ;
; 11                                           ; 12                            ;
; 12                                           ; 6                             ;
; 13                                           ; 6                             ;
; 14                                           ; 6                             ;
; 15                                           ; 12                            ;
; 16                                           ; 7                             ;
; 17                                           ; 11                            ;
; 18                                           ; 11                            ;
; 19                                           ; 13                            ;
; 20                                           ; 23                            ;
; 21                                           ; 4                             ;
; 22                                           ; 1                             ;
; 23                                           ; 0                             ;
; 24                                           ; 1                             ;
; 25                                           ; 1                             ;
; 26                                           ; 0                             ;
; 27                                           ; 0                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 1                             ;
; 31                                           ; 0                             ;
; 32                                           ; 4                             ;
; 33                                           ; 12                            ;
; 34                                           ; 4                             ;
; 35                                           ; 4                             ;
; 36                                           ; 4                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 12        ; 0            ; 12        ; 0            ; 0            ; 12        ; 12        ; 0            ; 12        ; 12        ; 0            ; 11           ; 0            ; 0            ; 1            ; 0            ; 11           ; 1            ; 0            ; 0            ; 0            ; 11           ; 0            ; 0            ; 0            ; 0            ; 0            ; 12        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 12           ; 0         ; 12           ; 12           ; 0         ; 0         ; 12           ; 0         ; 0         ; 12           ; 1            ; 12           ; 12           ; 11           ; 12           ; 1            ; 11           ; 12           ; 12           ; 12           ; 1            ; 12           ; 12           ; 12           ; 12           ; 12           ; 0         ; 12           ; 12           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; led[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; arduino_io[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; arduino_io[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; arduino_io[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; arduino_io[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; arduino_io[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; arduino_io[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; arduino_io[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; arduino_io[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk50              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                 ;
+-----------------------------+-----------------------------+-------------------+
; Source Clock(s)             ; Destination Clock(s)        ; Delay Added in ns ;
+-----------------------------+-----------------------------+-------------------+
; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 3.6               ;
+-----------------------------+-----------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                              ; Destination Register                                                                                                                                                              ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6]                                                 ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_TSEN                            ; 0.050             ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                              ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                               ; 0.050             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                                       ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                            ; 0.050             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                                       ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                            ; 0.050             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                                       ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                            ; 0.050             ;
; m08_cnn1d:cnn1d|gavgpool_layer:gavgpool_layer|gavgpool:GLOBAL_AVERAGE_POOLING[0].gavgpool|accum:accumulator|accum_ready_in                                                                   ; m08_cnn1d:cnn1d|activation_layer:relu_layer|relu:RELU[0].relu|relu_valid_out                                                                                                      ; 0.050             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|valid_in_pipe[0]                                                                              ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                                   ; 0.050             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|valid_in_pipe[1]                                                                              ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                                   ; 0.050             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|valid_in_pipe[2]                                                                              ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|valid_in_pipe[3]                                                                   ; 0.050             ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0]       ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0]                                          ; 0.049             ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN                                            ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_TSEN                            ; 0.044             ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[7]                                                 ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[7]                                      ; 0.044             ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                          ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0]                                          ; 0.044             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|mult_reduce_ready_in                                                                          ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|mult_reduce:multiply_reduce|count[0]                                                                           ; 0.044             ;
; cnn_ready_out                                                                                                                                                                                ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                               ; 0.044             ;
; rst_n                                                                                                                                                                                        ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|state[0]                                                                         ; 0.044             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][18]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[18]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][19]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[19]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][20]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[20]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][21]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[21]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][22]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[22]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][23]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[23]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][24]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[24]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][25]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[25]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][26]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[26]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][27]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[27]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][28]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[28]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][29]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[29]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][30]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[30]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][31]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[31]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][0]                                                                                 ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[0]                                                                       ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][2]                                                                                 ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[2]                                                                       ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][4]                                                                                 ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[4]                                                                       ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][5]                                                                                 ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[5]                                                                       ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][6]                                                                                 ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[6]                                                                       ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][7]                                                                                 ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[7]                                                                       ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][8]                                                                                 ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[8]                                                                       ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][9]                                                                                 ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[9]                                                                       ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][10]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[10]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][11]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[11]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][12]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[12]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][13]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[13]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][14]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[14]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][15]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[15]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][16]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[16]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|parallel_reg[1][17]                                                                                ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[0].neuron|p2s:parallel_to_serial|p2s_serial_out[17]                                                                      ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][18]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[18]                                                               ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][22]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[22]                                                               ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][23]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[23]                                                               ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][24]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[24]                                                               ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][25]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[25]                                                               ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][27]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[27]                                                               ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][28]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[28]                                                               ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][29]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[29]                                                               ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][30]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[30]                                                               ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][31]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[31]                                                               ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][1]                                                                          ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[1]                                                                ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][2]                                                                          ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[2]                                                                ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][3]                                                                          ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[3]                                                                ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][4]                                                                          ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[4]                                                                ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][5]                                                                          ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[5]                                                                ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][6]                                                                          ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[6]                                                                ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][7]                                                                          ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[7]                                                                ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][8]                                                                          ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[8]                                                                ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][9]                                                                          ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[9]                                                                ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][10]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[10]                                                               ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][11]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[11]                                                               ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][12]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[12]                                                               ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][13]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[13]                                                               ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][14]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[14]                                                               ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][15]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[15]                                                               ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][16]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[16]                                                               ; 0.043             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|parallel_reg[4][17]                                                                         ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|p2s:parallel_to_serial|p2s_serial_out[17]                                                               ; 0.043             ;
; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp                                              ; adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend                                              ; 0.042             ;
; m08_cnn1d:cnn1d|subsample:subsample|count[8]                                                                                                                                                 ; m08_cnn1d:cnn1d|subsample:subsample|count[8]                                                                                                                                      ; 0.039             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[2]                                                                                                   ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|weight_select[0]                                                                                        ; 0.021             ;
; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out6~DATAOUT29        ; m08_cnn1d:cnn1d|neuron_layer:neuron_layer|neuron:NEURONS[1].neuron|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe134        ; 0.011             ;
; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|mac_out6~DATAOUT29 ; m08_cnn1d:cnn1d|conv1d_layer:conv1d_layer|conv1d:CONVOLUTION_1D[0].conv1d|mult_reduce:multiply_reduce|mult:multiplier|lpm_mult:lpm_mult_component|mult_0ms:auto_generated|dffe134 ; 0.011             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 78 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): Aggressive Power optimization mode selected -- dynamic power will be prioritized at the potential cost of reduced timing performance and increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (119006): Selected device 10M08SAE144I7G for design "cnn_vibration_monior_10M08"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (15535): Implemented PLL "adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1|pll7" as MAX 10 PLL type File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/adc_altpll_0.v Line: 151
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1|wire_pll7_clk[0] port File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/adc_altpll_0.v Line: 151
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1|wire_pll7_clk[1] port File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/adc_altpll_0.v Line: 151
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "m08_cnn1d:cnn1d|neuron_layer:neuron_layer|sp_ram:neuron_biases|altsyncram:altsyncram_component|altsyncram_umj1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SAE144A7G is compatible
    Info (176445): Device 10M08SAE144I7P is compatible
    Info (176445): Device 10M04SAE144A7G is compatible
    Info (176445): Device 10M04SAE144I7G is compatible
    Info (176445): Device 10M16SAE144A7G is compatible
    Info (176445): Device 10M16SAE144I7G is compatible
    Info (176445): Device 10M25SAE144A7G is compatible
    Info (176445): Device 10M25SAE144I7G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location 16
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location 18
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location 19
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location 20
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location 129
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location 136
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location 138
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ADC1IN1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_ADC1IN2~ is reserved at location 7
    Info (169125): Pin ~ALTERA_ADC1IN3~ is reserved at location 8
    Info (169125): Pin ~ALTERA_ADC1IN4~ is reserved at location 10
    Info (169125): Pin ~ALTERA_ADC1IN5~ is reserved at location 11
    Info (169125): Pin ~ALTERA_ADC1IN6~ is reserved at location 12
    Info (169125): Pin ~ALTERA_ADC1IN7~ is reserved at location 13
    Info (169125): Pin ~ALTERA_ADC1IN8~ is reserved at location 14
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'cnn_vibration_monior_10M08.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at cnn_vibration_monior_10M08.sdc(3): led could not be matched with a port File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monior_10M08.sdc Line: 3
Warning (332049): Ignored set_false_path at cnn_vibration_monior_10M08.sdc(3): Argument <to> is an empty collection File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monior_10M08.sdc Line: 3
    Info (332050): set_false_path -from {m10_cnn1d:cnn1d|cnn_condition} -to [get_ports {led}] File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monior_10M08.sdc Line: 3
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[0]} {u0|altpll_0|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[1]} {u0|altpll_0|sd1|pll7|clk[1]}
Info (332104): Reading SDC File: 'c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m08/db/ip/adc/submodules/altera_modular_adc_control.sdc'
Info (332104): Reading SDC File: 'c:/users/harry/onedrive - university of bath/vibeai/1dcnn/quartus/cnn_vibration_monitor_example_design_10m08/db/ip/adc/submodules/altera_reset_controller.sdc'
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance|clkin_from_pll_c0  to: adc:u0|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|eoc
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000        clk50
    Info (332111):  100.000 u0|altpll_0|sd1|pll7|clk[0]
    Info (332111):   10.000 u0|altpll_0|sd1|pll7|clk[1]
Info (176353): Automatically promoted node adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1|wire_pll7_clk[1] (placed in counter C1 of PLL_1) File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/adc_altpll_0.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (223000): Starting Vectorless Power Activity Estimation
Info (223001): Completed Vectorless Power Activity Estimation
Warning (15058): PLL "adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1|pll7" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/adc_altpll_0.v Line: 151
Warning (15064): PLL "adc:u0|adc_altpll_0:altpll_0|adc_altpll_0_altpll_6b92:sd1|pll7" output port clk[1] feeds output pin "arduino_io[0]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/adc_altpll_0.v Line: 151
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (223000): Starting Vectorless Power Activity Estimation
Info (223001): Completed Vectorless Power Activity Estimation
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:20
Info (170193): Fitter routing operations beginning
Info (223000): Starting Vectorless Power Activity Estimation
Info (223001): Completed Vectorless Power Activity Estimation
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during the Fitter is 5.82 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:06
Critical Warning (16248): Pin led[2] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv Line: 74
Critical Warning (16248): Pin led[0] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv Line: 136
Critical Warning (16248): Pin led[1] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv Line: 136
Info (144001): Generated suppressed messages file C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/output_files/cnn_vibration_monior_10M08.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 6047 megabytes
    Info: Processing ended: Tue May  6 09:31:30 2025
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:29


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/output_files/cnn_vibration_monior_10M08.fit.smsg.


