#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds.exe
#OS: Windows 10 10.0.16299
#Hostname: DESKTOP-AF63KB8
Generated by Fabric Compiler (version 2020.3 build 62942) at Thu Jul 28 10:12:56 2022
Compiling architecture definition.
Process exit normally.
Process exit normally.
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from translate DB.
Saving design to DB.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG676'.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_in_nreset lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_nreset lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_scl lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_sda lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 304)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 254)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 244)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 239)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 234)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 229)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 219)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 214)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 209)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 299)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 204)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 199)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 194)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 189)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 279)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 274)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 259)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 377)] | Port vin_de has been placed at location F22, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 387)] | Port vin_vs has been placed at location H26, whose type is share pin.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_clk lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[0] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[10] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[11] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[12] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[13] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[14] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[15] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[16] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[17] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[18] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[19] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[1] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[20] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[21] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[22] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[23] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[2] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[3] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[4] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[5] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[6] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[7] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[8] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[9] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_de lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_hs lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_vs lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500}
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500} successfully.
Open UCE successfully.
Open IP Compiler ...
Compiling architecture definition.
Process exit normally.
Customize IP 'E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.idf' ...
C: Flow-2008: IP file modified: "E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.idf". 
Compiling architecture definition.
Process exit normally.
I: Flow-6004: Design file modified: "E:/axp100/demo/hdmi_loop/source/hdmi_loop.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Thu Jul 28 10:19:17 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Analyzing module hdmi_loop (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Analyzing module lut_hdmi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 21)] Analyzing module sys_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v successfully.
 0.004258s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "hdmi_loop" is set as top module.
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Elaborating module hdmi_loop
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17017)] Elaborating module GTP_INBUFGDS
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 21)] Elaborating module sys_pll
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 2583)] Elaborating module GTP_GPLL
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Elaborating module i2c_config
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Elaborating module i2c_master_top
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Elaborating module i2c_master_byte_ctrl
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Elaborating module i2c_master_bit_ctrl
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
W: Directive full_case is effective
W: Directive full_case is effective
W: Verilog-2036: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 130)] Net i2c_read_req connected to input port of module instance has no driver, tie it to 0
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Elaborating module lut_hdmi
Executing : rtl-elaborate successfully.
 0.018656s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.8%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.006348s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (246.1%)
Start rtl-infer.
Executing : rtl-infer successfully.
 0.162770s wall, 0.062500s user + 0.093750s system = 0.156250s CPU (96.0%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004433s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.022716s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (137.6%)
Start FSM inference.
I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 4
Input nets: N17 i2c_write_req_ack 
S0(000)-->S1(001): xx
S1(001)-->S2(010): 1x
S3(011)-->S3(011): xx
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1
S1(001)-->S3(011): 0x
S3(011)-->S3(011): 0x

I: FSM c_state[4:0]_fsm[4:0] inferred.
FSM c_state[4:0]_fsm[4:0] STG:
Number of reachable states: 6
Input nets: N36 cnt_done core_ack go read start stop write 
S0(00000)-->S1(00001): 0xx1x1xx
S0(00000)-->S2(00010): 0xx110xx
S0(00000)-->S3(00100): 0xx100x1
S0(00000)-->S5(10000): 0xx100x0
S1(00001)-->S2(00010): 0x1x1xxx
S1(00001)-->S3(00100): 0x1x0xxx
S2(00010)-->S2(00010): 001xxxxx
S2(00010)-->S4(01000): 011xxxxx
S3(00100)-->S3(00100): 001xxxxx
S3(00100)-->S4(01000): 011xxxxx
S4(01000)-->S0(00000): xx1xxx0x
S4(01000)-->S5(10000): 0x1xxx1x
S5(10000)-->S0(00000): xx1xxxxx
S0(00000)-->S0(00000): 1xxxxxxx
S1(00001)-->S0(00000): 1xxxxxxx
S2(00010)-->S0(00000): 1xxxxxxx
S3(00100)-->S0(00000): 1xxxxxxx
S4(01000)-->S0(00000): 1xxxxxxx
S5(10000)-->S0(00000): 1xxxxxxx

I: FSM c_state[17:0]_fsm[17:0] inferred.
FSM c_state[17:0]_fsm[17:0] STG:
Number of reachable states: 18
Input nets: N114 N208 N229 N232 N234 
S0(000000000000000000)-->S1(000000000000000001): 0x1xx
S0(000000000000000000)-->S6(000000000000100000): 01xxx
S0(000000000000000000)-->S10(000000001000000000): 0xxx1
S0(000000000000000000)-->S14(000010000000000000): 0xx1x
S1(000000000000000001)-->S2(000000000000000010): 0xxxx
S2(000000000000000010)-->S3(000000000000000100): 0xxxx
S3(000000000000000100)-->S4(000000000000001000): 0xxxx
S4(000000000000001000)-->S5(000000000000010000): 0xxxx
S5(000000000000010000)-->S0(000000000000000000): xxxxx
S6(000000000000100000)-->S7(000000000001000000): 0xxxx
S7(000000000001000000)-->S8(000000000010000000): 0xxxx
S8(000000000010000000)-->S9(000000000100000000): 0xxxx
S9(000000000100000000)-->S0(000000000000000000): xxxxx
S10(000000001000000000)-->S11(000000010000000000): 0xxxx
S11(000000010000000000)-->S12(000000100000000000): 0xxxx
S12(000000100000000000)-->S13(000001000000000000): 0xxxx
S13(000001000000000000)-->S0(000000000000000000): xxxxx
S14(000010000000000000)-->S15(000100000000000000): 0xxxx
S15(000100000000000000)-->S16(001000000000000000): 0xxxx
S16(001000000000000000)-->S17(010000000000000000): 0xxxx
S17(010000000000000000)-->S0(000000000000000000): xxxxx
S0(000000000000000000)-->S0(000000000000000000): x0000
S17(010000000000000000)-->S0(000000000000000000): x0000
S0(000000000000000000)-->S0(000000000000000000): 1xxxx
S1(000000000000000001)-->S0(000000000000000000): 1xxxx
S2(000000000000000010)-->S0(000000000000000000): 1xxxx
S3(000000000000000100)-->S0(000000000000000000): 1xxxx
S4(000000000000001000)-->S0(000000000000000000): 1xxxx
S5(000000000000010000)-->S0(000000000000000000): 1xxxx
S6(000000000000100000)-->S0(000000000000000000): 1xxxx
S7(000000000001000000)-->S0(000000000000000000): 1xxxx
S8(000000000010000000)-->S0(000000000000000000): 1xxxx
S9(000000000100000000)-->S0(000000000000000000): 1xxxx
S10(000000001000000000)-->S0(000000000000000000): 1xxxx
S11(000000010000000000)-->S0(000000000000000000): 1xxxx
S12(000000100000000000)-->S0(000000000000000000): 1xxxx
S13(000001000000000000)-->S0(000000000000000000): 1xxxx
S14(000010000000000000)-->S0(000000000000000000): 1xxxx
S15(000100000000000000)-->S0(000000000000000000): 1xxxx
S16(001000000000000000)-->S0(000000000000000000): 1xxxx
S17(010000000000000000)-->S0(000000000000000000): 1xxxx

Executing : FSM inference successfully.
 0.090104s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (104.0%)
Start sdm2adm.
I: Constant propagation done on N264 (bmsWIDEMUX).
I: Constant propagation done on N263 (bmsWIDEMUX).
I: Constant propagation done on N265 (bmsWIDEMUX).
I: Constant propagation done on N288 (bmsWIDEMUX).
I: Constant propagation done on N297 (bmsWIDEMUX).
I: Constant propagation done on N266 (bmsWIDEMUX).
I: Constant propagation done on N299 (bmsWIDEMUX).
I: Constant propagation done on N268 (bmsWIDEMUX).
I: Constant propagation done on N272 (bmsWIDEMUX).
I: Constant propagation done on N273 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.026144s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.8%)
Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 1.063 sec
Current time: Thu Jul 28 10:19:18 2022
Action compile: Peak memory pool usage is 65,429,504 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Jul 28 10:19:18 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 133815

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'FBG676'.
Building architecture floorplan logic view.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500}
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500} successfully.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_in_nreset lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_nreset lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_scl lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_sda lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 304)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 254)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 244)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 239)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 234)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 229)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 219)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 214)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 209)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 299)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 204)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 199)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 194)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 189)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 279)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 274)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 259)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 377)] | Port vin_de has been placed at location F22, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 387)] | Port vin_vs has been placed at location H26, whose type is share pin.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_clk lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[0] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[10] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[11] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[12] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[13] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[14] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[15] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[16] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[17] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[18] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[19] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[1] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[20] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[21] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[22] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[23] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[2] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[3] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[4] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[5] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[6] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[7] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[8] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[9] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_de lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_hs lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_vs lack of slew, output port and inout port had better set slew value, the default value is FAST.
Constraint check end.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add successfully.
Start pre-mapping.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  i2c_config_m0/state[2] i2c_config_m0/state[1] i2c_config_m0/state[0]
I: to  i2c_config_m0/state_3 i2c_config_m0/state_2 i2c_config_m0/state_1 i2c_config_m0/state_0
I: 000 => 0001
I: 001 => 0010
I: 010 => 0100
I: 011 => 1000
I: Encoding type of FSM 'c_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state[4:0]_fsm[4:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0
I: 00000 => 000001
I: 00001 => 000010
I: 00010 => 000100
I: 00100 => 001000
I: 01000 => 010000
I: 10000 => 100000
I: Encoding type of FSM 'c_state[17:0]_fsm[17:0]' is: onehot.
I: Encoding table of FSM 'c_state[17:0]_fsm[17:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[17] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[16] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[15] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[14] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[13] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[10] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[6] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[5] i2c_config_m0/i2c_master_top_m0/byte_control
ler/bit_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_control
ler/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0
I: 000000000000000000 => 000000000000000001
I: 000000000000000001 => 000000000000000010
I: 000000000000000010 => 000000000000000100
I: 000000000000000100 => 000000000000001000
I: 000000000000001000 => 000000000000010000
I: 000000000000010000 => 000000000000100000
I: 000000000000100000 => 000000000001000000
I: 000000000001000000 => 000000000010000000
I: 000000000010000000 => 000000000100000000
I: 000000000100000000 => 000000001000000000
I: 000000001000000000 => 000000010000000000
I: 000000010000000000 => 000000100000000000
I: 000000100000000000 => 000001000000000000
I: 000001000000000000 => 000010000000000000
I: 000010000000000000 => 000100000000000000
I: 000100000000000000 => 001000000000000000
I: 001000000000000000 => 010000000000000000
I: 010000000000000000 => 100000000000000000
I: Removed bmsWIDEDFFCPE inst sda_chk that is redundant to c_state_17
Executing : pre-mapping successfully.
 0.027417s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.0%)
Start mod-gen.
W: Public-4008: Instance 'byte_controller/bit_controller/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'byte_controller/bit_controller/sta_condition' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_master_top_m0/i2c_read_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_config_m0/error' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_config_m0/i2c_master_top_m0/error' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N16 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N57 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N14 (bmsWIDEINV).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N254[0] (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N254[1] (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255[0] (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255[1] (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/rstinv (bmsINV).
Executing : mod-gen successfully.
 0.110772s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.7%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.323438s wall, 1.281250s user + 0.046875s system = 1.328125s CPU (100.4%)
Start tech-mapping phase 1.
I: Removed GTP_DFF_CE inst i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[0] that is redundant to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1
Executing : tech-mapping phase 1 successfully.
 0.012271s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (127.3%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 0.993320s wall, 0.921875s user + 0.062500s system = 0.984375s CPU (99.1%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.048432s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (129.0%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.025955s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.2%)

Cell Usage:
GTP_DFF                       3 uses
GTP_DFF_C                    45 uses
GTP_DFF_CE                   65 uses
GTP_DFF_P                     7 uses
GTP_DFF_PE                    9 uses
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT3                      5 uses
GTP_LUT4                     14 uses
GTP_LUT5                     24 uses
GTP_LUT6                     45 uses
GTP_LUT6CARRY                40 uses
GTP_LUT6D                    20 uses
GTP_MUX2LUT7                  2 uses

I/O ports: 62
GTP_INBUF                  29 uses
GTP_INBUFGDS                1 use
GTP_IOBUF                   2 uses
GTP_OUTBUF                 30 uses

Mapping Summary:
Total LUTs: 148 of 66600 (0.22%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 148
Total Registers: 129 of 133200 (0.10%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 63 of 300 (21.00%)


Number of unique control sets : 10
  CLK(clk_50m)                                     : 3
  CLK(clk_50m), C(~nt_rst_n)                       : 17
  CLK(clk_50m), CP(~nt_rst_n)                      : 35
      CLK(clk_50m), C(~nt_rst_n)                   : 28
      CLK(clk_50m), P(~nt_rst_n)                   : 7
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.N67)           : 4
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.N67)  : 3
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.N67)  : 1
  CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N259)    : 6
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)      : 9
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)   : 8
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)   : 1
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0._N6)      : 10
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N149)       : 11
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251)    : 16
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)         : 18
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)      : 17
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)      : 1


Number of DFF:CE Signals : 7
  i2c_config_m0.N67(from GTP_LUT5:Z)               : 4
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N259(from GTP_LUT6:Z)       : 6
  i2c_config_m0.i2c_master_top_m0.byte_controller.N163(from GTP_LUT5:Z)    : 9
  i2c_config_m0._N6(from GTP_LUT6:Z)               : 10
  i2c_config_m0.i2c_master_top_m0.byte_controller.N149(from GTP_LUT6D:Z)   : 11
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251(from GTP_LUT5:Z)       : 16
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276(from GTP_LUT6D:Z)      : 18

Number of DFF:CLK Signals : 1
  clk_50m(from GTP_GPLL:CLKOUT0)                   : 129

Number of DFF:CP Signals : 2
  ~nt_rst_n(from GTP_INV:Z)                        : 31
  ~nt_rst_n(from GTP_INV:Z)                        : 95

Design 'hdmi_loop' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to hdmi_loop_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)    129           0  {sys_pll_m0/u_gpll/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     311.042 MHz         20.000          3.215         16.785
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.785       0.000              0            199
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.604       0.000              0            199
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0            129
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]/CE (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=129)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)

                                   tco                   0.203       5.014 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.455       5.469         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/I0 (GTP_LUT4)
                                   td                    0.185       5.654 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/Z (GTP_LUT4)
                                   net (fanout=1)        0.372       6.026         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N646
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       6.122 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.407       6.529         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N649
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6)
                                   td                    0.074       6.603 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6)
                                   net (fanout=1)        0.372       6.975         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/I4 (GTP_LUT5)
                                   td                    0.096       7.071 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/Z (GTP_LUT5)
                                   net (fanout=16)       0.579       7.650         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.650         Logic Levels: 4  
                                                                                   Logic: 0.654ns(23.036%), Route: 2.185ns(76.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252      22.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=129)      2.420      24.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.811                          
 clock uncertainty                                      -0.150      24.661                          

 Setup time                                             -0.226      24.435                          

 Data required time                                                 24.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.435                          
 Data arrival time                                                  -7.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.785                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/CE (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=129)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)

                                   tco                   0.203       5.014 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.455       5.469         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/I0 (GTP_LUT4)
                                   td                    0.185       5.654 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/Z (GTP_LUT4)
                                   net (fanout=1)        0.372       6.026         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N646
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       6.122 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.407       6.529         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N649
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6)
                                   td                    0.074       6.603 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6)
                                   net (fanout=1)        0.372       6.975         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/I4 (GTP_LUT5)
                                   td                    0.096       7.071 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/Z (GTP_LUT5)
                                   net (fanout=16)       0.579       7.650         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.650         Logic Levels: 4  
                                                                                   Logic: 0.654ns(23.036%), Route: 2.185ns(76.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252      22.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=129)      2.420      24.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.811                          
 clock uncertainty                                      -0.150      24.661                          

 Setup time                                             -0.226      24.435                          

 Data required time                                                 24.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.435                          
 Data arrival time                                                  -7.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.785                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=129)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)

                                   tco                   0.203       5.014 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.455       5.469         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/I0 (GTP_LUT4)
                                   td                    0.185       5.654 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/Z (GTP_LUT4)
                                   net (fanout=1)        0.372       6.026         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N646
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       6.122 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.407       6.529         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N649
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6)
                                   td                    0.074       6.603 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6)
                                   net (fanout=1)        0.372       6.975         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/I4 (GTP_LUT5)
                                   td                    0.096       7.071 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/Z (GTP_LUT5)
                                   net (fanout=16)       0.579       7.650         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.650         Logic Levels: 4  
                                                                                   Logic: 0.654ns(23.036%), Route: 2.185ns(76.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252      22.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=129)      2.420      24.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.811                          
 clock uncertainty                                      -0.150      24.661                          

 Setup time                                             -0.226      24.435                          

 Data required time                                                 24.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.435                          
 Data arrival time                                                  -7.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.785                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/D (GTP_DFF_PE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=129)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.996 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.375       5.371         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/D (GTP_DFF_PE)

 Data arrival time                                                   5.371         Logic Levels: 0  
                                                                                   Logic: 0.185ns(33.036%), Route: 0.375ns(66.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=129)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.811                          
 clock uncertainty                                       0.000       4.811                          

 Hold time                                              -0.044       4.767                          

 Data required time                                                  4.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.767                          
 Data arrival time                                                  -5.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.604                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=129)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.996 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.375       5.371         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255 [1]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.371         Logic Levels: 0  
                                                                                   Logic: 0.185ns(33.036%), Route: 0.375ns(66.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=129)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.811                          
 clock uncertainty                                       0.000       4.811                          

 Hold time                                              -0.044       4.767                          

 Data required time                                                  4.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.767                          
 Data arrival time                                                  -5.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.604                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=129)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.996 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.375       5.371         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N254 [1]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.371         Logic Levels: 0  
                                                                                   Logic: 0.185ns(33.036%), Route: 0.375ns(66.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=129)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.811                          
 clock uncertainty                                       0.000       4.811                          

 Hold time                                              -0.044       4.767                          

 Data required time                                                  4.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.767                          
 Data arrival time                                                  -5.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.604                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=129)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)

                                   tco                   0.203       5.014 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/Q (GTP_DFF_P)
                                   net (fanout=7)        0.000       5.014         i2c_config_m0/scl_padoen_o
                                                                                   i2c_config_m0.i2c_scl_tri/T (GTP_IOBUF)
                                   tse                   3.493       8.507 f       i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       8.507         nt_hdmi_scl      
 hdmi_scl                                                                  f       hdmi_scl (port)  

 Data arrival time                                                   8.507         Logic Levels: 1  
                                                                                   Logic: 3.696ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/CLK (GTP_DFF_P)
Endpoint    : hdmi_sda (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=129)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/CLK (GTP_DFF_P)

                                   tco                   0.203       5.014 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/Q (GTP_DFF_P)
                                   net (fanout=3)        0.000       5.014         i2c_config_m0/sda_padoen_o
                                                                                   i2c_config_m0.i2c_sda_tri/T (GTP_IOBUF)
                                   tse                   3.493       8.507 f       i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       8.507         nt_hdmi_sda      
 hdmi_sda                                                                  f       hdmi_sda (port)  

 Data arrival time                                                   8.507         Logic Levels: 1  
                                                                                   Logic: 3.696ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : hdmi_in_nreset (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=5)        1.723       2.584         nt_rst_n         
                                                                                   hdmi_in_nreset_obuf/I (GTP_OUTBUF)
                                   td                    3.966       6.550 f       hdmi_in_nreset_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.550         hdmi_in_nreset   
 hdmi_in_nreset                                                            f       hdmi_in_nreset (port)

 Data arrival time                                                   6.550         Logic Levels: 2  
                                                                                   Logic: 4.827ns(73.695%), Route: 1.723ns(26.305%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_sda                                                0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_sda      
                                                                                   i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N1              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_scl                                                0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_scl      
                                                                                   i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_scl_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N0              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/P (GTP_DFF_P)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=5)        0.000       0.861         nt_rst_n         
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/N12/I (GTP_INV)
                                   td                    0.000       0.861 r       i2c_config_m0/i2c_master_top_m0/byte_controller/N12/Z (GTP_INV)
                                   net (fanout=95)       1.723       2.584         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N0
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/P (GTP_DFF_P)

 Data arrival time                                                   2.584         Logic Levels: 2  
                                                                                   Logic: 0.861ns(33.320%), Route: 1.723ns(66.680%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 10.000 sec
Action synthesize: CPU time elapsed is 9.078 sec
Current time: Thu Jul 28 10:19:27 2022
Action synthesize: Peak memory pool usage is 264,679,424 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Jul 28 10:19:30 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG676'.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 133815

Flattening design 'hdmi_loop'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_50m in design, driver pin CLKOUT0(instance sys_pll_m0/u_gpll) -> load pin CLK(instance i2c_config_m0/i2c_master_top_m0/ack_in).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.046875 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                   
| FF                    | 129      | 133200        | 1                   
| LUT                   | 148      | 66600         | 1                   
| Distributed RAM       | 0        | 19900         | 0                   
| DRM                   | 0        | 155           | 0                   
| IO                    | 63       | 300           | 21                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 1             | 0                   
| USCM                  | 1        | 32            | 4                   
| CCS                   | 1        | 1             | 100                 
| ADC                   | 0        | 1             | 0                   
| DDR_PHY               | 0        | 24            | 0                   
| HSSTLP                | 0        | 2             | 0                   
| GPLL                  | 1        | 6             | 17                  
| PPLL                  | 0        | 6             | 0                   
| DDRPHY_CPD            | 0        | 12            | 0                   
| HCKB                  | 0        | 96            | 0                   
| IOCKB                 | 0        | 24            | 0                   
| MRCKB                 | 0        | 12            | 0                   
| PCIE                  | 0        | 1             | 0                   
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                   
| ANALOG                | 0        | 1             | 0                   
| TSERDES               | 0        | 48            | 0                   
| KEYRAM                | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'hdmi_loop' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf has been covered.
Action dev_map: Real time elapsed is 9.000 sec
Action dev_map: CPU time elapsed is 7.703 sec
Current time: Thu Jul 28 10:19:38 2022
Action dev_map: Peak memory pool usage is 263,270,400 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Jul 28 10:19:39 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG676'.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf
Executing : def_port hdmi_scl -LOC G21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port hdmi_scl lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port hdmi_scl -LOC G21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port hdmi_sda -LOC J21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port hdmi_sda lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port hdmi_sda -LOC J21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port hdmi_in_nreset -LOC J16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port hdmi_in_nreset lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port hdmi_in_nreset -LOC J16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port hdmi_nreset -LOC G26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port hdmi_nreset lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port hdmi_nreset -LOC G26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port vout_clk -LOC N19 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 12
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_clk lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port vout_clk -LOC N19 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 12 successfully.
Executing : def_port {vout_data[0]} -LOC P16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[0] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[0]} -LOC P16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[1]} -LOC N21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[1] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[1]} -LOC N21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[2]} -LOC N22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[2] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[2]} -LOC N22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[3]} -LOC M24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[3] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[3]} -LOC M24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[4]} -LOC M25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[4] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[4]} -LOC M25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[5]} -LOC P19 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[5] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[5]} -LOC P19 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[6]} -LOC L20 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[6] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[6]} -LOC L20 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[7]} -LOC M20 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[7] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[7]} -LOC M20 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[8]} -LOC L22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[8] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[8]} -LOC L22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[9]} -LOC L23 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[9] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[9]} -LOC L23 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[10]} -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[10] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[10]} -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[11]} -LOC N24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[11] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[11]} -LOC N24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[12]} -LOC N23 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[12] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[12]} -LOC N23 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[13]} -LOC L24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[13] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[13]} -LOC L24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[14]} -LOC L25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[14] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[14]} -LOC L25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[15]} -LOC K25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[15] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[15]} -LOC K25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[16]} -LOC K26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[16] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[16]} -LOC K26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[17]} -LOC P26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[17] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[17]} -LOC P26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[18]} -LOC R26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[18] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[18]} -LOC R26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[19]} -LOC M26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[19] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[19]} -LOC M26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[20]} -LOC N26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[20] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[20]} -LOC N26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[21]} -LOC M22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[21] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[21]} -LOC M22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[22]} -LOC M21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[22] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[22]} -LOC M21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[23]} -LOC P21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[23] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[23]} -LOC P21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port vout_de -LOC P15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_de lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port vout_de -LOC P15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port vout_hs -LOC AB25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_hs lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port vout_hs -LOC AB25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port vout_vs -LOC AA24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_vs lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port vout_vs -LOC AA24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port rst_n -LOC E22 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port rst_n -LOC E22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk_n -LOC P3 -IOSTANDARD SSTL15D_I -VCCIO 1.5
Executing : def_port sys_clk_n -LOC P3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 successfully.
Executing : def_port sys_clk_p -LOC R3 -IOSTANDARD SSTL15D_I -VCCIO 1.5
Executing : def_port sys_clk_p -LOC R3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 successfully.
Executing : def_port vin_clk -LOC H21 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port vin_clk -LOC H21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[0]} -LOC F24 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 39)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
Executing : def_port {vin_data[0]} -LOC F24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[1]} -LOC G24 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 40)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
Executing : def_port {vin_data[1]} -LOC G24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[2]} -LOC H23 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port {vin_data[2]} -LOC H23 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[3]} -LOC J23 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port {vin_data[3]} -LOC J23 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[4]} -LOC H22 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port {vin_data[4]} -LOC H22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[5]} -LOC F23 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 44)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
Executing : def_port {vin_data[5]} -LOC F23 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[6]} -LOC E23 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 45)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
Executing : def_port {vin_data[6]} -LOC E23 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[7]} -LOC M16 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port {vin_data[7]} -LOC M16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[8]} -LOC M17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port {vin_data[8]} -LOC M17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[9]} -LOC K17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 48)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
Executing : def_port {vin_data[9]} -LOC K17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[10]} -LOC K16 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 49)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
Executing : def_port {vin_data[10]} -LOC K16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[11]} -LOC E26 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port {vin_data[11]} -LOC E26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[12]} -LOC D26 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 51)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
Executing : def_port {vin_data[12]} -LOC D26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[13]} -LOC E25 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 52)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
Executing : def_port {vin_data[13]} -LOC E25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[14]} -LOC D25 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 53)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
Executing : def_port {vin_data[14]} -LOC D25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[15]} -LOC G25 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 54)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
Executing : def_port {vin_data[15]} -LOC G25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[16]} -LOC K18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port {vin_data[16]} -LOC K18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[17]} -LOC J14 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 56)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
Executing : def_port {vin_data[17]} -LOC J14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[18]} -LOC J15 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 57)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
Executing : def_port {vin_data[18]} -LOC J15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[19]} -LOC J18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 58)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
Executing : def_port {vin_data[19]} -LOC J18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[20]} -LOC H18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 59)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
Executing : def_port {vin_data[20]} -LOC H18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[21]} -LOC H19 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 60)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
Executing : def_port {vin_data[21]} -LOC H19 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[22]} -LOC J19 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 61)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
Executing : def_port {vin_data[22]} -LOC J19 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[23]} -LOC K15 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 62)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
Executing : def_port {vin_data[23]} -LOC K15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port vin_de -LOC F22 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 63)] | Port vin_de has been placed at location F22, whose type is share pin.
Executing : def_port vin_de -LOC F22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port vin_hs -LOC G22 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port vin_hs -LOC G22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port vin_vs -LOC H26 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 65)] | Port vin_vs has been placed at location H26, whose type is share pin.
Executing : def_port vin_vs -LOC H26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance sys_pll_m0/u_gpll/gpll_inst to GPLL_367_463.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_576.
Pre global placement takes 4.19 sec.
Run super clustering :
	Initial slack 12965.
	2 iterations finished.
	Final slack 14898.
Super clustering done.
Design Utilization : 1%.
Global placement takes 0.19 sec.
Wirelength after global placement is 2273.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_576.
Placed fixed group with base inst hdmi_in_nreset_obuf/opit_1 on IOLHR_16_900.
Placed fixed group with base inst hdmi_nreset_obuf/opit_1 on IOLHR_16_642.
Placed fixed group with base inst i2c_config_m0.i2c_scl_tri/opit_1 on IOLHR_16_780.
Placed fixed group with base inst i2c_config_m0.i2c_sda_tri/opit_1 on IOLHR_16_768.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOLHR_16_918.
Placed fixed group with base inst sys_clk_ibufgds/opit_2 on IOLHR_364_450.
Placed fixed instance sys_pll_m0/u_gpll/gpll_inst on GPLL_367_463.
Placed fixed group with base inst vin_clk_ibuf/opit_1 on IOLHR_16_756.
Placed fixed group with base inst vin_data_ibuf[0]/opit_1 on IOLHR_16_678.
Placed fixed group with base inst vin_data_ibuf[1]/opit_1 on IOLHR_16_684.
Placed fixed group with base inst vin_data_ibuf[2]/opit_1 on IOLHR_16_738.
Placed fixed group with base inst vin_data_ibuf[3]/opit_1 on IOLHR_16_744.
Placed fixed group with base inst vin_data_ibuf[4]/opit_1 on IOLHR_16_750.
Placed fixed group with base inst vin_data_ibuf[5]/opit_1 on IOLHR_16_708.
Placed fixed group with base inst vin_data_ibuf[6]/opit_1 on IOLHR_16_702.
Placed fixed group with base inst vin_data_ibuf[7]/opit_1 on IOLHR_16_846.
Placed fixed group with base inst vin_data_ibuf[8]/opit_1 on IOLHR_16_840.
Placed fixed group with base inst vin_data_ibuf[9]/opit_1 on IOLHR_16_876.
Placed fixed group with base inst vin_data_ibuf[10]/opit_1 on IOLHR_16_882.
Placed fixed group with base inst vin_data_ibuf[11]/opit_1 on IOLHR_16_660.
Placed fixed group with base inst vin_data_ibuf[12]/opit_1 on IOLHR_16_654.
Placed fixed group with base inst vin_data_ibuf[13]/opit_1 on IOLHR_16_672.
Placed fixed group with base inst vin_data_ibuf[14]/opit_1 on IOLHR_16_666.
Placed fixed group with base inst vin_data_ibuf[15]/opit_1 on IOLHR_16_636.
Placed fixed group with base inst vin_data_ibuf[16]/opit_1 on IOLHR_16_912.
Placed fixed group with base inst vin_data_ibuf[17]/opit_1 on IOLHR_16_894.
Placed fixed group with base inst vin_data_ibuf[18]/opit_1 on IOLHR_16_888.
Placed fixed group with base inst vin_data_ibuf[19]/opit_1 on IOLHR_16_798.
Placed fixed group with base inst vin_data_ibuf[20]/opit_1 on IOLHR_16_792.
Placed fixed group with base inst vin_data_ibuf[21]/opit_1 on IOLHR_16_828.
Placed fixed group with base inst vin_data_ibuf[22]/opit_1 on IOLHR_16_834.
Placed fixed group with base inst vin_data_ibuf[23]/opit_1 on IOLHR_16_906.
Placed fixed group with base inst vin_de_ibuf/opit_1 on IOLHR_16_726.
Placed fixed group with base inst vin_hs_ibuf/opit_1 on IOLHR_16_732.
Placed fixed group with base inst vin_vs_ibuf/opit_1 on IOLHR_16_648.
Placed fixed group with base inst vout_clk_obuf/opit_1 on IOLHR_16_408.
Placed fixed group with base inst vout_data_obuf[0]/opit_1 on IOLHR_16_570.
Placed fixed group with base inst vout_data_obuf[1]/opit_1 on IOLHR_16_450.
Placed fixed group with base inst vout_data_obuf[2]/opit_1 on IOLHR_16_444.
Placed fixed group with base inst vout_data_obuf[3]/opit_1 on IOLHR_16_492.
Placed fixed group with base inst vout_data_obuf[4]/opit_1 on IOLHR_16_486.
Placed fixed group with base inst vout_data_obuf[5]/opit_1 on IOLHR_16_414.
Placed fixed group with base inst vout_data_obuf[6]/opit_1 on IOLHR_16_510.
Placed fixed group with base inst vout_data_obuf[7]/opit_1 on IOLHR_16_516.
Placed fixed group with base inst vout_data_obuf[8]/opit_1 on IOLHR_16_480.
Placed fixed group with base inst vout_data_obuf[9]/opit_1 on IOLHR_16_474.
Placed fixed group with base inst vout_data_obuf[10]/opit_1 on IOLHR_16_534.
Placed fixed group with base inst vout_data_obuf[11]/opit_1 on IOLHR_16_420.
Placed fixed group with base inst vout_data_obuf[12]/opit_1 on IOLHR_16_426.
Placed fixed group with base inst vout_data_obuf[13]/opit_1 on IOLHR_16_504.
Placed fixed group with base inst vout_data_obuf[14]/opit_1 on IOLHR_16_498.
Placed fixed group with base inst vout_data_obuf[15]/opit_1 on IOLHR_16_528.
Placed fixed group with base inst vout_data_obuf[16]/opit_1 on IOLHR_16_522.
Placed fixed group with base inst vout_data_obuf[17]/opit_1 on IOLHR_16_336.
Placed fixed group with base inst vout_data_obuf[18]/opit_1 on IOLHR_16_342.
Placed fixed group with base inst vout_data_obuf[19]/opit_1 on IOLHR_16_360.
Placed fixed group with base inst vout_data_obuf[20]/opit_1 on IOLHR_16_366.
Placed fixed group with base inst vout_data_obuf[21]/opit_1 on IOLHR_16_462.
Placed fixed group with base inst vout_data_obuf[22]/opit_1 on IOLHR_16_468.
Placed fixed group with base inst vout_data_obuf[23]/opit_1 on IOLHR_16_432.
Placed fixed group with base inst vout_de_obuf/opit_1 on IOLHR_16_576.
Placed fixed group with base inst vout_hs_obuf/opit_1 on IOLHR_16_216.
Placed fixed group with base inst vout_vs_obuf/opit_1 on IOLHR_16_222.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_646.
Placed fixed instance BKCL_auto_2 on BKCL_1_340.
Placed fixed instance BKCL_auto_3 on BKCL_1_34.
Placed fixed instance BKCL_auto_4 on BKCL_373_340.
I: LUT6D pack result: There are 84 LUT6 in collection, pack success:4
Wirelength after Macro cell placement is 2273.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 12965.
	2 iterations finished.
	Final slack 14898.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 2210.
I: LUT6D pack result: There are 76 LUT6 in collection, pack success:0
Post global placement takes 0.41 sec.
Wirelength after legalization is 2454.
Legalization takes 0.08 sec.
Worst slack before Replication Place is 17274.
Wirelength after replication placement is 2454.
Legalized cost 17274.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 2454.
Timing-driven detailed placement takes 0.34 sec.
Placement done.
Total placement takes 5.72 sec.
Finished placement. (CPU time elapsed 0h:00m:06s)

Routing started.
Building routing graph takes 5.13 sec.
Worst slack is 17274.
Processing design graph takes 1.02 sec.
Total memory for routing:
	216.031829 M.
Total nets for routing : 444.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 83 nets, it takes 0.05 sec.
Unrouted nets 110 at the end of iteration 0.
Unrouted nets 83 at the end of iteration 1.
Unrouted nets 69 at the end of iteration 2.
Unrouted nets 51 at the end of iteration 3.
Unrouted nets 33 at the end of iteration 4.
Unrouted nets 20 at the end of iteration 5.
Unrouted nets 9 at the end of iteration 6.
Unrouted nets 8 at the end of iteration 7.
Unrouted nets 7 at the end of iteration 8.
Unrouted nets 3 at the end of iteration 9.
Unrouted nets 5 at the end of iteration 10.
Unrouted nets 0 at the end of iteration 11.
Global Routing step 2 processed 160 nets, it takes 0.19 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 11 at the end of iteration 0.
Unrouted nets 10 at the end of iteration 1.
Unrouted nets 8 at the end of iteration 2.
Unrouted nets 4 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 0 at the end of iteration 5.
Global Routing step 4 processed 30 nets, it takes 0.09 sec.
Global routing takes 0.41 sec.
Total 474 subnets.
    forward max bucket size 122 , backward 189.
        Unrouted nets 54 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.015625 sec.
    forward max bucket size 25 , backward 13.
        Unrouted nets 37 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 14.
        Unrouted nets 15 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 12.
        Unrouted nets 8 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 12.
        Unrouted nets 2 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 5.
        Unrouted nets 0 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.06 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMS_27_613.
I: Route-6001: Insert route through in HCKB_213_469.
I: Route-6001: Insert route through in HCKB_213_506.
    Annotate routing result again.
Finish routing takes 0.16 sec.
Used srb routing arc is 1965.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 8.02 sec.


Device Utilization Summary :
+-------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                   
| Use of ANALOG               | 0        | 1             | 0                   
| Use of APM                  | 0        | 240           | 0                   
| Use of BKCL                 | 5        | 6             | 84                  
| Use of CCS                  | 1        | 1             | 100                 
| Use of CLMA                 | 31       | 11675         | 1                   
|   FF                        | 100      | 93400         | 1                   
|   LUT                       | 103      | 46700         | 1                   
|   LUT-FF pairs              | 80       | 46700         | 1                   
| Use of CLMS                 | 12       | 4975          | 1                   
|   FF                        | 29       | 39800         | 1                   
|   LUT                       | 41       | 19900         | 1                   
|   LUT-FF pairs              | 23       | 19900         | 1                   
|   Distributed RAM           | 0        | 19900         | 0                   
| Use of DDRPHY_CPD           | 0        | 12            | 0                   
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                   
| Use of DDR_PHY              | 0        | 24            | 0                   
| Use of DRM                  | 0        | 155           | 0                   
| Use of GPLL                 | 1        | 6             | 17                  
| Use of GSEB                 | 0        | 218           | 0                   
| Use of HARD0                | 26       | 10550         | 1                   
| Use of HCKB                 | 2        | 96            | 3                   
| Use of HCKMUX_TEST          | 0        | 8             | 0                   
| Use of HSSTLP               | 0        | 2             | 0                   
| Use of IO                   | 63       | 300           | 21                  
|   IOBD                      | 29       | 144           | 21                  
|   IOBS                      | 34       | 156           | 22                  
| Use of IOCKB                | 0        | 24            | 0                   
| Use of IOCKMUX_TEST         | 0        | 6             | 0                   
| Use of IOLHR                | 62       | 300           | 21                  
| Use of KEYRAM               | 0        | 1             | 0                   
| Use of MFG_TEST             | 0        | 1             | 0                   
| Use of MRCKB                | 0        | 12            | 0                   
| Use of MRCKMUX_TEST         | 0        | 6             | 0                   
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                   
| Use of PCIE                 | 0        | 1             | 0                   
| Use of PCKMUX_TEST          | 0        | 12            | 0                   
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                   
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                   
| Use of PPLL                 | 0        | 6             | 0                   
| Use of PREGMUXC_TEST        | 0        | 4             | 0                   
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                   
| Use of RCKB                 | 0        | 24            | 0                   
| Use of RCKMUX_TEST          | 0        | 6             | 0                   
| Use of SCANCHAIN            | 0        | 1             | 0                   
| Use of SCKMUX_TEST          | 0        | 12            | 0                   
| Use of SFB                  | 0        | 2225          | 0                   
| Use of SPAD                 | 0        | 8             | 0                   
| Use of TSERDES              | 0        | 48            | 0                   
| Use of USCM                 | 1        | 32            | 4                   
| Use of USCMMUX_TEST         | 0        | 32            | 0                   
+-------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:15s)
Design 'hdmi_loop' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 27.000 sec
Action pnr: CPU time elapsed is 25.047 sec
Current time: Thu Jul 28 10:20:05 2022
Action pnr: Peak memory pool usage is 959,164,416 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:15s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Jul 28 10:20:09 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG676'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Thu Jul 28 10:20:20 2022
| Design       : hdmi_loop
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)     87           0  {sys_pll_m0/u_gpll/gpll_inst/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     287.936 MHz         20.000          3.473         16.527
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.527       0.000              0            461
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.128       0.000              0            461
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.792       0.000              0             87
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.895       0.000              0            461
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.082       0.000              0            461
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.797       0.000              0             87
====================================================================================================

Slow Corner: 950mV 125C
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  4.140
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.636 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.504       4.140         _N67             
 CLMA_21_624/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_21_624/Q2                    tco                   0.203       4.343 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.249       4.592         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [10]
 CLMA_21_636/Y3                    td                    0.212       4.804 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/L6
                                   net (fanout=1)        0.268       5.072         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N646
 CLMA_21_642/Y0                    td                    0.229       5.301 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.390       5.691         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N649
 CLMA_21_636/Y0                    td                    0.224       5.915 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119       6.034         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMA_21_636/Y2                    td                    0.229       6.263 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/gateop_perm/L6
                                   net (fanout=4)        0.536       6.799         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_612/CECO                  td                    0.136       6.935 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.935         _N32             
 CLMA_21_618/CECO                  td                    0.136       7.071 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.071         _N31             
 CLMA_21_624/CECO                  td                    0.136       7.207 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.207         _N30             
 CLMA_21_630/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ/CE

 Data arrival time                                                   7.207         Logic Levels: 7  
                                                                                   Logic: 1.505ns(49.071%), Route: 1.562ns(50.929%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530      22.848         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245      23.093 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.433      23.526         _N67             
 CLMA_21_630/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.584      24.110                          
 clock uncertainty                                      -0.150      23.960                          

 Setup time                                             -0.226      23.734                          

 Data required time                                                 23.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.734                          
 Data arrival time                                                  -7.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.527                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.527
  Launch Clock Delay      :  4.140
  Clock Pessimism Removal :  0.613

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.636 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.504       4.140         _N67             
 CLMA_21_624/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_21_624/Q2                    tco                   0.203       4.343 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.249       4.592         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [10]
 CLMA_21_636/Y3                    td                    0.212       4.804 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/L6
                                   net (fanout=1)        0.268       5.072         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N646
 CLMA_21_642/Y0                    td                    0.229       5.301 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.390       5.691         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N649
 CLMA_21_636/Y0                    td                    0.224       5.915 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119       6.034         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMA_21_636/Y2                    td                    0.229       6.263 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/gateop_perm/L6
                                   net (fanout=4)        0.536       6.799         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_612/CECO                  td                    0.136       6.935 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.935         _N32             
 CLMA_21_618/CECO                  td                    0.136       7.071 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       7.071         _N31             
 CLMA_21_624/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   7.071         Logic Levels: 6  
                                                                                   Logic: 1.369ns(46.708%), Route: 1.562ns(53.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530      22.848         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245      23.093 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.434      23.527         _N67             
 CLMA_21_624/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.613      24.140                          
 clock uncertainty                                      -0.150      23.990                          

 Setup time                                             -0.226      23.764                          

 Data required time                                                 23.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.764                          
 Data arrival time                                                  -7.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.693                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.528
  Launch Clock Delay      :  4.140
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.636 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.504       4.140         _N67             
 CLMA_21_624/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_21_624/Q2                    tco                   0.203       4.343 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.249       4.592         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [10]
 CLMA_21_636/Y3                    td                    0.212       4.804 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/L6
                                   net (fanout=1)        0.268       5.072         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N646
 CLMA_21_642/Y0                    td                    0.229       5.301 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.390       5.691         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N649
 CLMA_21_636/Y0                    td                    0.224       5.915 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119       6.034         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMA_21_636/Y2                    td                    0.229       6.263 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/gateop_perm/L6
                                   net (fanout=4)        0.536       6.799         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_612/CECO                  td                    0.136       6.935 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.935         _N32             
 CLMA_21_618/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.935         Logic Levels: 5  
                                                                                   Logic: 1.233ns(44.114%), Route: 1.562ns(55.886%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530      22.848         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245      23.093 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.435      23.528         _N67             
 CLMA_21_618/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.584      24.112                          
 clock uncertainty                                      -0.150      23.962                          

 Setup time                                             -0.226      23.736                          

 Data required time                                                 23.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.736                          
 Data arrival time                                                  -6.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.801                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.143
  Launch Clock Delay      :  3.531
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       2.848         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.245       3.093 r       HCKBROUTE_37/CLKOUT
                                   net (fanout=50)       0.438       3.531         _N66             
 CLMS_27_607/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK

 CLMS_27_607/Q2                    tco                   0.158       3.689 f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.157       3.846         i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd [1]
 CLMA_27_612/D5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.846         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.159%), Route: 0.157ns(49.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.636 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.507       4.143         _N67             
 CLMA_27_612/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.732                          
 clock uncertainty                                       0.000       3.732                          

 Hold time                                              -0.014       3.718                          

 Data required time                                                  3.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.718                          
 Data arrival time                                                  -3.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.128                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.143
  Launch Clock Delay      :  3.531
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       2.848         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.245       3.093 r       HCKBROUTE_37/CLKOUT
                                   net (fanout=50)       0.438       3.531         _N66             
 CLMS_27_607/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_27_607/Q0                    tco                   0.158       3.689 f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=15)       0.162       3.851         i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd [0]
 CLMA_27_612/B5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.851         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.375%), Route: 0.162ns(50.625%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.636 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.507       4.143         _N67             
 CLMA_27_612/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.732                          
 clock uncertainty                                       0.000       3.732                          

 Hold time                                              -0.014       3.718                          

 Data required time                                                  3.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.718                          
 Data arrival time                                                  -3.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.133                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.144
  Launch Clock Delay      :  3.529
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       2.848         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245       3.093 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.436       3.529         _N67             
 CLMA_21_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/CLK

 CLMA_21_613/Q3                    tco                   0.158       3.687 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=30)       0.170       3.857         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N114
 CLMS_27_607/B5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.857         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.171%), Route: 0.170ns(51.829%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.287       3.636 r       HCKBROUTE_37/CLKOUT
                                   net (fanout=50)       0.508       4.144         _N66             
 CLMS_27_607/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.733                          
 clock uncertainty                                       0.000       3.733                          

 Hold time                                              -0.014       3.719                          

 Data required time                                                  3.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.719                          
 Data arrival time                                                  -3.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_sda (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.636 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.506       4.142         _N67             
 CLMA_21_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L5Q_perm/CLK

 CLMA_21_613/CR1                   tco                   0.251       4.393 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=3)        1.362       5.755         i2c_config_m0/sda_padoen_o
 IOLHR_16_768/DO_N                 td                    1.067       6.822 r       i2c_config_m0.i2c_sda_tri/opit_1/DO_N
                                   net (fanout=1)        0.000       6.822         i2c_config_m0.i2c_sda_tri/ntT
 IOBS_0_768/PAD                    tse                   3.649      10.471 f       i2c_config_m0.i2c_sda_tri/opit_0/IO
                                   net (fanout=1)        0.091      10.562         nt_hdmi_sda      
 J21                                                                       f       hdmi_sda (port)  

 Data arrival time                                                  10.562         Logic Levels: 2  
                                                                                   Logic: 4.967ns(77.368%), Route: 1.453ns(22.632%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.636 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.506       4.142         _N67             
 CLMA_27_618/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK

 CLMA_27_618/Q0                    tco                   0.203       4.345 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        1.053       5.398         i2c_config_m0/scl_padoen_o
 IOLHR_16_780/DO_N                 td                    1.067       6.465 r       i2c_config_m0.i2c_scl_tri/opit_1/DO_N
                                   net (fanout=1)        0.000       6.465         i2c_config_m0.i2c_scl_tri/ntT
 IOBS_0_780/PAD                    tse                   3.649      10.114 f       i2c_config_m0.i2c_scl_tri/opit_0/IO
                                   net (fanout=1)        0.138      10.252         nt_hdmi_scl      
 G21                                                                       f       hdmi_scl (port)  

 Data arrival time                                                  10.252         Logic Levels: 2  
                                                                                   Logic: 4.919ns(80.507%), Route: 1.191ns(19.493%)
====================================================================================================

====================================================================================================

Startpoint  : vin_hs (port)
Endpoint    : vout_hs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G22                                                     0.000       0.000 r       vin_hs (port)    
                                   net (fanout=1)        0.142       0.142         vin_hs           
 IOBD_0_732/DIN                    td                    0.854       0.996 r       vin_hs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.996         vin_hs_ibuf/ntD  
 IOLHR_16_732/DI_TO_CLK            td                    0.105       1.101 r       vin_hs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        4.075       5.176         nt_vin_hs        
 IOLHR_16_216/DO_P                 td                    1.172       6.348 r       vout_hs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.348         vout_hs_obuf/ntO 
 IOBS_0_216/PAD                    td                    2.411       8.759 r       vout_hs_obuf/opit_0/O
                                   net (fanout=1)        0.120       8.879         vout_hs          
 AB25                                                                      r       vout_hs (port)   

 Data arrival time                                                   8.879         Logic Levels: 4  
                                                                                   Logic: 4.542ns(51.154%), Route: 4.337ns(48.846%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J21                                                     0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.091       0.091         nt_hdmi_sda      
 IOBS_0_768/DIN                    td                    0.646       0.737 f       i2c_config_m0.i2c_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.737         i2c_config_m0.i2c_sda_tri/ntI
 IOLHR_16_768/DI_TO_CLK            td                    0.091       0.828 f       i2c_config_m0.i2c_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.743       1.571         _N1              
 CLMA_21_643/M0                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D

 Data arrival time                                                   1.571         Logic Levels: 2  
                                                                                   Logic: 0.737ns(46.913%), Route: 0.834ns(53.087%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G21                                                     0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.138       0.138         nt_hdmi_scl      
 IOBS_0_780/DIN                    td                    0.646       0.784 f       i2c_config_m0.i2c_scl_tri/opit_0/O
                                   net (fanout=1)        0.000       0.784         i2c_config_m0.i2c_scl_tri/ntI
 IOLHR_16_780/DI_TO_CLK            td                    0.091       0.875 f       i2c_config_m0.i2c_scl_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.843       1.718         _N0              
 CLMA_21_643/M2                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D

 Data arrival time                                                   1.718         Logic Levels: 2  
                                                                                   Logic: 0.737ns(42.899%), Route: 0.981ns(57.101%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.646       0.772 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.772         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.091       0.863 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=34)       1.475       2.338         nt_rst_n         
 CLMA_27_630/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/RS

 Data arrival time                                                   2.338         Logic Levels: 2  
                                                                                   Logic: 0.737ns(31.523%), Route: 1.601ns(68.477%)
====================================================================================================

====================================================================================================
Fast Corner: 1050mV -40C
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.357
  Launch Clock Delay      :  2.805
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.208         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.441 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.364       2.805         _N67             
 CLMA_21_624/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_21_624/Q2                    tco                   0.125       2.930 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.161       3.091         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [10]
 CLMA_21_636/Y3                    td                    0.125       3.216 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/L6
                                   net (fanout=1)        0.160       3.376         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N646
 CLMA_21_642/Y0                    td                    0.125       3.501 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.234       3.735         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N649
 CLMA_21_636/Y0                    td                    0.122       3.857 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       3.932         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMA_21_636/Y2                    td                    0.125       4.057 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/gateop_perm/L6
                                   net (fanout=4)        0.306       4.363         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_612/CECO                  td                    0.088       4.451 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.451         _N32             
 CLMA_21_618/CECO                  td                    0.088       4.539 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.539         _N31             
 CLMA_21_624/CECO                  td                    0.088       4.627 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.627         _N30             
 CLMA_21_630/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ/CE

 Data arrival time                                                   4.627         Logic Levels: 7  
                                                                                   Logic: 0.886ns(48.628%), Route: 0.936ns(51.372%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334      21.848         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195      22.043 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.314      22.357         _N67             
 CLMA_21_630/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.431      22.788                          
 clock uncertainty                                      -0.150      22.638                          

 Setup time                                             -0.116      22.522                          

 Data required time                                                 22.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.522                          
 Data arrival time                                                  -4.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.895                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.358
  Launch Clock Delay      :  2.805
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.208         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.441 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.364       2.805         _N67             
 CLMA_21_624/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_21_624/Q2                    tco                   0.125       2.930 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.161       3.091         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [10]
 CLMA_21_636/Y3                    td                    0.125       3.216 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/L6
                                   net (fanout=1)        0.160       3.376         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N646
 CLMA_21_642/Y0                    td                    0.125       3.501 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.234       3.735         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N649
 CLMA_21_636/Y0                    td                    0.122       3.857 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       3.932         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMA_21_636/Y2                    td                    0.125       4.057 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/gateop_perm/L6
                                   net (fanout=4)        0.306       4.363         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_612/CECO                  td                    0.088       4.451 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.451         _N32             
 CLMA_21_618/CECO                  td                    0.088       4.539 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.539         _N31             
 CLMA_21_624/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.539         Logic Levels: 6  
                                                                                   Logic: 0.798ns(46.021%), Route: 0.936ns(53.979%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334      21.848         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195      22.043 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.315      22.358         _N67             
 CLMA_21_624/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.447      22.805                          
 clock uncertainty                                      -0.150      22.655                          

 Setup time                                             -0.116      22.539                          

 Data required time                                                 22.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.539                          
 Data arrival time                                                  -4.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.000                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.359
  Launch Clock Delay      :  2.805
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.208         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.441 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.364       2.805         _N67             
 CLMA_21_624/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_21_624/Q2                    tco                   0.125       2.930 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.161       3.091         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [10]
 CLMA_21_636/Y3                    td                    0.125       3.216 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/L6
                                   net (fanout=1)        0.160       3.376         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N646
 CLMA_21_642/Y0                    td                    0.125       3.501 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.234       3.735         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N649
 CLMA_21_636/Y0                    td                    0.122       3.857 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       3.932         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMA_21_636/Y2                    td                    0.125       4.057 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/gateop_perm/L6
                                   net (fanout=4)        0.306       4.363         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_612/CECO                  td                    0.088       4.451 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.451         _N32             
 CLMA_21_618/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.451         Logic Levels: 5  
                                                                                   Logic: 0.710ns(43.135%), Route: 0.936ns(56.865%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334      21.848         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195      22.043 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.316      22.359         _N67             
 CLMA_21_618/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.431      22.790                          
 clock uncertainty                                      -0.150      22.640                          

 Setup time                                             -0.116      22.524                          

 Data required time                                                 22.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.524                          
 Data arrival time                                                  -4.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.073                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.808
  Launch Clock Delay      :  2.363
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.848         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.195       2.043 r       HCKBROUTE_37/CLKOUT
                                   net (fanout=50)       0.320       2.363         _N66             
 CLMS_27_607/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_27_607/Q0                    tco                   0.109       2.472 f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=15)       0.112       2.584         i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd [0]
 CLMA_27_612/B5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.584         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.208         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.441 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.367       2.808         _N67             
 CLMA_27_612/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.511                          
 clock uncertainty                                       0.000       2.511                          

 Hold time                                              -0.009       2.502                          

 Data required time                                                  2.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.502                          
 Data arrival time                                                  -2.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.082                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.808
  Launch Clock Delay      :  2.363
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.848         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.195       2.043 r       HCKBROUTE_37/CLKOUT
                                   net (fanout=50)       0.320       2.363         _N66             
 CLMS_27_607/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK

 CLMS_27_607/Q2                    tco                   0.109       2.472 f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.112       2.584         i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd [1]
 CLMA_27_612/D5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.584         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.208         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.441 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.367       2.808         _N67             
 CLMA_27_612/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.511                          
 clock uncertainty                                       0.000       2.511                          

 Hold time                                              -0.009       2.502                          

 Data required time                                                  2.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.502                          
 Data arrival time                                                  -2.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.082                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.152  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.809
  Launch Clock Delay      :  2.360
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.848         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195       2.043 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.317       2.360         _N67             
 CLMA_21_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/CLK

 CLMA_21_613/Q3                    tco                   0.109       2.469 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=30)       0.118       2.587         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N114
 CLMS_27_607/B5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.587         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.018%), Route: 0.118ns(51.982%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.208         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.233       2.441 r       HCKBROUTE_37/CLKOUT
                                   net (fanout=50)       0.368       2.809         _N66             
 CLMS_27_607/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.512                          
 clock uncertainty                                       0.000       2.512                          

 Hold time                                              -0.009       2.503                          

 Data required time                                                  2.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.503                          
 Data arrival time                                                  -2.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.084                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_sda (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.208         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.441 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.366       2.807         _N67             
 CLMA_21_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L5Q_perm/CLK

 CLMA_21_613/CR1                   tco                   0.142       2.949 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=3)        0.890       3.839         i2c_config_m0/sda_padoen_o
 IOLHR_16_768/DO_N                 td                    0.398       4.237 f       i2c_config_m0.i2c_sda_tri/opit_1/DO_N
                                   net (fanout=1)        0.000       4.237         i2c_config_m0.i2c_sda_tri/ntT
 IOBS_0_768/PAD                    tse                   1.625       5.862 f       i2c_config_m0.i2c_sda_tri/opit_0/IO
                                   net (fanout=1)        0.091       5.953         nt_hdmi_sda      
 J21                                                                       f       hdmi_sda (port)  

 Data arrival time                                                   5.953         Logic Levels: 2  
                                                                                   Logic: 2.165ns(68.818%), Route: 0.981ns(31.182%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[18] (port)
Endpoint    : vout_data[18] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 f       vin_data[18] (port)
                                   net (fanout=1)        0.122       0.122         vin_data[18]     
 IOBS_0_888/DIN                    td                    0.515       0.637 f       vin_data_ibuf[18]/opit_0/O
                                   net (fanout=1)        0.000       0.637         vin_data_ibuf[18]/ntD
 IOLHR_16_888/DI_TO_CLK            td                    0.087       0.724 f       vin_data_ibuf[18]/opit_1/DI_TO_CLK
                                   net (fanout=1)        2.343       3.067         nt_vin_data[18]  
 IOLHR_16_342/DO_P                 td                    0.488       3.555 f       vout_data_obuf[18]/opit_1/DO_P
                                   net (fanout=1)        0.000       3.555         vout_data_obuf[18]/ntO
 IOBD_0_342/PAD                    td                    2.100       5.655 f       vout_data_obuf[18]/opit_0/O
                                   net (fanout=1)        0.123       5.778         vout_data[18]    
 R26                                                                       f       vout_data[18] (port)

 Data arrival time                                                   5.778         Logic Levels: 4  
                                                                                   Logic: 3.190ns(55.209%), Route: 2.588ns(44.791%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.208         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.441 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=66)       0.366       2.807         _N67             
 CLMA_27_618/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK

 CLMA_27_618/Q0                    tco                   0.125       2.932 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.667       3.599         i2c_config_m0/scl_padoen_o
 IOLHR_16_780/DO_N                 td                    0.398       3.997 f       i2c_config_m0.i2c_scl_tri/opit_1/DO_N
                                   net (fanout=1)        0.000       3.997         i2c_config_m0.i2c_scl_tri/ntT
 IOBS_0_780/PAD                    tse                   1.625       5.622 f       i2c_config_m0.i2c_scl_tri/opit_0/IO
                                   net (fanout=1)        0.138       5.760         nt_hdmi_scl      
 G21                                                                       f       hdmi_scl (port)  

 Data arrival time                                                   5.760         Logic Levels: 2  
                                                                                   Logic: 2.148ns(72.740%), Route: 0.805ns(27.260%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J21                                                     0.000       0.000 r       hdmi_sda (port)  
                                   net (fanout=1)        0.091       0.091         nt_hdmi_sda      
 IOBS_0_768/DIN                    td                    0.445       0.536 r       i2c_config_m0.i2c_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.536         i2c_config_m0.i2c_sda_tri/ntI
 IOLHR_16_768/DI_TO_CLK            td                    0.073       0.609 r       i2c_config_m0.i2c_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.488       1.097         _N1              
 CLMA_21_643/M0                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D

 Data arrival time                                                   1.097         Logic Levels: 2  
                                                                                   Logic: 0.518ns(47.220%), Route: 0.579ns(52.780%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G21                                                     0.000       0.000 r       hdmi_scl (port)  
                                   net (fanout=1)        0.138       0.138         nt_hdmi_scl      
 IOBS_0_780/DIN                    td                    0.445       0.583 r       i2c_config_m0.i2c_scl_tri/opit_0/O
                                   net (fanout=1)        0.000       0.583         i2c_config_m0.i2c_scl_tri/ntI
 IOLHR_16_780/DI_TO_CLK            td                    0.073       0.656 r       i2c_config_m0.i2c_scl_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.568       1.224         _N0              
 CLMA_21_643/M2                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D

 Data arrival time                                                   1.224         Logic Levels: 2  
                                                                                   Logic: 0.518ns(42.320%), Route: 0.706ns(57.680%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.445       0.571 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.073       0.644 r       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=34)       0.924       1.568         nt_rst_n         
 CLMA_27_630/RS                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]/opit_0_inv/RS

 Data arrival time                                                   1.568         Logic Levels: 2  
                                                                                   Logic: 0.518ns(33.036%), Route: 1.050ns(66.964%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 12.000 sec
Action report_timing: CPU time elapsed is 10.625 sec
Current time: Thu Jul 28 10:20:20 2022
Action report_timing: Peak memory pool usage is 535,236,608 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Jul 28 10:20:23 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG676'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.593750 sec.
Generating architecture configuration.
The bitstream file is "E:/axp100/demo/hdmi_loop/generate_bitstream/hdmi_loop.sbit"
Generate programming file takes 11.046875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 22.000 sec
Action gen_bit_stream: CPU time elapsed is 20.266 sec
Current time: Thu Jul 28 10:20:44 2022
Action gen_bit_stream: Peak memory pool usage is 1,056,636,928 bytes
Process "Generate Bitstream" done.
Process exit normally.
I: Flow-6004: Design file modified: "E:/axp100/demo/hdmi_loop/source/hdmi_loop.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Thu Jul 28 10:21:10 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Analyzing module hdmi_loop (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Analyzing module lut_hdmi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 21)] Analyzing module sys_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v successfully.
 0.004166s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "hdmi_loop" is set as top module.
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Elaborating module hdmi_loop
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17017)] Elaborating module GTP_INBUFGDS
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 21)] Elaborating module sys_pll
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 2583)] Elaborating module GTP_GPLL
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Elaborating module i2c_config
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Elaborating module i2c_master_top
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Elaborating module i2c_master_byte_ctrl
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Elaborating module i2c_master_bit_ctrl
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
W: Directive full_case is effective
W: Directive full_case is effective
W: Verilog-2036: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 130)] Net i2c_read_req connected to input port of module instance has no driver, tie it to 0
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Elaborating module lut_hdmi
Executing : rtl-elaborate successfully.
 0.018230s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.7%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.006384s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (244.8%)
Start rtl-infer.
Executing : rtl-infer successfully.
 0.163711s wall, 0.062500s user + 0.093750s system = 0.156250s CPU (95.4%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004434s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.021883s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.8%)
Start FSM inference.
I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 4
Input nets: N17 i2c_write_req_ack 
S0(000)-->S1(001): xx
S1(001)-->S2(010): 1x
S3(011)-->S3(011): xx
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1
S1(001)-->S3(011): 0x
S3(011)-->S3(011): 0x

I: FSM c_state[4:0]_fsm[4:0] inferred.
FSM c_state[4:0]_fsm[4:0] STG:
Number of reachable states: 6
Input nets: N36 cnt_done core_ack go read start stop write 
S0(00000)-->S1(00001): 0xx1x1xx
S0(00000)-->S2(00010): 0xx110xx
S0(00000)-->S3(00100): 0xx100x1
S0(00000)-->S5(10000): 0xx100x0
S1(00001)-->S2(00010): 0x1x1xxx
S1(00001)-->S3(00100): 0x1x0xxx
S2(00010)-->S2(00010): 001xxxxx
S2(00010)-->S4(01000): 011xxxxx
S3(00100)-->S3(00100): 001xxxxx
S3(00100)-->S4(01000): 011xxxxx
S4(01000)-->S0(00000): xx1xxx0x
S4(01000)-->S5(10000): 0x1xxx1x
S5(10000)-->S0(00000): xx1xxxxx
S0(00000)-->S0(00000): 1xxxxxxx
S1(00001)-->S0(00000): 1xxxxxxx
S2(00010)-->S0(00000): 1xxxxxxx
S3(00100)-->S0(00000): 1xxxxxxx
S4(01000)-->S0(00000): 1xxxxxxx
S5(10000)-->S0(00000): 1xxxxxxx

I: FSM c_state[17:0]_fsm[17:0] inferred.
FSM c_state[17:0]_fsm[17:0] STG:
Number of reachable states: 18
Input nets: N114 N208 N229 N232 N234 
S0(000000000000000000)-->S1(000000000000000001): 0x1xx
S0(000000000000000000)-->S6(000000000000100000): 01xxx
S0(000000000000000000)-->S10(000000001000000000): 0xxx1
S0(000000000000000000)-->S14(000010000000000000): 0xx1x
S1(000000000000000001)-->S2(000000000000000010): 0xxxx
S2(000000000000000010)-->S3(000000000000000100): 0xxxx
S3(000000000000000100)-->S4(000000000000001000): 0xxxx
S4(000000000000001000)-->S5(000000000000010000): 0xxxx
S5(000000000000010000)-->S0(000000000000000000): xxxxx
S6(000000000000100000)-->S7(000000000001000000): 0xxxx
S7(000000000001000000)-->S8(000000000010000000): 0xxxx
S8(000000000010000000)-->S9(000000000100000000): 0xxxx
S9(000000000100000000)-->S0(000000000000000000): xxxxx
S10(000000001000000000)-->S11(000000010000000000): 0xxxx
S11(000000010000000000)-->S12(000000100000000000): 0xxxx
S12(000000100000000000)-->S13(000001000000000000): 0xxxx
S13(000001000000000000)-->S0(000000000000000000): xxxxx
S14(000010000000000000)-->S15(000100000000000000): 0xxxx
S15(000100000000000000)-->S16(001000000000000000): 0xxxx
S16(001000000000000000)-->S17(010000000000000000): 0xxxx
S17(010000000000000000)-->S0(000000000000000000): xxxxx
S0(000000000000000000)-->S0(000000000000000000): x0000
S17(010000000000000000)-->S0(000000000000000000): x0000
S0(000000000000000000)-->S0(000000000000000000): 1xxxx
S1(000000000000000001)-->S0(000000000000000000): 1xxxx
S2(000000000000000010)-->S0(000000000000000000): 1xxxx
S3(000000000000000100)-->S0(000000000000000000): 1xxxx
S4(000000000000001000)-->S0(000000000000000000): 1xxxx
S5(000000000000010000)-->S0(000000000000000000): 1xxxx
S6(000000000000100000)-->S0(000000000000000000): 1xxxx
S7(000000000001000000)-->S0(000000000000000000): 1xxxx
S8(000000000010000000)-->S0(000000000000000000): 1xxxx
S9(000000000100000000)-->S0(000000000000000000): 1xxxx
S10(000000001000000000)-->S0(000000000000000000): 1xxxx
S11(000000010000000000)-->S0(000000000000000000): 1xxxx
S12(000000100000000000)-->S0(000000000000000000): 1xxxx
S13(000001000000000000)-->S0(000000000000000000): 1xxxx
S14(000010000000000000)-->S0(000000000000000000): 1xxxx
S15(000100000000000000)-->S0(000000000000000000): 1xxxx
S16(001000000000000000)-->S0(000000000000000000): 1xxxx
S17(010000000000000000)-->S0(000000000000000000): 1xxxx

Executing : FSM inference successfully.
 0.091192s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (102.8%)
Start sdm2adm.
I: Constant propagation done on N264 (bmsWIDEMUX).
I: Constant propagation done on N263 (bmsWIDEMUX).
I: Constant propagation done on N265 (bmsWIDEMUX).
I: Constant propagation done on N288 (bmsWIDEMUX).
I: Constant propagation done on N297 (bmsWIDEMUX).
I: Constant propagation done on N266 (bmsWIDEMUX).
I: Constant propagation done on N299 (bmsWIDEMUX).
I: Constant propagation done on N268 (bmsWIDEMUX).
I: Constant propagation done on N272 (bmsWIDEMUX).
I: Constant propagation done on N273 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.026277s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.5%)
Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 1.031 sec
Current time: Thu Jul 28 10:21:11 2022
Action compile: Peak memory pool usage is 65,515,520 bytes
Process "Compile" done.
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from translate DB.
Saving design to DB.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG676'.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_in_nreset lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_nreset lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_scl lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_sda lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 304)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 254)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 244)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 239)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 234)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 229)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 219)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 214)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 209)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 299)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 204)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 199)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 194)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 189)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 279)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 274)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 259)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 377)] | Port vin_de has been placed at location F22, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 387)] | Port vin_vs has been placed at location H26, whose type is share pin.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_clk lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[0] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[10] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[11] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[12] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[13] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[14] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[15] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[16] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[17] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[18] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[19] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[1] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[20] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[21] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[22] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[23] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[2] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[3] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[4] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[5] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[6] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[7] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[8] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[9] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_de lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_hs lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_vs lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500}
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port 'led[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'led[1]' unspecified I/O constraint.
Open UCE successfully.
Save Logic Constraint in file E:/axp100/demo/hdmi_loop/hdmi_loop.fdc success.
C: Flow-2004: Constraint file modified: "E:/axp100/demo/hdmi_loop/hdmi_loop.fdc". 


Process "Compile" started.
Current time: Thu Jul 28 10:22:07 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Analyzing module hdmi_loop (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Analyzing module lut_hdmi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 21)] Analyzing module sys_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v successfully.
 0.005167s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (302.4%)
Start rtl-elaborate.
I: Module "hdmi_loop" is set as top module.
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Elaborating module hdmi_loop
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17017)] Elaborating module GTP_INBUFGDS
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 21)] Elaborating module sys_pll
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 2583)] Elaborating module GTP_GPLL
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Elaborating module i2c_config
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Elaborating module i2c_master_top
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Elaborating module i2c_master_byte_ctrl
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Elaborating module i2c_master_bit_ctrl
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
W: Directive full_case is effective
W: Directive full_case is effective
W: Verilog-2036: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 130)] Net i2c_read_req connected to input port of module instance has no driver, tie it to 0
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Elaborating module lut_hdmi
Executing : rtl-elaborate successfully.
 0.018222s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.7%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.006385s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
Executing : rtl-infer successfully.
 0.163179s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (105.3%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004432s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.021877s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.8%)
Start FSM inference.
I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 4
Input nets: N17 i2c_write_req_ack 
S0(000)-->S1(001): xx
S1(001)-->S2(010): 1x
S3(011)-->S3(011): xx
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1
S1(001)-->S3(011): 0x
S3(011)-->S3(011): 0x

I: FSM c_state[4:0]_fsm[4:0] inferred.
FSM c_state[4:0]_fsm[4:0] STG:
Number of reachable states: 6
Input nets: N36 cnt_done core_ack go read start stop write 
S0(00000)-->S1(00001): 0xx1x1xx
S0(00000)-->S2(00010): 0xx110xx
S0(00000)-->S3(00100): 0xx100x1
S0(00000)-->S5(10000): 0xx100x0
S1(00001)-->S2(00010): 0x1x1xxx
S1(00001)-->S3(00100): 0x1x0xxx
S2(00010)-->S2(00010): 001xxxxx
S2(00010)-->S4(01000): 011xxxxx
S3(00100)-->S3(00100): 001xxxxx
S3(00100)-->S4(01000): 011xxxxx
S4(01000)-->S0(00000): xx1xxx0x
S4(01000)-->S5(10000): 0x1xxx1x
S5(10000)-->S0(00000): xx1xxxxx
S0(00000)-->S0(00000): 1xxxxxxx
S1(00001)-->S0(00000): 1xxxxxxx
S2(00010)-->S0(00000): 1xxxxxxx
S3(00100)-->S0(00000): 1xxxxxxx
S4(01000)-->S0(00000): 1xxxxxxx
S5(10000)-->S0(00000): 1xxxxxxx

I: FSM c_state[17:0]_fsm[17:0] inferred.
FSM c_state[17:0]_fsm[17:0] STG:
Number of reachable states: 18
Input nets: N114 N208 N229 N232 N234 
S0(000000000000000000)-->S1(000000000000000001): 0x1xx
S0(000000000000000000)-->S6(000000000000100000): 01xxx
S0(000000000000000000)-->S10(000000001000000000): 0xxx1
S0(000000000000000000)-->S14(000010000000000000): 0xx1x
S1(000000000000000001)-->S2(000000000000000010): 0xxxx
S2(000000000000000010)-->S3(000000000000000100): 0xxxx
S3(000000000000000100)-->S4(000000000000001000): 0xxxx
S4(000000000000001000)-->S5(000000000000010000): 0xxxx
S5(000000000000010000)-->S0(000000000000000000): xxxxx
S6(000000000000100000)-->S7(000000000001000000): 0xxxx
S7(000000000001000000)-->S8(000000000010000000): 0xxxx
S8(000000000010000000)-->S9(000000000100000000): 0xxxx
S9(000000000100000000)-->S0(000000000000000000): xxxxx
S10(000000001000000000)-->S11(000000010000000000): 0xxxx
S11(000000010000000000)-->S12(000000100000000000): 0xxxx
S12(000000100000000000)-->S13(000001000000000000): 0xxxx
S13(000001000000000000)-->S0(000000000000000000): xxxxx
S14(000010000000000000)-->S15(000100000000000000): 0xxxx
S15(000100000000000000)-->S16(001000000000000000): 0xxxx
S16(001000000000000000)-->S17(010000000000000000): 0xxxx
S17(010000000000000000)-->S0(000000000000000000): xxxxx
S0(000000000000000000)-->S0(000000000000000000): x0000
S17(010000000000000000)-->S0(000000000000000000): x0000
S0(000000000000000000)-->S0(000000000000000000): 1xxxx
S1(000000000000000001)-->S0(000000000000000000): 1xxxx
S2(000000000000000010)-->S0(000000000000000000): 1xxxx
S3(000000000000000100)-->S0(000000000000000000): 1xxxx
S4(000000000000001000)-->S0(000000000000000000): 1xxxx
S5(000000000000010000)-->S0(000000000000000000): 1xxxx
S6(000000000000100000)-->S0(000000000000000000): 1xxxx
S7(000000000001000000)-->S0(000000000000000000): 1xxxx
S8(000000000010000000)-->S0(000000000000000000): 1xxxx
S9(000000000100000000)-->S0(000000000000000000): 1xxxx
S10(000000001000000000)-->S0(000000000000000000): 1xxxx
S11(000000010000000000)-->S0(000000000000000000): 1xxxx
S12(000000100000000000)-->S0(000000000000000000): 1xxxx
S13(000001000000000000)-->S0(000000000000000000): 1xxxx
S14(000010000000000000)-->S0(000000000000000000): 1xxxx
S15(000100000000000000)-->S0(000000000000000000): 1xxxx
S16(001000000000000000)-->S0(000000000000000000): 1xxxx
S17(010000000000000000)-->S0(000000000000000000): 1xxxx

Executing : FSM inference successfully.
 0.090038s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (86.8%)
Start sdm2adm.
I: Constant propagation done on N264 (bmsWIDEMUX).
I: Constant propagation done on N263 (bmsWIDEMUX).
I: Constant propagation done on N265 (bmsWIDEMUX).
I: Constant propagation done on N288 (bmsWIDEMUX).
I: Constant propagation done on N297 (bmsWIDEMUX).
I: Constant propagation done on N266 (bmsWIDEMUX).
I: Constant propagation done on N299 (bmsWIDEMUX).
I: Constant propagation done on N268 (bmsWIDEMUX).
I: Constant propagation done on N272 (bmsWIDEMUX).
I: Constant propagation done on N273 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.026214s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (119.2%)
Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 0.984 sec
Current time: Thu Jul 28 10:22:08 2022
Action compile: Peak memory pool usage is 65,392,640 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Jul 28 10:22:08 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 133815

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'FBG676'.
Building architecture floorplan logic view.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500}
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500} successfully.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_in_nreset lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_nreset lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_scl lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_sda lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 304)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 254)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 244)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 239)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 234)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 229)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 219)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 214)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 209)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 299)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 204)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 199)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 194)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 189)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 279)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 274)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 259)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 377)] | Port vin_de has been placed at location F22, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 387)] | Port vin_vs has been placed at location H26, whose type is share pin.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_clk lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[0] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[10] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[11] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[12] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[13] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[14] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[15] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[16] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[17] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[18] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[19] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[1] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[20] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[21] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[22] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[23] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[2] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[3] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[4] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[5] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[6] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[7] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[8] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[9] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_de lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_hs lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_vs lack of slew, output port and inout port had better set slew value, the default value is FAST.
Constraint check end.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add successfully.
Start pre-mapping.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  i2c_config_m0/state[2] i2c_config_m0/state[1] i2c_config_m0/state[0]
I: to  i2c_config_m0/state_3 i2c_config_m0/state_2 i2c_config_m0/state_1 i2c_config_m0/state_0
I: 000 => 0001
I: 001 => 0010
I: 010 => 0100
I: 011 => 1000
I: Encoding type of FSM 'c_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state[4:0]_fsm[4:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0
I: 00000 => 000001
I: 00001 => 000010
I: 00010 => 000100
I: 00100 => 001000
I: 01000 => 010000
I: 10000 => 100000
I: Encoding type of FSM 'c_state[17:0]_fsm[17:0]' is: onehot.
I: Encoding table of FSM 'c_state[17:0]_fsm[17:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[17] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[16] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[15] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[14] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[13] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[10] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[6] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[5] i2c_config_m0/i2c_master_top_m0/byte_control
ler/bit_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_control
ler/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0
I: 000000000000000000 => 000000000000000001
I: 000000000000000001 => 000000000000000010
I: 000000000000000010 => 000000000000000100
I: 000000000000000100 => 000000000000001000
I: 000000000000001000 => 000000000000010000
I: 000000000000010000 => 000000000000100000
I: 000000000000100000 => 000000000001000000
I: 000000000001000000 => 000000000010000000
I: 000000000010000000 => 000000000100000000
I: 000000000100000000 => 000000001000000000
I: 000000001000000000 => 000000010000000000
I: 000000010000000000 => 000000100000000000
I: 000000100000000000 => 000001000000000000
I: 000001000000000000 => 000010000000000000
I: 000010000000000000 => 000100000000000000
I: 000100000000000000 => 001000000000000000
I: 001000000000000000 => 010000000000000000
I: 010000000000000000 => 100000000000000000
I: Removed bmsWIDEDFFCPE inst sda_chk that is redundant to c_state_17
Executing : pre-mapping successfully.
 0.029120s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.7%)
Start mod-gen.
W: Public-4008: Instance 'byte_controller/bit_controller/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'byte_controller/bit_controller/sta_condition' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_master_top_m0/i2c_read_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N16 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N57 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N14 (bmsWIDEINV).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N254[0] (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N254[1] (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255[0] (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255[1] (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/rstinv (bmsINV).
Executing : mod-gen successfully.
 0.119344s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.7%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.392717s wall, 1.312500s user + 0.078125s system = 1.390625s CPU (99.8%)
Start tech-mapping phase 1.
I: Removed GTP_DFF_CE inst i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[0] that is redundant to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1
Executing : tech-mapping phase 1 successfully.
 0.012594s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (124.1%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.100180s wall, 0.984375s user + 0.109375s system = 1.093750s CPU (99.4%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.049482s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (126.3%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.026187s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.7%)

Cell Usage:
GTP_DFF                       3 uses
GTP_DFF_C                    47 uses
GTP_DFF_CE                   65 uses
GTP_DFF_P                     7 uses
GTP_DFF_PE                    9 uses
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT3                      5 uses
GTP_LUT4                     12 uses
GTP_LUT5                     24 uses
GTP_LUT6                     48 uses
GTP_LUT6CARRY                40 uses
GTP_LUT6D                    21 uses
GTP_MUX2LUT7                  2 uses

I/O ports: 64
GTP_INBUF                  29 uses
GTP_INBUFGDS                1 use
GTP_IOBUF                   2 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 150 of 66600 (0.23%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 150
Total Registers: 131 of 133200 (0.10%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 65 of 300 (21.67%)


Number of unique control sets : 10
  CLK(clk_50m)                                     : 3
  CLK(clk_50m), C(~nt_rst_n)                       : 19
  CLK(clk_50m), CP(~nt_rst_n)                      : 35
      CLK(clk_50m), C(~nt_rst_n)                   : 28
      CLK(clk_50m), P(~nt_rst_n)                   : 7
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.N67)           : 4
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.N67)  : 3
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.N67)  : 1
  CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N259)    : 6
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)      : 9
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)   : 8
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)   : 1
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0._N6)      : 10
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N149)       : 11
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251)    : 16
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)         : 18
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)      : 17
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)      : 1


Number of DFF:CE Signals : 7
  i2c_config_m0.N67(from GTP_LUT5:Z)               : 4
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N259(from GTP_LUT6:Z)       : 6
  i2c_config_m0.i2c_master_top_m0.byte_controller.N163(from GTP_LUT5:Z)    : 9
  i2c_config_m0._N6(from GTP_LUT6:Z)               : 10
  i2c_config_m0.i2c_master_top_m0.byte_controller.N149(from GTP_LUT6D:Z)   : 11
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251(from GTP_LUT5:Z)       : 16
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276(from GTP_LUT6D:Z5)     : 18

Number of DFF:CLK Signals : 1
  clk_50m(from GTP_GPLL:CLKOUT0)                   : 131

Number of DFF:CP Signals : 2
  ~nt_rst_n(from GTP_INV:Z)                        : 33
  ~nt_rst_n(from GTP_INV:Z)                        : 95

Design 'hdmi_loop' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to hdmi_loop_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)    131           0  {sys_pll_m0/u_gpll/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     311.042 MHz         20.000          3.215         16.785
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.785       0.000              0            201
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.604       0.000              0            201
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0            131
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/CE (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)

                                   tco                   0.203       5.014 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.455       5.469         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/I0 (GTP_LUT4)
                                   td                    0.185       5.654 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/Z (GTP_LUT4)
                                   net (fanout=1)        0.372       6.026         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N596
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       6.122 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.407       6.529         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N599
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6)
                                   td                    0.074       6.603 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6)
                                   net (fanout=1)        0.372       6.975         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/I4 (GTP_LUT5)
                                   td                    0.096       7.071 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/Z (GTP_LUT5)
                                   net (fanout=16)       0.579       7.650         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.650         Logic Levels: 4  
                                                                                   Logic: 0.654ns(23.036%), Route: 2.185ns(76.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252      22.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420      24.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.811                          
 clock uncertainty                                      -0.150      24.661                          

 Setup time                                             -0.226      24.435                          

 Data required time                                                 24.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.435                          
 Data arrival time                                                  -7.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.785                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)

                                   tco                   0.203       5.014 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.455       5.469         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/I0 (GTP_LUT4)
                                   td                    0.185       5.654 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/Z (GTP_LUT4)
                                   net (fanout=1)        0.372       6.026         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N596
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       6.122 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.407       6.529         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N599
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6)
                                   td                    0.074       6.603 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6)
                                   net (fanout=1)        0.372       6.975         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/I4 (GTP_LUT5)
                                   td                    0.096       7.071 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/Z (GTP_LUT5)
                                   net (fanout=16)       0.579       7.650         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.650         Logic Levels: 4  
                                                                                   Logic: 0.654ns(23.036%), Route: 2.185ns(76.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252      22.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420      24.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.811                          
 clock uncertainty                                      -0.150      24.661                          

 Setup time                                             -0.226      24.435                          

 Data required time                                                 24.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.435                          
 Data arrival time                                                  -7.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.785                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)

                                   tco                   0.203       5.014 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.455       5.469         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/I0 (GTP_LUT4)
                                   td                    0.185       5.654 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/Z (GTP_LUT4)
                                   net (fanout=1)        0.372       6.026         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N596
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       6.122 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.407       6.529         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N599
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6)
                                   td                    0.074       6.603 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6)
                                   net (fanout=1)        0.372       6.975         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/I4 (GTP_LUT5)
                                   td                    0.096       7.071 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/Z (GTP_LUT5)
                                   net (fanout=16)       0.579       7.650         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.650         Logic Levels: 4  
                                                                                   Logic: 0.654ns(23.036%), Route: 2.185ns(76.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252      22.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420      24.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.811                          
 clock uncertainty                                      -0.150      24.661                          

 Setup time                                             -0.226      24.435                          

 Data required time                                                 24.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.435                          
 Data arrival time                                                  -7.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.785                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.996 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.375       5.371         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)

 Data arrival time                                                   5.371         Logic Levels: 0  
                                                                                   Logic: 0.185ns(33.036%), Route: 0.375ns(66.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.811                          
 clock uncertainty                                       0.000       4.811                          

 Hold time                                              -0.044       4.767                          

 Data required time                                                  4.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.767                          
 Data arrival time                                                  -5.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.604                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.996 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.375       5.371         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255 [1]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.371         Logic Levels: 0  
                                                                                   Logic: 0.185ns(33.036%), Route: 0.375ns(66.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.811                          
 clock uncertainty                                       0.000       4.811                          

 Hold time                                              -0.044       4.767                          

 Data required time                                                  4.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.767                          
 Data arrival time                                                  -5.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.604                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.996 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.375       5.371         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N254 [1]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.371         Logic Levels: 0  
                                                                                   Logic: 0.185ns(33.036%), Route: 0.375ns(66.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.811                          
 clock uncertainty                                       0.000       4.811                          

 Hold time                                              -0.044       4.767                          

 Data required time                                                  4.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.767                          
 Data arrival time                                                  -5.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.604                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_3/CLK (GTP_DFF_CE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/state_3/CLK (GTP_DFF_CE)

                                   tco                   0.185       4.996 f       i2c_config_m0/state_3/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       4.996         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.966       8.962 f       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.962         led[0]           
 led[0]                                                                    f       led[0] (port)    

 Data arrival time                                                   8.962         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/error/CLK (GTP_DFF_C)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)

                                   tco                   0.185       4.996 f       i2c_config_m0/error/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.996         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.966       8.962 f       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.962         led[1]           
 led[1]                                                                    f       led[1] (port)    

 Data arrival time                                                   8.962         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)

                                   tco                   0.203       5.014 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/Q (GTP_DFF_P)
                                   net (fanout=7)        0.000       5.014         i2c_config_m0/scl_padoen_o
                                                                                   i2c_config_m0.i2c_scl_tri/T (GTP_IOBUF)
                                   tse                   3.493       8.507 f       i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       8.507         nt_hdmi_scl      
 hdmi_scl                                                                  f       hdmi_scl (port)  

 Data arrival time                                                   8.507         Logic Levels: 1  
                                                                                   Logic: 3.696ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_sda                                                0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_sda      
                                                                                   i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N1              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_scl                                                0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_scl      
                                                                                   i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_scl_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N0              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/P (GTP_DFF_P)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=5)        0.000       0.861         nt_rst_n         
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/N12/I (GTP_INV)
                                   td                    0.000       0.861 r       i2c_config_m0/i2c_master_top_m0/byte_controller/N12/Z (GTP_INV)
                                   net (fanout=95)       1.727       2.588         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N0
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/P (GTP_DFF_P)

 Data arrival time                                                   2.588         Logic Levels: 2  
                                                                                   Logic: 0.861ns(33.269%), Route: 1.727ns(66.731%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 11.000 sec
Action synthesize: CPU time elapsed is 9.141 sec
Current time: Thu Jul 28 10:22:18 2022
Action synthesize: Peak memory pool usage is 265,404,416 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Jul 28 10:22:21 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG676'.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 133815

Flattening design 'hdmi_loop'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_50m in design, driver pin CLKOUT0(instance sys_pll_m0/u_gpll) -> load pin CLK(instance i2c_config_m0/error).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.062500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                   
| FF                    | 131      | 133200        | 1                   
| LUT                   | 150      | 66600         | 1                   
| Distributed RAM       | 0        | 19900         | 0                   
| DRM                   | 0        | 155           | 0                   
| IO                    | 65       | 300           | 22                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 1             | 0                   
| USCM                  | 1        | 32            | 4                   
| CCS                   | 1        | 1             | 100                 
| ADC                   | 0        | 1             | 0                   
| DDR_PHY               | 0        | 24            | 0                   
| HSSTLP                | 0        | 2             | 0                   
| GPLL                  | 1        | 6             | 17                  
| PPLL                  | 0        | 6             | 0                   
| DDRPHY_CPD            | 0        | 12            | 0                   
| HCKB                  | 0        | 96            | 0                   
| IOCKB                 | 0        | 24            | 0                   
| MRCKB                 | 0        | 12            | 0                   
| PCIE                  | 0        | 1             | 0                   
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                   
| ANALOG                | 0        | 1             | 0                   
| TSERDES               | 0        | 48            | 0                   
| KEYRAM                | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'hdmi_loop' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf has been covered.
Action dev_map: Real time elapsed is 9.000 sec
Action dev_map: CPU time elapsed is 7.656 sec
Current time: Thu Jul 28 10:22:29 2022
Action dev_map: Peak memory pool usage is 263,368,704 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Jul 28 10:22:29 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG676'.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf
Executing : def_port hdmi_scl -LOC G21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port hdmi_scl lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port hdmi_scl -LOC G21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port hdmi_sda -LOC J21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port hdmi_sda lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port hdmi_sda -LOC J21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port hdmi_in_nreset -LOC J16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port hdmi_in_nreset lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port hdmi_in_nreset -LOC J16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port hdmi_nreset -LOC G26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port hdmi_nreset lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port hdmi_nreset -LOC G26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port {led[0]} -LOC H24 -IOSTANDARD LVPECL -VCCIO 3.3 -DRIVE 4 -SLEW FAST
E: ConstraintEditor-0005: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 7)] IOSTANDARD value LVPECL and VCCIO value 3.3 in BANKL4 don't match.
Program Error Out.
Save Logic Constraint in file E:/axp100/demo/hdmi_loop/hdmi_loop.fdc success.
C: Flow-2004: Constraint file modified: "E:/axp100/demo/hdmi_loop/hdmi_loop.fdc". 


Process "Compile" started.
Current time: Thu Jul 28 10:23:47 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Analyzing module hdmi_loop (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Analyzing module lut_hdmi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 21)] Analyzing module sys_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v successfully.
 0.004346s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (359.5%)
Start rtl-elaborate.
I: Module "hdmi_loop" is set as top module.
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Elaborating module hdmi_loop
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17017)] Elaborating module GTP_INBUFGDS
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 21)] Elaborating module sys_pll
I: Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 2583)] Elaborating module GTP_GPLL
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Elaborating module i2c_config
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Elaborating module i2c_master_top
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Elaborating module i2c_master_byte_ctrl
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Elaborating module i2c_master_bit_ctrl
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
W: Directive full_case is effective
W: Directive full_case is effective
W: Verilog-2036: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 130)] Net i2c_read_req connected to input port of module instance has no driver, tie it to 0
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Elaborating module lut_hdmi
Executing : rtl-elaborate successfully.
 0.019453s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.3%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.006524s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
Executing : rtl-infer successfully.
 0.166987s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (102.9%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004456s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.022039s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (141.8%)
Start FSM inference.
I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 4
Input nets: N17 i2c_write_req_ack 
S0(000)-->S1(001): xx
S1(001)-->S2(010): 1x
S3(011)-->S3(011): xx
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1
S1(001)-->S3(011): 0x
S3(011)-->S3(011): 0x

I: FSM c_state[4:0]_fsm[4:0] inferred.
FSM c_state[4:0]_fsm[4:0] STG:
Number of reachable states: 6
Input nets: N36 cnt_done core_ack go read start stop write 
S0(00000)-->S1(00001): 0xx1x1xx
S0(00000)-->S2(00010): 0xx110xx
S0(00000)-->S3(00100): 0xx100x1
S0(00000)-->S5(10000): 0xx100x0
S1(00001)-->S2(00010): 0x1x1xxx
S1(00001)-->S3(00100): 0x1x0xxx
S2(00010)-->S2(00010): 001xxxxx
S2(00010)-->S4(01000): 011xxxxx
S3(00100)-->S3(00100): 001xxxxx
S3(00100)-->S4(01000): 011xxxxx
S4(01000)-->S0(00000): xx1xxx0x
S4(01000)-->S5(10000): 0x1xxx1x
S5(10000)-->S0(00000): xx1xxxxx
S0(00000)-->S0(00000): 1xxxxxxx
S1(00001)-->S0(00000): 1xxxxxxx
S2(00010)-->S0(00000): 1xxxxxxx
S3(00100)-->S0(00000): 1xxxxxxx
S4(01000)-->S0(00000): 1xxxxxxx
S5(10000)-->S0(00000): 1xxxxxxx

I: FSM c_state[17:0]_fsm[17:0] inferred.
FSM c_state[17:0]_fsm[17:0] STG:
Number of reachable states: 18
Input nets: N114 N208 N229 N232 N234 
S0(000000000000000000)-->S1(000000000000000001): 0x1xx
S0(000000000000000000)-->S6(000000000000100000): 01xxx
S0(000000000000000000)-->S10(000000001000000000): 0xxx1
S0(000000000000000000)-->S14(000010000000000000): 0xx1x
S1(000000000000000001)-->S2(000000000000000010): 0xxxx
S2(000000000000000010)-->S3(000000000000000100): 0xxxx
S3(000000000000000100)-->S4(000000000000001000): 0xxxx
S4(000000000000001000)-->S5(000000000000010000): 0xxxx
S5(000000000000010000)-->S0(000000000000000000): xxxxx
S6(000000000000100000)-->S7(000000000001000000): 0xxxx
S7(000000000001000000)-->S8(000000000010000000): 0xxxx
S8(000000000010000000)-->S9(000000000100000000): 0xxxx
S9(000000000100000000)-->S0(000000000000000000): xxxxx
S10(000000001000000000)-->S11(000000010000000000): 0xxxx
S11(000000010000000000)-->S12(000000100000000000): 0xxxx
S12(000000100000000000)-->S13(000001000000000000): 0xxxx
S13(000001000000000000)-->S0(000000000000000000): xxxxx
S14(000010000000000000)-->S15(000100000000000000): 0xxxx
S15(000100000000000000)-->S16(001000000000000000): 0xxxx
S16(001000000000000000)-->S17(010000000000000000): 0xxxx
S17(010000000000000000)-->S0(000000000000000000): xxxxx
S0(000000000000000000)-->S0(000000000000000000): x0000
S17(010000000000000000)-->S0(000000000000000000): x0000
S0(000000000000000000)-->S0(000000000000000000): 1xxxx
S1(000000000000000001)-->S0(000000000000000000): 1xxxx
S2(000000000000000010)-->S0(000000000000000000): 1xxxx
S3(000000000000000100)-->S0(000000000000000000): 1xxxx
S4(000000000000001000)-->S0(000000000000000000): 1xxxx
S5(000000000000010000)-->S0(000000000000000000): 1xxxx
S6(000000000000100000)-->S0(000000000000000000): 1xxxx
S7(000000000001000000)-->S0(000000000000000000): 1xxxx
S8(000000000010000000)-->S0(000000000000000000): 1xxxx
S9(000000000100000000)-->S0(000000000000000000): 1xxxx
S10(000000001000000000)-->S0(000000000000000000): 1xxxx
S11(000000010000000000)-->S0(000000000000000000): 1xxxx
S12(000000100000000000)-->S0(000000000000000000): 1xxxx
S13(000001000000000000)-->S0(000000000000000000): 1xxxx
S14(000010000000000000)-->S0(000000000000000000): 1xxxx
S15(000100000000000000)-->S0(000000000000000000): 1xxxx
S16(001000000000000000)-->S0(000000000000000000): 1xxxx
S17(010000000000000000)-->S0(000000000000000000): 1xxxx

Executing : FSM inference successfully.
 0.092047s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (101.8%)
Start sdm2adm.
I: Constant propagation done on N264 (bmsWIDEMUX).
I: Constant propagation done on N263 (bmsWIDEMUX).
I: Constant propagation done on N265 (bmsWIDEMUX).
I: Constant propagation done on N288 (bmsWIDEMUX).
I: Constant propagation done on N297 (bmsWIDEMUX).
I: Constant propagation done on N266 (bmsWIDEMUX).
I: Constant propagation done on N299 (bmsWIDEMUX).
I: Constant propagation done on N268 (bmsWIDEMUX).
I: Constant propagation done on N272 (bmsWIDEMUX).
I: Constant propagation done on N273 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.026453s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.1%)
Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 1.016 sec
Current time: Thu Jul 28 10:23:48 2022
Action compile: Peak memory pool usage is 65,540,096 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Jul 28 10:23:48 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 133815

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'FBG676'.
Building architecture floorplan logic view.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500}
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500} successfully.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_in_nreset lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_nreset lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_scl lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port hdmi_sda lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 304)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 254)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 244)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 239)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 234)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 229)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 219)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 214)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 209)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 299)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 204)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 199)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 194)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 189)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 279)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 274)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 259)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 377)] | Port vin_de has been placed at location F22, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 387)] | Port vin_vs has been placed at location H26, whose type is share pin.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_clk lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[0] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[10] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[11] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[12] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[13] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[14] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[15] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[16] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[17] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[18] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[19] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[1] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[20] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[21] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[22] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[23] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[2] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[3] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[4] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[5] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[6] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[7] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[8] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_data[9] lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_de lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_hs lack of slew, output port and inout port had better set slew value, the default value is FAST.
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc] Port vout_vs lack of slew, output port and inout port had better set slew value, the default value is FAST.
Constraint check end.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add successfully.
Start pre-mapping.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  i2c_config_m0/state[2] i2c_config_m0/state[1] i2c_config_m0/state[0]
I: to  i2c_config_m0/state_3 i2c_config_m0/state_2 i2c_config_m0/state_1 i2c_config_m0/state_0
I: 000 => 0001
I: 001 => 0010
I: 010 => 0100
I: 011 => 1000
I: Encoding type of FSM 'c_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state[4:0]_fsm[4:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0
I: 00000 => 000001
I: 00001 => 000010
I: 00010 => 000100
I: 00100 => 001000
I: 01000 => 010000
I: 10000 => 100000
I: Encoding type of FSM 'c_state[17:0]_fsm[17:0]' is: onehot.
I: Encoding table of FSM 'c_state[17:0]_fsm[17:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[17] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[16] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[15] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[14] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[13] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[10] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[6] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[5] i2c_config_m0/i2c_master_top_m0/byte_control
ler/bit_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_control
ler/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0
I: 000000000000000000 => 000000000000000001
I: 000000000000000001 => 000000000000000010
I: 000000000000000010 => 000000000000000100
I: 000000000000000100 => 000000000000001000
I: 000000000000001000 => 000000000000010000
I: 000000000000010000 => 000000000000100000
I: 000000000000100000 => 000000000001000000
I: 000000000001000000 => 000000000010000000
I: 000000000010000000 => 000000000100000000
I: 000000000100000000 => 000000001000000000
I: 000000001000000000 => 000000010000000000
I: 000000010000000000 => 000000100000000000
I: 000000100000000000 => 000001000000000000
I: 000001000000000000 => 000010000000000000
I: 000010000000000000 => 000100000000000000
I: 000100000000000000 => 001000000000000000
I: 001000000000000000 => 010000000000000000
I: 010000000000000000 => 100000000000000000
I: Removed bmsWIDEDFFCPE inst sda_chk that is redundant to c_state_17
Executing : pre-mapping successfully.
 0.027336s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (114.3%)
Start mod-gen.
W: Public-4008: Instance 'byte_controller/bit_controller/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'byte_controller/bit_controller/sta_condition' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_master_top_m0/i2c_read_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N16 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N57 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N14 (bmsWIDEINV).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N254[0] (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N254[1] (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255[0] (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255[1] (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/rstinv (bmsINV).
Executing : mod-gen successfully.
 0.110647s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.9%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.324693s wall, 1.203125s user + 0.125000s system = 1.328125s CPU (100.3%)
Start tech-mapping phase 1.
I: Removed GTP_DFF_CE inst i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[0] that is redundant to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1
Executing : tech-mapping phase 1 successfully.
 0.012603s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (124.0%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.076018s wall, 1.015625s user + 0.062500s system = 1.078125s CPU (100.2%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.048920s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.8%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.026318s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.4%)

Cell Usage:
GTP_DFF                       3 uses
GTP_DFF_C                    47 uses
GTP_DFF_CE                   65 uses
GTP_DFF_P                     7 uses
GTP_DFF_PE                    9 uses
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT3                      5 uses
GTP_LUT4                     12 uses
GTP_LUT5                     24 uses
GTP_LUT6                     48 uses
GTP_LUT6CARRY                40 uses
GTP_LUT6D                    21 uses
GTP_MUX2LUT7                  2 uses

I/O ports: 64
GTP_INBUF                  29 uses
GTP_INBUFGDS                1 use
GTP_IOBUF                   2 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 150 of 66600 (0.23%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 150
Total Registers: 131 of 133200 (0.10%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 65 of 300 (21.67%)


Number of unique control sets : 10
  CLK(clk_50m)                                     : 3
  CLK(clk_50m), C(~nt_rst_n)                       : 19
  CLK(clk_50m), CP(~nt_rst_n)                      : 35
      CLK(clk_50m), C(~nt_rst_n)                   : 28
      CLK(clk_50m), P(~nt_rst_n)                   : 7
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.N67)           : 4
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.N67)  : 3
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.N67)  : 1
  CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N259)    : 6
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)      : 9
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)   : 8
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)   : 1
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0._N6)      : 10
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N149)       : 11
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251)    : 16
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)         : 18
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)      : 17
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)      : 1


Number of DFF:CE Signals : 7
  i2c_config_m0.N67(from GTP_LUT5:Z)               : 4
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N259(from GTP_LUT6:Z)       : 6
  i2c_config_m0.i2c_master_top_m0.byte_controller.N163(from GTP_LUT5:Z)    : 9
  i2c_config_m0._N6(from GTP_LUT6:Z)               : 10
  i2c_config_m0.i2c_master_top_m0.byte_controller.N149(from GTP_LUT6D:Z)   : 11
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251(from GTP_LUT5:Z)       : 16
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276(from GTP_LUT6D:Z5)     : 18

Number of DFF:CLK Signals : 1
  clk_50m(from GTP_GPLL:CLKOUT0)                   : 131

Number of DFF:CP Signals : 2
  ~nt_rst_n(from GTP_INV:Z)                        : 33
  ~nt_rst_n(from GTP_INV:Z)                        : 95

Design 'hdmi_loop' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to hdmi_loop_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)    131           0  {sys_pll_m0/u_gpll/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     311.042 MHz         20.000          3.215         16.785
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.785       0.000              0            201
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.604       0.000              0            201
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0            131
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/CE (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)

                                   tco                   0.203       5.014 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.455       5.469         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/I0 (GTP_LUT4)
                                   td                    0.185       5.654 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/Z (GTP_LUT4)
                                   net (fanout=1)        0.372       6.026         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N596
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       6.122 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.407       6.529         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N599
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6)
                                   td                    0.074       6.603 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6)
                                   net (fanout=1)        0.372       6.975         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/I4 (GTP_LUT5)
                                   td                    0.096       7.071 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/Z (GTP_LUT5)
                                   net (fanout=16)       0.579       7.650         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.650         Logic Levels: 4  
                                                                                   Logic: 0.654ns(23.036%), Route: 2.185ns(76.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252      22.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420      24.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.811                          
 clock uncertainty                                      -0.150      24.661                          

 Setup time                                             -0.226      24.435                          

 Data required time                                                 24.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.435                          
 Data arrival time                                                  -7.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.785                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)

                                   tco                   0.203       5.014 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.455       5.469         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/I0 (GTP_LUT4)
                                   td                    0.185       5.654 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/Z (GTP_LUT4)
                                   net (fanout=1)        0.372       6.026         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N596
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       6.122 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.407       6.529         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N599
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6)
                                   td                    0.074       6.603 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6)
                                   net (fanout=1)        0.372       6.975         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/I4 (GTP_LUT5)
                                   td                    0.096       7.071 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/Z (GTP_LUT5)
                                   net (fanout=16)       0.579       7.650         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.650         Logic Levels: 4  
                                                                                   Logic: 0.654ns(23.036%), Route: 2.185ns(76.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252      22.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420      24.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.811                          
 clock uncertainty                                      -0.150      24.661                          

 Setup time                                             -0.226      24.435                          

 Data required time                                                 24.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.435                          
 Data arrival time                                                  -7.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.785                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/CLK (GTP_DFF_CE)

                                   tco                   0.203       5.014 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[10]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.455       5.469         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/I0 (GTP_LUT4)
                                   td                    0.185       5.654 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/Z (GTP_LUT4)
                                   net (fanout=1)        0.372       6.026         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N596
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       6.122 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.407       6.529         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N599
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6)
                                   td                    0.074       6.603 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6)
                                   net (fanout=1)        0.372       6.975         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/I4 (GTP_LUT5)
                                   td                    0.096       7.071 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/Z (GTP_LUT5)
                                   net (fanout=16)       0.579       7.650         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.650         Logic Levels: 4  
                                                                                   Logic: 0.654ns(23.036%), Route: 2.185ns(76.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252      22.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420      24.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.811                          
 clock uncertainty                                      -0.150      24.661                          

 Setup time                                             -0.226      24.435                          

 Data required time                                                 24.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.435                          
 Data arrival time                                                  -7.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.785                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.996 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.375       5.371         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)

 Data arrival time                                                   5.371         Logic Levels: 0  
                                                                                   Logic: 0.185ns(33.036%), Route: 0.375ns(66.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.811                          
 clock uncertainty                                       0.000       4.811                          

 Hold time                                              -0.044       4.767                          

 Data required time                                                  4.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.767                          
 Data arrival time                                                  -5.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.604                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.996 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.375       5.371         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255 [1]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.371         Logic Levels: 0  
                                                                                   Logic: 0.185ns(33.036%), Route: 0.375ns(66.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.811                          
 clock uncertainty                                       0.000       4.811                          

 Hold time                                              -0.044       4.767                          

 Data required time                                                  4.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.767                          
 Data arrival time                                                  -5.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.604                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  4.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.996 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.375       5.371         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N254 [1]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.371         Logic Levels: 0  
                                                                                   Logic: 0.185ns(33.036%), Route: 0.375ns(66.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.811                          
 clock uncertainty                                       0.000       4.811                          

 Hold time                                              -0.044       4.767                          

 Data required time                                                  4.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.767                          
 Data arrival time                                                  -5.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.604                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_3/CLK (GTP_DFF_CE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/state_3/CLK (GTP_DFF_CE)

                                   tco                   0.185       4.996 f       i2c_config_m0/state_3/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       4.996         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.966       8.962 f       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.962         led[0]           
 led[0]                                                                    f       led[0] (port)    

 Data arrival time                                                   8.962         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/error/CLK (GTP_DFF_C)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)

                                   tco                   0.185       4.996 f       i2c_config_m0/error/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.996         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.966       8.962 f       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.962         led[1]           
 led[1]                                                                    f       led[1] (port)    

 Data arrival time                                                   8.962         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.252       2.327         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.391 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.420       4.811         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)

                                   tco                   0.203       5.014 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/Q (GTP_DFF_P)
                                   net (fanout=7)        0.000       5.014         i2c_config_m0/scl_padoen_o
                                                                                   i2c_config_m0.i2c_scl_tri/T (GTP_IOBUF)
                                   tse                   3.493       8.507 f       i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       8.507         nt_hdmi_scl      
 hdmi_scl                                                                  f       hdmi_scl (port)  

 Data arrival time                                                   8.507         Logic Levels: 1  
                                                                                   Logic: 3.696ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_sda                                                0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_sda      
                                                                                   i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N1              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_scl                                                0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_scl      
                                                                                   i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_scl_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N0              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/P (GTP_DFF_P)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=5)        0.000       0.861         nt_rst_n         
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/N12/I (GTP_INV)
                                   td                    0.000       0.861 r       i2c_config_m0/i2c_master_top_m0/byte_controller/N12/Z (GTP_INV)
                                   net (fanout=95)       1.727       2.588         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N0
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/P (GTP_DFF_P)

 Data arrival time                                                   2.588         Logic Levels: 2  
                                                                                   Logic: 0.861ns(33.269%), Route: 1.727ns(66.731%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 10.000 sec
Action synthesize: CPU time elapsed is 9.063 sec
Current time: Thu Jul 28 10:23:57 2022
Action synthesize: Peak memory pool usage is 265,633,792 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Jul 28 10:24:00 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'FBG676'.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 133815

Flattening design 'hdmi_loop'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_50m in design, driver pin CLKOUT0(instance sys_pll_m0/u_gpll) -> load pin CLK(instance i2c_config_m0/error).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.062500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                   
| FF                    | 131      | 133200        | 1                   
| LUT                   | 150      | 66600         | 1                   
| Distributed RAM       | 0        | 19900         | 0                   
| DRM                   | 0        | 155           | 0                   
| IO                    | 65       | 300           | 22                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 1             | 0                   
| USCM                  | 1        | 32            | 4                   
| CCS                   | 1        | 1             | 100                 
| ADC                   | 0        | 1             | 0                   
| DDR_PHY               | 0        | 24            | 0                   
| HSSTLP                | 0        | 2             | 0                   
| GPLL                  | 1        | 6             | 17                  
| PPLL                  | 0        | 6             | 0                   
| DDRPHY_CPD            | 0        | 12            | 0                   
| HCKB                  | 0        | 96            | 0                   
| IOCKB                 | 0        | 24            | 0                   
| MRCKB                 | 0        | 12            | 0                   
| PCIE                  | 0        | 1             | 0                   
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                   
| ANALOG                | 0        | 1             | 0                   
| TSERDES               | 0        | 48            | 0                   
| KEYRAM                | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'hdmi_loop' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf has been covered.
Action dev_map: Real time elapsed is 9.000 sec
Action dev_map: CPU time elapsed is 7.719 sec
Current time: Thu Jul 28 10:24:08 2022
Action dev_map: Peak memory pool usage is 263,168,000 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Jul 28 10:24:09 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG676'.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf
Executing : def_port hdmi_scl -LOC G21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port hdmi_scl lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port hdmi_scl -LOC G21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port hdmi_sda -LOC J21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port hdmi_sda lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port hdmi_sda -LOC J21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port hdmi_in_nreset -LOC J16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port hdmi_in_nreset lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port hdmi_in_nreset -LOC J16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port hdmi_nreset -LOC G26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port hdmi_nreset lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port hdmi_nreset -LOC G26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port {led[0]} -LOC H24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW FAST
Executing : def_port {led[0]} -LOC H24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port {led[1]} -LOC J24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW FAST
Executing : def_port {led[1]} -LOC J24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port vout_clk -LOC N19 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 12
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_clk lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port vout_clk -LOC N19 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 12 successfully.
Executing : def_port {vout_data[0]} -LOC P16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[0] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[0]} -LOC P16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[1]} -LOC N21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[1] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[1]} -LOC N21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[2]} -LOC N22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[2] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[2]} -LOC N22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[3]} -LOC M24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[3] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[3]} -LOC M24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[4]} -LOC M25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[4] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[4]} -LOC M25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[5]} -LOC P19 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[5] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[5]} -LOC P19 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[6]} -LOC L20 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[6] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[6]} -LOC L20 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[7]} -LOC M20 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[7] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[7]} -LOC M20 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[8]} -LOC L22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[8] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[8]} -LOC L22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[9]} -LOC L23 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[9] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[9]} -LOC L23 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[10]} -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[10] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[10]} -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[11]} -LOC N24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[11] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[11]} -LOC N24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[12]} -LOC N23 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[12] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[12]} -LOC N23 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[13]} -LOC L24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[13] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[13]} -LOC L24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[14]} -LOC L25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[14] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[14]} -LOC L25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[15]} -LOC K25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[15] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[15]} -LOC K25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[16]} -LOC K26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[16] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[16]} -LOC K26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[17]} -LOC P26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[17] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[17]} -LOC P26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[18]} -LOC R26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[18] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[18]} -LOC R26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[19]} -LOC M26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[19] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[19]} -LOC M26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[20]} -LOC N26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[20] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[20]} -LOC N26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[21]} -LOC M22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[21] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[21]} -LOC M22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[22]} -LOC M21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[22] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[22]} -LOC M21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port {vout_data[23]} -LOC P21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_data[23] lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port {vout_data[23]} -LOC P21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port vout_de -LOC P15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_de lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port vout_de -LOC P15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port vout_hs -LOC AB25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_hs lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port vout_hs -LOC AB25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port vout_vs -LOC AA24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8
C: ConstraintEditor-2007: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf] Port vout_vs lack of slew, output port and inout port had better set slew value, the default value is FAST.
Executing : def_port vout_vs -LOC AA24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 8 successfully.
Executing : def_port rst_n -LOC E22 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port rst_n -LOC E22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk_n -LOC P3 -IOSTANDARD SSTL15D_I -VCCIO 1.5
Executing : def_port sys_clk_n -LOC P3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 successfully.
Executing : def_port sys_clk_p -LOC R3 -IOSTANDARD SSTL15D_I -VCCIO 1.5
Executing : def_port sys_clk_p -LOC R3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 successfully.
Executing : def_port vin_clk -LOC H21 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port vin_clk -LOC H21 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[0]} -LOC F24 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 41)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
Executing : def_port {vin_data[0]} -LOC F24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[1]} -LOC G24 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 42)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
Executing : def_port {vin_data[1]} -LOC G24 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[2]} -LOC H23 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port {vin_data[2]} -LOC H23 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[3]} -LOC J23 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port {vin_data[3]} -LOC J23 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[4]} -LOC H22 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port {vin_data[4]} -LOC H22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[5]} -LOC F23 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 46)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
Executing : def_port {vin_data[5]} -LOC F23 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[6]} -LOC E23 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 47)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
Executing : def_port {vin_data[6]} -LOC E23 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[7]} -LOC M16 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port {vin_data[7]} -LOC M16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[8]} -LOC M17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port {vin_data[8]} -LOC M17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[9]} -LOC K17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 50)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
Executing : def_port {vin_data[9]} -LOC K17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[10]} -LOC K16 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 51)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
Executing : def_port {vin_data[10]} -LOC K16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[11]} -LOC E26 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port {vin_data[11]} -LOC E26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[12]} -LOC D26 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 53)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
Executing : def_port {vin_data[12]} -LOC D26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[13]} -LOC E25 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 54)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
Executing : def_port {vin_data[13]} -LOC E25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[14]} -LOC D25 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 55)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
Executing : def_port {vin_data[14]} -LOC D25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[15]} -LOC G25 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 56)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
Executing : def_port {vin_data[15]} -LOC G25 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[16]} -LOC K18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port {vin_data[16]} -LOC K18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[17]} -LOC J14 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 58)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
Executing : def_port {vin_data[17]} -LOC J14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[18]} -LOC J15 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 59)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
Executing : def_port {vin_data[18]} -LOC J15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[19]} -LOC J18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 60)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
Executing : def_port {vin_data[19]} -LOC J18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[20]} -LOC H18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 61)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
Executing : def_port {vin_data[20]} -LOC H18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[21]} -LOC H19 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 62)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
Executing : def_port {vin_data[21]} -LOC H19 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[22]} -LOC J19 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 63)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
Executing : def_port {vin_data[22]} -LOC J19 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port {vin_data[23]} -LOC K15 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 64)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
Executing : def_port {vin_data[23]} -LOC K15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port vin_de -LOC F22 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 65)] | Port vin_de has been placed at location F22, whose type is share pin.
Executing : def_port vin_de -LOC F22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port vin_hs -LOC G22 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port vin_hs -LOC G22 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port vin_vs -LOC H26 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 67)] | Port vin_vs has been placed at location H26, whose type is share pin.
Executing : def_port vin_vs -LOC H26 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance sys_pll_m0/u_gpll/gpll_inst to GPLL_367_463.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_576.
Pre global placement takes 4.34 sec.
Run super clustering :
	Initial slack 12965.
	3 iterations finished.
	Final slack 14898.
Super clustering done.
Design Utilization : 1%.
Global placement takes 0.27 sec.
Wirelength after global placement is 2336.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_576.
Placed fixed group with base inst hdmi_in_nreset_obuf/opit_1 on IOLHR_16_900.
Placed fixed group with base inst hdmi_nreset_obuf/opit_1 on IOLHR_16_642.
Placed fixed group with base inst i2c_config_m0.i2c_scl_tri/opit_1 on IOLHR_16_780.
Placed fixed group with base inst i2c_config_m0.i2c_sda_tri/opit_1 on IOLHR_16_768.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_714.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_720.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOLHR_16_918.
Placed fixed group with base inst sys_clk_ibufgds/opit_2 on IOLHR_364_450.
Placed fixed instance sys_pll_m0/u_gpll/gpll_inst on GPLL_367_463.
Placed fixed group with base inst vin_clk_ibuf/opit_1 on IOLHR_16_756.
Placed fixed group with base inst vin_data_ibuf[0]/opit_1 on IOLHR_16_678.
Placed fixed group with base inst vin_data_ibuf[1]/opit_1 on IOLHR_16_684.
Placed fixed group with base inst vin_data_ibuf[2]/opit_1 on IOLHR_16_738.
Placed fixed group with base inst vin_data_ibuf[3]/opit_1 on IOLHR_16_744.
Placed fixed group with base inst vin_data_ibuf[4]/opit_1 on IOLHR_16_750.
Placed fixed group with base inst vin_data_ibuf[5]/opit_1 on IOLHR_16_708.
Placed fixed group with base inst vin_data_ibuf[6]/opit_1 on IOLHR_16_702.
Placed fixed group with base inst vin_data_ibuf[7]/opit_1 on IOLHR_16_846.
Placed fixed group with base inst vin_data_ibuf[8]/opit_1 on IOLHR_16_840.
Placed fixed group with base inst vin_data_ibuf[9]/opit_1 on IOLHR_16_876.
Placed fixed group with base inst vin_data_ibuf[10]/opit_1 on IOLHR_16_882.
Placed fixed group with base inst vin_data_ibuf[11]/opit_1 on IOLHR_16_660.
Placed fixed group with base inst vin_data_ibuf[12]/opit_1 on IOLHR_16_654.
Placed fixed group with base inst vin_data_ibuf[13]/opit_1 on IOLHR_16_672.
Placed fixed group with base inst vin_data_ibuf[14]/opit_1 on IOLHR_16_666.
Placed fixed group with base inst vin_data_ibuf[15]/opit_1 on IOLHR_16_636.
Placed fixed group with base inst vin_data_ibuf[16]/opit_1 on IOLHR_16_912.
Placed fixed group with base inst vin_data_ibuf[17]/opit_1 on IOLHR_16_894.
Placed fixed group with base inst vin_data_ibuf[18]/opit_1 on IOLHR_16_888.
Placed fixed group with base inst vin_data_ibuf[19]/opit_1 on IOLHR_16_798.
Placed fixed group with base inst vin_data_ibuf[20]/opit_1 on IOLHR_16_792.
Placed fixed group with base inst vin_data_ibuf[21]/opit_1 on IOLHR_16_828.
Placed fixed group with base inst vin_data_ibuf[22]/opit_1 on IOLHR_16_834.
Placed fixed group with base inst vin_data_ibuf[23]/opit_1 on IOLHR_16_906.
Placed fixed group with base inst vin_de_ibuf/opit_1 on IOLHR_16_726.
Placed fixed group with base inst vin_hs_ibuf/opit_1 on IOLHR_16_732.
Placed fixed group with base inst vin_vs_ibuf/opit_1 on IOLHR_16_648.
Placed fixed group with base inst vout_clk_obuf/opit_1 on IOLHR_16_408.
Placed fixed group with base inst vout_data_obuf[0]/opit_1 on IOLHR_16_570.
Placed fixed group with base inst vout_data_obuf[1]/opit_1 on IOLHR_16_450.
Placed fixed group with base inst vout_data_obuf[2]/opit_1 on IOLHR_16_444.
Placed fixed group with base inst vout_data_obuf[3]/opit_1 on IOLHR_16_492.
Placed fixed group with base inst vout_data_obuf[4]/opit_1 on IOLHR_16_486.
Placed fixed group with base inst vout_data_obuf[5]/opit_1 on IOLHR_16_414.
Placed fixed group with base inst vout_data_obuf[6]/opit_1 on IOLHR_16_510.
Placed fixed group with base inst vout_data_obuf[7]/opit_1 on IOLHR_16_516.
Placed fixed group with base inst vout_data_obuf[8]/opit_1 on IOLHR_16_480.
Placed fixed group with base inst vout_data_obuf[9]/opit_1 on IOLHR_16_474.
Placed fixed group with base inst vout_data_obuf[10]/opit_1 on IOLHR_16_534.
Placed fixed group with base inst vout_data_obuf[11]/opit_1 on IOLHR_16_420.
Placed fixed group with base inst vout_data_obuf[12]/opit_1 on IOLHR_16_426.
Placed fixed group with base inst vout_data_obuf[13]/opit_1 on IOLHR_16_504.
Placed fixed group with base inst vout_data_obuf[14]/opit_1 on IOLHR_16_498.
Placed fixed group with base inst vout_data_obuf[15]/opit_1 on IOLHR_16_528.
Placed fixed group with base inst vout_data_obuf[16]/opit_1 on IOLHR_16_522.
Placed fixed group with base inst vout_data_obuf[17]/opit_1 on IOLHR_16_336.
Placed fixed group with base inst vout_data_obuf[18]/opit_1 on IOLHR_16_342.
Placed fixed group with base inst vout_data_obuf[19]/opit_1 on IOLHR_16_360.
Placed fixed group with base inst vout_data_obuf[20]/opit_1 on IOLHR_16_366.
Placed fixed group with base inst vout_data_obuf[21]/opit_1 on IOLHR_16_462.
Placed fixed group with base inst vout_data_obuf[22]/opit_1 on IOLHR_16_468.
Placed fixed group with base inst vout_data_obuf[23]/opit_1 on IOLHR_16_432.
Placed fixed group with base inst vout_de_obuf/opit_1 on IOLHR_16_576.
Placed fixed group with base inst vout_hs_obuf/opit_1 on IOLHR_16_216.
Placed fixed group with base inst vout_vs_obuf/opit_1 on IOLHR_16_222.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_646.
Placed fixed instance BKCL_auto_2 on BKCL_1_340.
Placed fixed instance BKCL_auto_3 on BKCL_1_34.
Placed fixed instance BKCL_auto_4 on BKCL_373_340.
I: LUT6D pack result: There are 85 LUT6 in collection, pack success:3
Wirelength after Macro cell placement is 2341.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 12965.
	3 iterations finished.
	Final slack 14898.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 2288.
I: LUT6D pack result: There are 79 LUT6 in collection, pack success:0
Post global placement takes 0.47 sec.
Wirelength after legalization is 2540.
Legalization takes 0.08 sec.
Worst slack before Replication Place is 17526.
Wirelength after replication placement is 2540.
Legalized cost 17526.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 2540.
Timing-driven detailed placement takes 0.41 sec.
Placement done.
Total placement takes 6.08 sec.
Finished placement. (CPU time elapsed 0h:00m:06s)

Routing started.
Building routing graph takes 5.13 sec.
Worst slack is 17526.
Processing design graph takes 1.00 sec.
Total memory for routing:
	216.037505 M.
Total nets for routing : 458.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 6 at the end of iteration 0.
Unrouted nets 6 at the end of iteration 1.
Unrouted nets 6 at the end of iteration 2.
Unrouted nets 6 at the end of iteration 3.
Unrouted nets 6 at the end of iteration 4.
Unrouted nets 6 at the end of iteration 5.
Unrouted nets 6 at the end of iteration 6.
Unrouted nets 6 at the end of iteration 7.
Unrouted nets 6 at the end of iteration 8.
Unrouted nets 6 at the end of iteration 9.
Unrouted nets 6 at the end of iteration 10.
Unrouted nets 6 at the end of iteration 11.
Unrouted nets 6 at the end of iteration 12.
Unrouted nets 6 at the end of iteration 13.
Unrouted nets 6 at the end of iteration 14.
Unrouted nets 6 at the end of iteration 15.
Unrouted nets 6 at the end of iteration 16.
Unrouted nets 6 at the end of iteration 17.
Unrouted nets 6 at the end of iteration 18.
Unrouted nets 6 at the end of iteration 19.
Unrouted nets 6 at the end of iteration 20.
Unrouted nets 6 at the end of iteration 21.
Unrouted nets 6 at the end of iteration 22.
Unrouted nets 6 at the end of iteration 23.
Unrouted nets 6 at the end of iteration 24.
Unrouted nets 6 at the end of iteration 25.
Unrouted nets 6 at the end of iteration 26.
Unrouted nets 6 at the end of iteration 27.
Unrouted nets 6 at the end of iteration 28.
Unrouted nets 6 at the end of iteration 29.
Unrouted nets 6 at the end of iteration 30.
Unrouted nets 6 at the end of iteration 31.
Unrouted nets 6 at the end of iteration 32.
Unrouted nets 6 at the end of iteration 33.
Unrouted nets 6 at the end of iteration 34.
Unrouted nets 6 at the end of iteration 35.
Unrouted nets 6 at the end of iteration 36.
Unrouted nets 6 at the end of iteration 37.
Unrouted nets 6 at the end of iteration 38.
Unrouted nets 6 at the end of iteration 39.
Unrouted nets 6 at the end of iteration 40.
Unrouted nets 6 at the end of iteration 41.
Unrouted nets 6 at the end of iteration 42.
Unrouted nets 6 at the end of iteration 43.
Unrouted nets 6 at the end of iteration 44.
Unrouted nets 6 at the end of iteration 45.
Unrouted nets 6 at the end of iteration 46.
Unrouted nets 6 at the end of iteration 47.
Unrouted nets 6 at the end of iteration 48.
Unrouted nets 6 at the end of iteration 49.
Global Routing step 1 processed 83 nets, it takes 0.05 sec.
Unrouted nets 106 at the end of iteration 0.
Unrouted nets 80 at the end of iteration 1.
Unrouted nets 63 at the end of iteration 2.
Unrouted nets 53 at the end of iteration 3.
Unrouted nets 31 at the end of iteration 4.
Unrouted nets 16 at the end of iteration 5.
Unrouted nets 13 at the end of iteration 6.
Unrouted nets 12 at the end of iteration 7.
Unrouted nets 12 at the end of iteration 8.
Unrouted nets 14 at the end of iteration 9.
Unrouted nets 8 at the end of iteration 10.
Unrouted nets 3 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 0 at the end of iteration 13.
Global Routing step 2 processed 171 nets, it takes 0.23 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 14 at the end of iteration 0.
Unrouted nets 12 at the end of iteration 1.
Unrouted nets 8 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 0 at the end of iteration 5.
Global Routing step 4 processed 32 nets, it takes 0.09 sec.
Global routing takes 0.45 sec.
Total 490 subnets.
    forward max bucket size 113 , backward 150.
        Unrouted nets 52 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.015625 sec.
    forward max bucket size 59 , backward 13.
        Unrouted nets 41 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 12.
        Unrouted nets 22 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 14.
        Unrouted nets 7 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 12.
        Unrouted nets 6 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 12.
        Unrouted nets 4 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 12.
        Unrouted nets 2 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 12.
        Unrouted nets 0 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.06 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMS_27_601.
I: Route-6001: Insert route through in HCKB_213_469.
I: Route-6001: Insert route through in HCKB_213_506.
    Annotate routing result again.
Finish routing takes 0.16 sec.
Used srb routing arc is 2070.
Cleanup routing takes 0.08 sec.
Routing done.
Total routing takes 8.08 sec.


Device Utilization Summary :
+-------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                   
| Use of ANALOG               | 0        | 1             | 0                   
| Use of APM                  | 0        | 240           | 0                   
| Use of BKCL                 | 5        | 6             | 84                  
| Use of CCS                  | 1        | 1             | 100                 
| Use of CLMA                 | 33       | 11675         | 1                   
|   FF                        | 96       | 93400         | 1                   
|   LUT                       | 100      | 46700         | 1                   
|   LUT-FF pairs              | 75       | 46700         | 1                   
| Use of CLMS                 | 14       | 4975          | 1                   
|   FF                        | 35       | 39800         | 1                   
|   LUT                       | 47       | 19900         | 1                   
|   LUT-FF pairs              | 30       | 19900         | 1                   
|   Distributed RAM           | 0        | 19900         | 0                   
| Use of DDRPHY_CPD           | 0        | 12            | 0                   
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                   
| Use of DDR_PHY              | 0        | 24            | 0                   
| Use of DRM                  | 0        | 155           | 0                   
| Use of GPLL                 | 1        | 6             | 17                  
| Use of GSEB                 | 0        | 218           | 0                   
| Use of HARD0                | 27       | 10550         | 1                   
| Use of HCKB                 | 2        | 96            | 3                   
| Use of HCKMUX_TEST          | 0        | 8             | 0                   
| Use of HSSTLP               | 0        | 2             | 0                   
| Use of IO                   | 65       | 300           | 22                  
|   IOBD                      | 30       | 144           | 21                  
|   IOBS                      | 35       | 156           | 23                  
| Use of IOCKB                | 0        | 24            | 0                   
| Use of IOCKMUX_TEST         | 0        | 6             | 0                   
| Use of IOLHR                | 64       | 300           | 22                  
| Use of KEYRAM               | 0        | 1             | 0                   
| Use of MFG_TEST             | 0        | 1             | 0                   
| Use of MRCKB                | 0        | 12            | 0                   
| Use of MRCKMUX_TEST         | 0        | 6             | 0                   
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                   
| Use of PCIE                 | 0        | 1             | 0                   
| Use of PCKMUX_TEST          | 0        | 12            | 0                   
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                   
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                   
| Use of PPLL                 | 0        | 6             | 0                   
| Use of PREGMUXC_TEST        | 0        | 4             | 0                   
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                   
| Use of RCKB                 | 0        | 24            | 0                   
| Use of RCKMUX_TEST          | 0        | 6             | 0                   
| Use of SCANCHAIN            | 0        | 1             | 0                   
| Use of SCKMUX_TEST          | 0        | 12            | 0                   
| Use of SFB                  | 0        | 2225          | 0                   
| Use of SPAD                 | 0        | 8             | 0                   
| Use of TSERDES              | 0        | 48            | 0                   
| Use of USCM                 | 1        | 32            | 4                   
| Use of USCMMUX_TEST         | 0        | 32            | 0                   
+-------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:15s)
Design 'hdmi_loop' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 28.000 sec
Action pnr: CPU time elapsed is 25.438 sec
Current time: Thu Jul 28 10:24:36 2022
Action pnr: Peak memory pool usage is 959,639,552 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:15s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Jul 28 10:24:40 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG676'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Thu Jul 28 10:24:50 2022
| Design       : hdmi_loop
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)     89           0  {sys_pll_m0/u_gpll/gpll_inst/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     321.543 MHz         20.000          3.110         16.890
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.890       0.000              0            470
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.146       0.000              0            470
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.792       0.000              0             89
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.107       0.000              0            470
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.097       0.000              0            470
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.797       0.000              0             89
====================================================================================================

Slow Corner: 950mV 125C
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  4.140
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.636 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.504       4.140         _N73             
 CLMA_21_625/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_21_625/Q0                    tco                   0.203       4.343 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.239       4.582         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [8]
 CLMA_21_624/Y2                    td                    0.229       4.811 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/L6
                                   net (fanout=1)        0.119       4.930         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N596
 CLMA_21_624/Y1                    td                    0.179       5.109 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.441       5.550         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N599
 CLMA_21_637/Y1                    td                    0.108       5.658 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119       5.777         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMA_21_637/Y0                    td                    0.108       5.885 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/gateop_perm/L6
                                   net (fanout=4)        0.551       6.436         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_613/CECO                  td                    0.136       6.572 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.572         _N36             
 CLMA_21_619/CECO                  td                    0.136       6.708 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.708         _N35             
 CLMA_21_625/CECO                  td                    0.136       6.844 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.844         _N34             
 CLMA_21_631/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.844         Logic Levels: 7  
                                                                                   Logic: 1.235ns(45.673%), Route: 1.469ns(54.327%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530      22.848         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245      23.093 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.433      23.526         _N73             
 CLMA_21_631/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.584      24.110                          
 clock uncertainty                                      -0.150      23.960                          

 Setup time                                             -0.226      23.734                          

 Data required time                                                 23.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.734                          
 Data arrival time                                                  -6.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.890                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.527
  Launch Clock Delay      :  4.140
  Clock Pessimism Removal :  0.613

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.636 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.504       4.140         _N73             
 CLMA_21_625/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_21_625/Q0                    tco                   0.203       4.343 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.239       4.582         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [8]
 CLMA_21_624/Y2                    td                    0.229       4.811 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/L6
                                   net (fanout=1)        0.119       4.930         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N596
 CLMA_21_624/Y1                    td                    0.179       5.109 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.441       5.550         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N599
 CLMA_21_637/Y1                    td                    0.108       5.658 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119       5.777         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMA_21_637/Y0                    td                    0.108       5.885 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/gateop_perm/L6
                                   net (fanout=4)        0.551       6.436         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_613/CECO                  td                    0.136       6.572 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.572         _N36             
 CLMA_21_619/CECO                  td                    0.136       6.708 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.708         _N35             
 CLMA_21_625/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.708         Logic Levels: 6  
                                                                                   Logic: 1.099ns(42.796%), Route: 1.469ns(57.204%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530      22.848         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245      23.093 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.434      23.527         _N73             
 CLMA_21_625/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.613      24.140                          
 clock uncertainty                                      -0.150      23.990                          

 Setup time                                             -0.226      23.764                          

 Data required time                                                 23.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.764                          
 Data arrival time                                                  -6.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.056                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.528
  Launch Clock Delay      :  4.140
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.636 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.504       4.140         _N73             
 CLMA_21_625/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_21_625/Q0                    tco                   0.203       4.343 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.239       4.582         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [8]
 CLMA_21_624/Y2                    td                    0.229       4.811 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/L6
                                   net (fanout=1)        0.119       4.930         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N596
 CLMA_21_624/Y1                    td                    0.179       5.109 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.441       5.550         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N599
 CLMA_21_637/Y1                    td                    0.108       5.658 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119       5.777         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMA_21_637/Y0                    td                    0.108       5.885 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/gateop_perm/L6
                                   net (fanout=4)        0.551       6.436         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_613/CECO                  td                    0.136       6.572 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.572         _N36             
 CLMA_21_619/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.572         Logic Levels: 5  
                                                                                   Logic: 0.963ns(39.597%), Route: 1.469ns(60.403%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530      22.848         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245      23.093 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.435      23.528         _N73             
 CLMA_21_619/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.584      24.112                          
 clock uncertainty                                      -0.150      23.962                          

 Setup time                                             -0.226      23.736                          

 Data required time                                                 23.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.736                          
 Data arrival time                                                  -6.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.164                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1/opit_0_inv_L6Q_perm/I4
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.144
  Launch Clock Delay      :  3.532
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       2.848         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.245       3.093 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=42)       0.439       3.532         _N74             
 CLMA_33_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_606/Q1                    tco                   0.158       3.690 f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.157       3.847         i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd [1]
 CLMA_33_612/D4                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.847         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.159%), Route: 0.157ns(49.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.636 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.508       4.144         _N73             
 CLMA_33_612/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.733                          
 clock uncertainty                                       0.000       3.733                          

 Hold time                                              -0.032       3.701                          

 Data required time                                                  3.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.701                          
 Data arrival time                                                  -3.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.146                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/state_2/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.143
  Launch Clock Delay      :  3.532
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       2.848         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.245       3.093 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=42)       0.439       3.532         _N74             
 CLMS_33_607/CLK                                                           r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/CLK

 CLMS_33_607/Q2                    tco                   0.158       3.690 f       i2c_config_m0/lut_index[2]/opit_0_inv_AQ/Q
                                   net (fanout=10)       0.167       3.857         lut_index[2]     
 CLMA_27_612/A3                                                            f       i2c_config_m0/state_2/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   3.857         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.615%), Route: 0.167ns(51.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.636 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.507       4.143         _N73             
 CLMA_27_612/CLK                                                           r       i2c_config_m0/state_2/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.732                          
 clock uncertainty                                       0.000       3.732                          

 Hold time                                              -0.042       3.690                          

 Data required time                                                  3.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.690                          
 Data arrival time                                                  -3.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.167                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_0/opit_0_inv/CLK
Endpoint    : i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/I3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.145
  Launch Clock Delay      :  3.530
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530       2.848         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245       3.093 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.437       3.530         _N73             
 CLMA_27_612/CLK                                                           r       i2c_config_m0/state_0/opit_0_inv/CLK

 CLMA_27_612/CR0                   tco                   0.173       3.703 f       i2c_config_m0/state_0/opit_0_inv/Q
                                   net (fanout=13)       0.167       3.870         i2c_config_m0/state_0
 CLMS_33_607/D3                                                            f       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   3.870         Logic Levels: 0  
                                                                                   Logic: 0.173ns(50.882%), Route: 0.167ns(49.118%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.287       3.636 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=42)       0.509       4.145         _N74             
 CLMS_33_607/CLK                                                           r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.411       3.734                          
 clock uncertainty                                       0.000       3.734                          

 Hold time                                              -0.038       3.696                          

 Data required time                                                  3.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.696                          
 Data arrival time                                                  -3.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.174                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_sda (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.636 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.506       4.142         _N73             
 CLMA_33_624/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK

 CLMA_33_624/Q2                    tco                   0.203       4.345 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        1.359       5.704         i2c_config_m0/sda_padoen_o
 IOLHR_16_768/DO_N                 td                    1.067       6.771 r       i2c_config_m0.i2c_sda_tri/opit_1/DO_N
                                   net (fanout=1)        0.000       6.771         i2c_config_m0.i2c_sda_tri/ntT
 IOBS_0_768/PAD                    tse                   3.649      10.420 f       i2c_config_m0.i2c_sda_tri/opit_0/IO
                                   net (fanout=1)        0.091      10.511         nt_hdmi_sda      
 J21                                                                       f       hdmi_sda (port)  

 Data arrival time                                                  10.511         Logic Levels: 2  
                                                                                   Logic: 4.919ns(77.233%), Route: 1.450ns(22.767%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.636 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.505       4.141         _N73             
 CLMA_27_624/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK

 CLMA_27_624/Q2                    tco                   0.203       4.344 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        1.228       5.572         i2c_config_m0/scl_padoen_o
 IOLHR_16_780/DO_N                 td                    1.067       6.639 r       i2c_config_m0.i2c_scl_tri/opit_1/DO_N
                                   net (fanout=1)        0.000       6.639         i2c_config_m0.i2c_scl_tri/ntT
 IOBS_0_780/PAD                    tse                   3.649      10.288 f       i2c_config_m0.i2c_scl_tri/opit_0/IO
                                   net (fanout=1)        0.138      10.426         nt_hdmi_scl      
 G21                                                                       f       hdmi_scl (port)  

 Data arrival time                                                  10.426         Logic Levels: 2  
                                                                                   Logic: 4.919ns(78.266%), Route: 1.366ns(21.734%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.287       3.636 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=42)       0.509       4.145         _N74             
 CLMA_21_594/CLK                                                           r       i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK

 CLMA_21_594/Q1                    tco                   0.203       4.348 r       i2c_config_m0/error/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        1.301       5.649         nt_led[1]        
 IOLHR_16_720/DO_P                 td                    1.172       6.821 r       led_obuf[1]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.821         led_obuf[1]/ntO  
 IOBD_0_720/PAD                    td                    2.410       9.231 r       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.129       9.360         led[1]           
 J24                                                                       r       led[1] (port)    

 Data arrival time                                                   9.360         Logic Levels: 2  
                                                                                   Logic: 3.785ns(72.579%), Route: 1.430ns(27.421%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J21                                                     0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.091       0.091         nt_hdmi_sda      
 IOBS_0_768/DIN                    td                    0.646       0.737 f       i2c_config_m0.i2c_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.737         i2c_config_m0.i2c_sda_tri/ntI
 IOLHR_16_768/DI_TO_CLK            td                    0.091       0.828 f       i2c_config_m0.i2c_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.856       1.684         _N1              
 CLMA_21_630/M2                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D

 Data arrival time                                                   1.684         Logic Levels: 2  
                                                                                   Logic: 0.737ns(43.765%), Route: 0.947ns(56.235%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G21                                                     0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.138       0.138         nt_hdmi_scl      
 IOBS_0_780/DIN                    td                    0.646       0.784 f       i2c_config_m0.i2c_scl_tri/opit_0/O
                                   net (fanout=1)        0.000       0.784         i2c_config_m0.i2c_scl_tri/ntI
 IOLHR_16_780/DI_TO_CLK            td                    0.091       0.875 f       i2c_config_m0.i2c_scl_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.971       1.846         _N0              
 CLMA_27_624/M0                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D

 Data arrival time                                                   1.846         Logic Levels: 2  
                                                                                   Logic: 0.737ns(39.924%), Route: 1.109ns(60.076%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.646       0.772 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.772         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.091       0.863 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=32)       1.491       2.354         nt_rst_n         
 CLMA_21_630/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/RS

 Data arrival time                                                   2.354         Logic Levels: 2  
                                                                                   Logic: 0.737ns(31.308%), Route: 1.617ns(68.692%)
====================================================================================================

====================================================================================================
Fast Corner: 1050mV -40C
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.357
  Launch Clock Delay      :  2.805
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.208         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.441 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.364       2.805         _N73             
 CLMA_21_625/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_21_625/Q0                    tco                   0.125       2.930 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.143       3.073         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [8]
 CLMA_21_624/Y2                    td                    0.125       3.198 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/L6
                                   net (fanout=1)        0.075       3.273         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N596
 CLMA_21_624/Y1                    td                    0.100       3.373 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.252       3.625         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N599
 CLMA_21_637/Y1                    td                    0.070       3.695 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       3.770         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMA_21_637/Y0                    td                    0.062       3.832 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/gateop_perm/L6
                                   net (fanout=4)        0.319       4.151         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_613/CECO                  td                    0.088       4.239 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.239         _N36             
 CLMA_21_619/CECO                  td                    0.088       4.327 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.327         _N35             
 CLMA_21_625/CECO                  td                    0.088       4.415 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.415         _N34             
 CLMA_21_631/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.415         Logic Levels: 7  
                                                                                   Logic: 0.746ns(46.335%), Route: 0.864ns(53.665%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334      21.848         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195      22.043 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.314      22.357         _N73             
 CLMA_21_631/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.431      22.788                          
 clock uncertainty                                      -0.150      22.638                          

 Setup time                                             -0.116      22.522                          

 Data required time                                                 22.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.522                          
 Data arrival time                                                  -4.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.107                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.358
  Launch Clock Delay      :  2.805
  Clock Pessimism Removal :  0.447

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.208         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.441 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.364       2.805         _N73             
 CLMA_21_625/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_21_625/Q0                    tco                   0.125       2.930 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.143       3.073         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [8]
 CLMA_21_624/Y2                    td                    0.125       3.198 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/L6
                                   net (fanout=1)        0.075       3.273         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N596
 CLMA_21_624/Y1                    td                    0.100       3.373 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.252       3.625         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N599
 CLMA_21_637/Y1                    td                    0.070       3.695 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       3.770         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMA_21_637/Y0                    td                    0.062       3.832 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/gateop_perm/L6
                                   net (fanout=4)        0.319       4.151         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_613/CECO                  td                    0.088       4.239 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.239         _N36             
 CLMA_21_619/CECO                  td                    0.088       4.327 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.327         _N35             
 CLMA_21_625/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.327         Logic Levels: 6  
                                                                                   Logic: 0.658ns(43.233%), Route: 0.864ns(56.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334      21.848         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195      22.043 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.315      22.358         _N73             
 CLMA_21_625/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.447      22.805                          
 clock uncertainty                                      -0.150      22.655                          

 Setup time                                             -0.116      22.539                          

 Data required time                                                 22.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.539                          
 Data arrival time                                                  -4.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.212                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.359
  Launch Clock Delay      :  2.805
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.208         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.441 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.364       2.805         _N73             
 CLMA_21_625/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_21_625/Q0                    tco                   0.125       2.930 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.143       3.073         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [8]
 CLMA_21_624/Y2                    td                    0.125       3.198 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_12/gateop_perm/L6
                                   net (fanout=1)        0.075       3.273         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N596
 CLMA_21_624/Y1                    td                    0.100       3.373 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.252       3.625         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N599
 CLMA_21_637/Y1                    td                    0.070       3.695 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       3.770         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMA_21_637/Y0                    td                    0.062       3.832 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/gateop_perm/L6
                                   net (fanout=4)        0.319       4.151         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_613/CECO                  td                    0.088       4.239 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.239         _N36             
 CLMA_21_619/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.239         Logic Levels: 5  
                                                                                   Logic: 0.570ns(39.749%), Route: 0.864ns(60.251%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334      21.848         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195      22.043 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.316      22.359         _N73             
 CLMA_21_619/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.431      22.790                          
 clock uncertainty                                      -0.150      22.640                          

 Setup time                                             -0.116      22.524                          

 Data required time                                                 22.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.524                          
 Data arrival time                                                  -4.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.285                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1/opit_0_inv_L6Q_perm/I4
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.809
  Launch Clock Delay      :  2.364
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.848         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.195       2.043 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=42)       0.321       2.364         _N74             
 CLMA_33_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_606/Q1                    tco                   0.103       2.467 r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.118       2.585         i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd [1]
 CLMA_33_612/D4                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.585         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.606%), Route: 0.118ns(53.394%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.208         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.441 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.368       2.809         _N73             
 CLMA_33_612/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.512                          
 clock uncertainty                                       0.000       2.512                          

 Hold time                                              -0.024       2.488                          

 Data required time                                                  2.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.488                          
 Data arrival time                                                  -2.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.097                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/state_2/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.808
  Launch Clock Delay      :  2.364
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.848         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.195       2.043 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=42)       0.321       2.364         _N74             
 CLMS_33_607/CLK                                                           r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/CLK

 CLMS_33_607/Q2                    tco                   0.103       2.467 r       i2c_config_m0/lut_index[2]/opit_0_inv_AQ/Q
                                   net (fanout=10)       0.124       2.591         lut_index[2]     
 CLMA_27_612/A3                                                            r       i2c_config_m0/state_2/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   2.591         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.374%), Route: 0.124ns(54.626%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.208         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.441 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.367       2.808         _N73             
 CLMA_27_612/CLK                                                           r       i2c_config_m0/state_2/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.511                          
 clock uncertainty                                       0.000       2.511                          

 Hold time                                              -0.033       2.478                          

 Data required time                                                  2.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.478                          
 Data arrival time                                                  -2.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_0/opit_0_inv/CLK
Endpoint    : i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/I3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.810
  Launch Clock Delay      :  2.362
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.848         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195       2.043 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.319       2.362         _N73             
 CLMA_27_612/CLK                                                           r       i2c_config_m0/state_0/opit_0_inv/CLK

 CLMA_27_612/CR0                   tco                   0.122       2.484 r       i2c_config_m0/state_0/opit_0_inv/Q
                                   net (fanout=13)       0.125       2.609         i2c_config_m0/state_0
 CLMS_33_607/D3                                                            r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   2.609         Logic Levels: 0  
                                                                                   Logic: 0.122ns(49.393%), Route: 0.125ns(50.607%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.208         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.233       2.441 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=42)       0.369       2.810         _N74             
 CLMS_33_607/CLK                                                           r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.297       2.513                          
 clock uncertainty                                       0.000       2.513                          

 Hold time                                              -0.029       2.484                          

 Data required time                                                  2.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.484                          
 Data arrival time                                                  -2.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.125                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.208         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.233       2.441 r       HCKBROUTE_38/CLKOUT
                                   net (fanout=42)       0.369       2.810         _N74             
 CLMA_21_594/CLK                                                           r       i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK

 CLMA_21_594/Q1                    tco                   0.119       2.929 r       i2c_config_m0/error/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.730       3.659         nt_led[1]        
 IOLHR_16_720/DO_P                 td                    0.488       4.147 r       led_obuf[1]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.147         led_obuf[1]/ntO  
 IOBD_0_720/PAD                    td                    1.954       6.101 r       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.129       6.230         led[1]           
 J24                                                                       r       led[1] (port)    

 Data arrival time                                                   6.230         Logic Levels: 2  
                                                                                   Logic: 2.561ns(74.883%), Route: 0.859ns(25.117%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_sda (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.208         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.441 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.366       2.807         _N73             
 CLMA_33_624/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK

 CLMA_33_624/Q2                    tco                   0.125       2.932 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        0.887       3.819         i2c_config_m0/sda_padoen_o
 IOLHR_16_768/DO_N                 td                    0.398       4.217 f       i2c_config_m0.i2c_sda_tri/opit_1/DO_N
                                   net (fanout=1)        0.000       4.217         i2c_config_m0.i2c_sda_tri/ntT
 IOBS_0_768/PAD                    tse                   1.625       5.842 f       i2c_config_m0.i2c_sda_tri/opit_0/IO
                                   net (fanout=1)        0.091       5.933         nt_hdmi_sda      
 J21                                                                       f       hdmi_sda (port)  

 Data arrival time                                                   5.933         Logic Levels: 2  
                                                                                   Logic: 2.148ns(68.714%), Route: 0.978ns(31.286%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       2.208         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.441 r       HCKBROUTE_39/CLKOUT
                                   net (fanout=76)       0.365       2.806         _N73             
 CLMA_27_624/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK

 CLMA_27_624/Q2                    tco                   0.125       2.931 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.812       3.743         i2c_config_m0/scl_padoen_o
 IOLHR_16_780/DO_N                 td                    0.398       4.141 f       i2c_config_m0.i2c_scl_tri/opit_1/DO_N
                                   net (fanout=1)        0.000       4.141         i2c_config_m0.i2c_scl_tri/ntT
 IOBS_0_780/PAD                    tse                   1.625       5.766 f       i2c_config_m0.i2c_scl_tri/opit_0/IO
                                   net (fanout=1)        0.138       5.904         nt_hdmi_scl      
 G21                                                                       f       hdmi_scl (port)  

 Data arrival time                                                   5.904         Logic Levels: 2  
                                                                                   Logic: 2.148ns(69.335%), Route: 0.950ns(30.665%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J21                                                     0.000       0.000 r       hdmi_sda (port)  
                                   net (fanout=1)        0.091       0.091         nt_hdmi_sda      
 IOBS_0_768/DIN                    td                    0.445       0.536 r       i2c_config_m0.i2c_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.536         i2c_config_m0.i2c_sda_tri/ntI
 IOLHR_16_768/DI_TO_CLK            td                    0.073       0.609 r       i2c_config_m0.i2c_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.576       1.185         _N1              
 CLMA_21_630/M2                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D

 Data arrival time                                                   1.185         Logic Levels: 2  
                                                                                   Logic: 0.518ns(43.713%), Route: 0.667ns(56.287%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G21                                                     0.000       0.000 r       hdmi_scl (port)  
                                   net (fanout=1)        0.138       0.138         nt_hdmi_scl      
 IOBS_0_780/DIN                    td                    0.445       0.583 r       i2c_config_m0.i2c_scl_tri/opit_0/O
                                   net (fanout=1)        0.000       0.583         i2c_config_m0.i2c_scl_tri/ntI
 IOLHR_16_780/DI_TO_CLK            td                    0.073       0.656 r       i2c_config_m0.i2c_scl_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.660       1.316         _N0              
 CLMA_27_624/M0                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D

 Data arrival time                                                   1.316         Logic Levels: 2  
                                                                                   Logic: 0.518ns(39.362%), Route: 0.798ns(60.638%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.445       0.571 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.073       0.644 r       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=32)       0.960       1.604         nt_rst_n         
 CLMA_21_630/RS                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/RS

 Data arrival time                                                   1.604         Logic Levels: 2  
                                                                                   Logic: 0.518ns(32.294%), Route: 1.086ns(67.706%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 11.000 sec
Action report_timing: CPU time elapsed is 10.609 sec
Current time: Thu Jul 28 10:24:50 2022
Action report_timing: Peak memory pool usage is 534,790,144 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Jul 28 10:24:54 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'FBG676'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.593750 sec.
Generating architecture configuration.
The bitstream file is "E:/axp100/demo/hdmi_loop/generate_bitstream/hdmi_loop.sbit"
Generate programming file takes 10.187500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 21.000 sec
Action gen_bit_stream: CPU time elapsed is 19.453 sec
Current time: Thu Jul 28 10:25:14 2022
Action gen_bit_stream: Peak memory pool usage is 1,055,993,856 bytes
Process "Generate Bitstream" done.
Process exit normally.
