<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e10298"><registerName>pipe0</registerName><registerNameMore><registerNameFull>pipe0</registerNameFull></registerNameMore><registerBody><registerDescription>See field descriptions</registerDescription><registerProperties><registerPropset><addressOffset>0x1c0</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>0x2880</registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e10309"><bitFieldName>pipeenable</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Enable PIPE logic</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10324"><bitFieldName>pipeifc</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>Selects the form of PIPE interface.</p><p> *	0x0 = PIPE architecture with legacy interface (no message bus)</p><p> *	0x1 = PIPE architecture with low pin count interface</p><p> *	0x2,0x3 = SerDes architecture with low pin count interface</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>2</bitWidth><bitOffset>4</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10346"><bitFieldName>pipemode</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>PIPE Logic Mode select</p><p> *	0x0 = PCIe,      0x1 = USB</p><p> *	0x2 = SATA,    0x3 = DisplayPort</p><p> *	0x4 - 0x6 = Reserved,</p><p> *	0x7 = USB 4.0</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>8</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10370"><bitFieldName>pipe_usb_version</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>USB3 version select</p><p> *	0x0 = USB 3.0,       0x1 = USB 3.1, </p><p> *	0x2 = USB 3.2,       0x3 = Reserved</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>2</bitWidth><bitOffset>12</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>10</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10390"><bitFieldName>pipe_dpmode</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>PIPE DisPlay Port Mode select</p><p> *	0x0 = DP is in Tx Mode</p><p> *	0x1 = DP is in Rx Mode</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>16</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10410"><bitFieldName>sata_hold_acc</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>SATA HOLD/HOLDA Acceleration Enables</p><p> *	0x0 = Disabled Acceleration</p><p> *	0x1 = Enables HOLD Acceleration</p><p> *	0x2 = Enables HOLDA Acceleration</p><p> *	0x3 = Enables both HOLD and HOLDA Acceleration</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>2</bitWidth><bitOffset>20</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10435"><bitFieldName>oob_idleburst_timing</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>Defines how the idleburst timing is controlled</p><p> *	0x1 --&gt; MAC controls</p><p> *	0x2 --&gt; PIPE controls</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>2</bitWidth><bitOffset>24</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10455"><bitFieldName>initialization_done</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Indicates that all the registers have been initialized and that pipe logic can be activated.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>28</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10470"><bitFieldName>init_rxpd_en</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Enable PHY Rx channel in powerdown when sys reset is active until MAC asserts P0 request in PIPE mode.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>29</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10485"><bitFieldName>init_txpd_en</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Enable PHY Tx channel in powerdown when sys reset is active.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>30</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>