Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 25 23:01:19 2025
| Host         : RM_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file b6_ripple_adder_timing_summary_routed.rpt -pb b6_ripple_adder_timing_summary_routed.pb -rpx b6_ripple_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : b6_ripple_adder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            c_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.930ns  (logic 5.357ns (33.629%)  route 10.573ns (66.371%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           4.050     5.514    y_IBUF[1]
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.124     5.638 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.300     5.938    c2
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.062 r  c_out_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.601     6.663    c4
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.124     6.787 r  c_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.622    12.409    c_out_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.930 r  c_out_OBUF_inst/O
                         net (fo=0)                   0.000    15.930    c_out
    L1                                                                r  c_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.923ns  (logic 5.351ns (35.859%)  route 9.572ns (64.141%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           4.050     5.514    y_IBUF[1]
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.124     5.638 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.300     5.938    c2
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.062 r  c_out_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.599     6.661    c4
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.124     6.785 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.622    11.407    overflow_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    14.923 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000    14.923    overflow
    P1                                                                r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.095ns  (logic 5.350ns (44.236%)  route 6.744ns (55.764%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           4.050     5.514    y_IBUF[1]
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.124     5.638 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.300     5.938    c2
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.062 r  c_out_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.317     6.379    c4
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.124     6.503 r  sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.077     8.580    sum_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.095 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.095    sum[5]
    U15                                                               r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.037ns  (logic 5.348ns (44.424%)  route 6.690ns (55.576%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           4.050     5.514    y_IBUF[1]
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.152     5.666 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.639     8.306    sum_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732    12.037 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.037    sum[1]
    E19                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.978ns  (logic 5.344ns (44.619%)  route 6.633ns (55.381%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           4.050     5.514    y_IBUF[1]
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.124     5.638 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.300     5.938    c2
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.062 r  c_out_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.612     6.674    c4
    SLICE_X0Y16          LUT4 (Prop_lut4_I1_O)        0.124     6.798 r  sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.671     8.469    sum_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.978 r  sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.978    sum[4]
    W18                                                               r  sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.819ns  (logic 5.213ns (44.103%)  route 6.607ns (55.897%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           4.050     5.514    y_IBUF[1]
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.124     5.638 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.691     6.329    c2
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.124     6.453 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.865     8.319    sum_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.819 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.819    sum[2]
    U19                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.771ns  (logic 5.221ns (44.354%)  route 6.550ns (55.646%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           4.050     5.514    y_IBUF[1]
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.124     5.638 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.690     6.328    c2
    SLICE_X0Y17          LUT6 (Prop_lut6_I2_O)        0.124     6.452 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.810     8.262    sum_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.771 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.771    sum[3]
    V19                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.452ns  (logic 5.087ns (44.418%)  route 6.365ns (55.582%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  y_IBUF[0]_inst/O
                         net (fo=3, routed)           4.274     5.732    y_IBUF[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.124     5.856 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.091     7.947    sum_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.452 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.452    sum[0]
    U16                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.474ns (59.892%)  route 0.987ns (40.108%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  x_IBUF[4]_inst/O
                         net (fo=4, routed)           0.645     0.864    x_IBUF[4]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.045     0.909 r  sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.251    sum_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.460 r  sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.460    sum[4]
    W18                                                               r  sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.472ns (59.510%)  route 1.001ns (40.490%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  x_IBUF[0]_inst/O
                         net (fo=3, routed)           0.499     0.720    x_IBUF[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.765 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.502     1.267    sum_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.473 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.473    sum[0]
    U16                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.487ns (59.939%)  route 0.994ns (40.061%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  x_IBUF[2]_inst/O
                         net (fo=3, routed)           0.603     0.835    x_IBUF[2]
    SLICE_X0Y17          LUT6 (Prop_lut6_I1_O)        0.045     0.880 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.271    sum_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.481 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.481    sum[3]
    V19                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.479ns (59.352%)  route 1.013ns (40.648%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  x_IBUF[2]_inst/O
                         net (fo=3, routed)           0.597     0.828    x_IBUF[2]
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.045     0.873 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.290    sum_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.492 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.492    sum[2]
    U19                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.487ns (58.967%)  route 1.035ns (41.033%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sel_IBUF_inst/O
                         net (fo=9, routed)           0.529     0.756    sel_IBUF
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.045     0.801 r  sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.506     1.307    sum_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.523 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.523    sum[5]
    U15                                                               r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.754ns  (logic 1.562ns (56.698%)  route 1.193ns (43.302%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  x_IBUF[0]_inst/O
                         net (fo=3, routed)           0.433     0.654    x_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I1_O)        0.048     0.702 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.759     1.462    sum_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     2.754 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.754    sum[1]
    E19                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.776ns  (logic 1.480ns (39.199%)  route 2.296ns (60.801%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  x_IBUF[4]_inst/O
                         net (fo=4, routed)           0.509     0.728    x_IBUF[4]
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.045     0.773 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.787     2.560    overflow_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.776 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     3.776    overflow
    P1                                                                r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            c_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.259ns  (logic 1.486ns (34.899%)  route 2.773ns (65.101%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  x_IBUF[4]_inst/O
                         net (fo=4, routed)           0.508     0.727    x_IBUF[4]
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.045     0.772 r  c_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.265     3.036    c_out_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.259 r  c_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.259    c_out
    L1                                                                r  c_out (OUT)
  -------------------------------------------------------------------    -------------------





