{"vcs1":{"timestamp_begin":1731402124.195446261, "rt":2.02, "ut":1.13, "st":0.29}}
{"vcselab":{"timestamp_begin":1731402126.299056737, "rt":1.36, "ut":0.35, "st":0.13}}
{"link":{"timestamp_begin":1731402127.736816218, "rt":0.43, "ut":0.13, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731402123.573376806}
{"VCS_COMP_START_TIME": 1731402123.573376806}
{"VCS_COMP_END_TIME": 1731402130.562823321}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334584}}
{"stitch_vcselab": {"peak_mem": 231596}}
