$date
	Wed Aug 27 17:09:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_jk_ff $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
1"
0!
$end
#2000
0"
#4000
1"
#5000
1$
#6000
0"
#8000
1"
#10000
0"
0$
#12000
1"
#14000
0"
#15000
1#
#16000
1!
1"
#18000
0"
#20000
1"
0#
#22000
0"
#24000
1"
#25000
1$
1#
#26000
0"
#28000
0!
1"
#30000
0"
0$
0#
#32000
1"
#34000
0"
#35000
