###############################################################################
#
#                      R E L E A S E   H I S T O R Y
#
# RF parameter configuration
# Model : R875 Watch4 Fresh Large LTE
# NFC IC : SN110U
# Local : Global
# Paltform : S.LSI 27.12XTAL
# NXP_RF_FILE_VERSION_INFO={5E, 02} 2021.05.14 Modified CLK_MAN and FDT timing for EMVCo
# NXP_RF_FILE_VERSION_INFO={5C, 01} 1'st board matching based FW01.10.5C
###############################################################################
# System clock source selection configuration
#define CLK_SRC_XTAL       1
#define CLK_SRC_PLL        2
NXP_SYS_CLK_SRC_SEL=0x01

###############################################################################
# System clock frequency selection configuration
#define CLK_FREQ_13MHZ         1
#define CLK_FREQ_19_2MHZ       2
#define CLK_FREQ_24MHZ         3
#define CLK_FREQ_26MHZ         4
#define CLK_FREQ_38_4MHZ       5
#define CLK_FREQ_52MHZ         6
NXP_SYS_CLK_FREQ_SEL=0x02

###############################################################################
# The timeout value to be used for clock request acknowledgment
# min value = 0x01 to max = 0x06
#NXP_SYS_CLOCK_TO_CFG=0x06

###############################################################################
# The delay to try to start PLL/XTAL when using sys clock 256/fc units = ~18.8 us
# min value = 0x01 to max = 0x1F
#NXP_CLOCK_REQ_DELAY=0x16

###################################################################################
# Phase config
# Phone On 4byte(Field on, TypeA, TypeB, TypeF) + Phone Off 4byte(Field on, TypeA, TypeB, TypeF)
# A0, 6A, 10,
# 00, 00, 00, 00, 00, 00, 00, 00,   00, 00, 00, 00, 00, 00, 00, 00,    0 degree
# B4, 00, B4, 00, B4, 00, B4, 00,      B4, 00, B4, 00, B4, 00, B4, 00,    45degree
# 68, 01, 68, 01, 68, 01, 68, 01,      68, 01, 68, 01, 68, 01, 68, 01,    90 degree
# 1C, 02, 1C, 02, 1C, 02, 1C, 02,      1C, 02, 1C, 02, 1C, 02, 1C, 02,    135 degree positive
# D0, 02, D0, 02, D0, 02, D0, 02,      D0, 02, D0, 02, D0, 02, D0, 02,    180 degree
# 84, 03, 84, 03, 84, 03, 84, 03,      84, 03, 84, 03, 84, 03, 84, 03,    225 degree
# 38, 04, 38, 04, 38, 04, 38, 04,      38, 04, 38, 04, 38, 04, 38, 04,    270 degree
# EC, 04, EC, 04, EC, 04, EC, 04,      EC, 04, EC, 04, EC, 04, EC, 04,    315 degree negative
# 3C, 05, 3C, 05, 3C, 05, 3C, 05,      3C, 05, 3C, 05, 3C, 05, 3C, 05,    335 degree
###################################################################################
# VDDPA(TVDD) setting  VDDPA config Example 2: Configuration 2 (DC-DC BYPASS)
# VDDPA=3V3 internal DCDC BOOST bypass
# A0, 0E, 2C, F0, 00, 3E, 11, 29, 29, 29, 00, 00, 00, 00, 00, A7, 8E, FF, FF, 12, 12, 12, 12, 0A, 00, 00, 00, 00, 02,    00, 00, 01, 00, 10, 00, 04, 00, 00, 00, 17, 40, 20, 07, 13, 07, 05, 13,
###################################################################################
#RX resistor setting
# RX=640 ohm, 640 *4 = 2720 = 0x0A A0 -> LSB first A0 0A
# A0, 06, 03, A0, 0A, 08
###################################################################################

NXP_RF_CONF_BLK_1={
          20, 02, D7, 05,
          A0, 6A, 10,   00, 00, 00, 00, 00, 00, 00, 00,      00, 00, 00, 00, 00, 00, 00, 00,
          A0, 1F, 06, 37, 00, 1B, 00, 14, 00,
          A0, 0E, 2C, F0, 00, 3E, 11, 29, 29, 29, 00, 00, 00, 00, 00, A7, 8E, FF, FF, 12, 12, 12, 12, 0A, 00, 00, 00, 00, 02, 00, 00, 01, 00, 10, 00, 04, 00, 00, 00, 17, 40, 20, 07, 13, 07, 05, 13,
          A0, AB, 82, 27, 1B, 5E, 04, 7A, 04, 9A, 04, D5, 04, 1D, 05, 66, 05, AF, 05, 04, 06, 59, 06, AE, 06, 14, 07, 7A, 07, E0, 07, 60, 08, E0, 08, 5F, 09, DF, 09, 5F, 0A, 09, 0B, B4, 0B, 5E, 0C, 09, 0D, B3, 0D, 80, 0E, 4D, 0F, 19, 10, 19, 11, 19, 12, 19, 13, 19, 14, 19, 15, 6E, 16, C3, 17, 19, 19, 6E, 1A, C3, 1B, 18, 1D, 18, 1F, 18, 21, 18, 23, 18, 25, 18, 27, 18, 29, C3, 2B, 6D, 2E, 18, 31, C3, 33, 18, 37, 6D, 3A, C2, 3D, C2, 41, C2, 45, C2, 49, C2, 4D, 18, 53, 6D, 58, C2, 5D, 18, 63, 6D, 68, 7C, 6E, 8C, 74, 9C, 7A, 9C, 82, 9C, 8A,
          A0, A6, 03, A0, 0A, 08
}

###################################################################################
# Setting for DLMA on FW 01.10.21
# A0, AF, 09, 11, 41, 00, 12, 11, 41, 00, 12, 00, : ENABLE, EN_DLMA+VDDPA+TYPEA&B+TYPEF+PhoneOFF
# A0, 98, 08, 90, 26, 31, 80, 12, A8, 87, A8, : RSSI, LMAref+RSSIref+POWER8A/Mref+RFU
# A0, 98, 08, XX, YY, ZZ, 80, 12, A8, 87, A8, : XX, increase XX -> decrease LMA, YY, ZZ, Measured RSSI increase ZZ YY -> increase LMA
# A0, 34,....... : DLMA RSSI table
# A0, 9E, 0C, 0B, 26, 31, XX, 00, YY, 00, ZZ, FF, FF, 00, 00, : XX(LPDET), YY(NFCON), ZZ(NFCOFF%). FF(Greencar)
# A0, A9........ : DLMA TX table
###################################################################################

NXP_RF_CONF_BLK_2={
          20, 02, F2, 04,
          A0, AF, 09, 10, 41, 00, 12, 10, 41, 00, 12, 00,
          A0, 98, 08, B0, 26, 31, 80, 12, A8, 87, A8,
          A0, 34, C8, 23, 04, 3D, 01, 05, 19, BF, 0E, 00, 00, 6E, 12, 00, 00, 1E, 16, 00, 00, 1E, 16, 00, 00, 30, 19, 00, 00, 30, 19, 00, 00, E0, 1C, 00, 00, E0, 1C, 00, 00, 53, 23, 00, 00, 78, 29, 00, 00, 78, 29, 00, 00, 26, 31, 00, 00, 26, 31, 00, 00, 26, 31, 00, 00, 26, 31, 00, 00, 26, 31, 00, 00, 26, 31, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00, 05, 19, D8, 01, 00, 00, 12, 03, 00, 00, 9C, 04, 00, 00, 87, 05, 00, 00, 11, 07, 00, 00, FD, 07, 00, 00, D4, 09, 00, 00, 35, 0D, 00, 00, D1, 11, 00, 00, 93, 18, 00, 00, DD, 24, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00, DF, 7A, 00, 00,
          A0, 9E, 0C, 0B, 26, 31, 10, 00, 15, 00, 2B, 52, 03, 00, 00
}

NXP_RF_CONF_BLK_3={
          20, 02, F1, 01,
          A0, A9, ED, 40, 2A, FF, 41, 24, FF, 42, 1F, FF, 43, 1A, FF, 44, 16, FF, 45, 12, FF, 46, 0F, FF, 47, 0C, FF, 07, 2A, F1, 48, 09, FF, 08, 23, F7, 49, 07, FF, 09, 1E, F7, 4A, 05, FF, 0A, 19, FA, 4B, 03, FF, 0B, 15, FA, 4C, 01, FF, 0C, 12, F5, 0D, 0F, F2, 0E, 0C, F2, 0F, 09, F5, 10, 06, FC, 11, 06, E2, 12, 02, FB, 13, 01, F0, 14, 00, E6, 15, 00, CF, 16, 00, BA, 17, 00, A7, 18, 00, 96, 19, 00, 87, 1A, 00, 79, 1B, 00, 6C, 1C, 00, 61, 1D, 00, 57, 1E, 00, 4E, 1F, 00, 46, 20, 00, 3F, 21, 00, 38, 22, 00, 32, 23, 00, 2D, 24, 00, 28, A5, 00, 48, A6, 00, 40, A7, 00, 39, A8, 00, 33, A9, 00, 2D, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28, AA, 00, 28
}

###################################################################################
# Card mode MODE3 setting
# A0, 0D, 06, 12, 4C, 20, 0C, 00, 00, CLIF_ANACTRL_TX_CONFIG_REG,
# A0, 0D, 06, 60, 95, FF, FF, 3F, 00, CLIF_SS_TX1_CMCFG_REG
# A0, 0D, 06, 60, 97, FF, FF, 3F, 00, CLIF_SS_TX2_CMCFG_REG
# A0, 0D, 06, 60, AB, FF, FF, 00, 00  CLIF_SS_TX_SCALE_CFG_REG
###################################################################################

NXP_RF_CONF_BLK_4={ 20, 02, 25, 04,
                  A0, 0D, 06, 12, 4C, 20, 0C, 00, 00,
                  A0, 0D, 06, 60, 95, FF, FF, 3F, 00,
                  A0, 0D, 06, 60, 97, FF, FF, 3F, 00,
				  A0, 0D, 06, 60, AB, FF, FF, 00, 00
}



###################################################################################
# Non RF local/platform config
# A0, 0A, 01, 20,	SYSTEM_CLOCK_CFG	unit 18,8us  0x20=600us
# eSE reset notification A088
# A0, 88, 03, 31, 2C, 01 SN110U COLD_RESET enable
# A0, 88, 03, 01, 2C, 01 SN110T COLD_RESET disable
# A0, 11, 07, 08, 22, 32, 01, C8, F6, F6 RF_CLOCK_CFG
###################################################################################

NXP_RF_CONF_BLK_5={
		  20, 02, 15, 03,
		  A0, 0A, 01, 20,
		  A0, 88, 03, 31, 2C, 01,
		  A0, 11, 07, 08, 22, 32, 01, C8, F6, F6
}

NXP_RF_CONF_BLK_6={
		20, 02, 07, 01,
		A0, 0D, 03, 61, 09, 7F
}

###################################################################################
# File Version Information
NXP_RF_FILE_VERSION_INFO={5E, 02}
################################# END OF FILE #####################################
