{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 28 23:01:23 2024 " "Info: Processing started: Sat Dec 28 23:01:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off small_computer -c small_computer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off small_computer -c small_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/Desktop/新建文件夹/ins_decode.v " "Warning: Can't analyze file -- file D:/Desktop/新建文件夹/ins_decode.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../shiyan4/sm/sm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../shiyan4/sm/sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "../shiyan4/sm/sm.v" "" { Text "D:/Desktop/quartus file/shiyan4/sm/sm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../shiyan4/reg_group/reg_group.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../shiyan4/reg_group/reg_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_group " "Info: Found entity 1: reg_group" {  } { { "../shiyan4/reg_group/reg_group.v" "" { Text "D:/Desktop/quartus file/shiyan4/reg_group/reg_group.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../shiyan4/psw/psw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../shiyan4/psw/psw.v" { { "Info" "ISGN_ENTITY_NAME" "1 psw " "Info: Found entity 1: psw" {  } { { "../shiyan4/psw/psw.v" "" { Text "D:/Desktop/quartus file/shiyan4/psw/psw.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../shiyan4/pc/pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../shiyan4/pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "../shiyan4/pc/pc.v" "" { Text "D:/Desktop/quartus file/shiyan4/pc/pc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../shiyan4/ir/ir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../shiyan4/ir/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "../shiyan4/ir/ir.v" "" { Text "D:/Desktop/quartus file/shiyan4/ir/ir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../shiyan3/mux3_1/mux3_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../shiyan3/mux3_1/mux3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Info: Found entity 1: mux3_1" {  } { { "../shiyan3/mux3_1/mux3_1.v" "" { Text "D:/Desktop/quartus file/shiyan3/mux3_1/mux3_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../shiyan3/mux2_1/mux2_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../shiyan3/mux2_1/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Info: Found entity 1: mux2_1" {  } { { "../shiyan3/mux2_1/mux2_1.v" "" { Text "D:/Desktop/quartus file/shiyan3/mux2_1/mux2_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../shiyan3/con_signal/con_signal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../shiyan3/con_signal/con_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_signal " "Info: Found entity 1: con_signal" {  } { { "../shiyan3/con_signal/con_signal.v" "" { Text "D:/Desktop/quartus file/shiyan3/con_signal/con_signal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../au/au.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../au/au.v" { { "Info" "ISGN_ENTITY_NAME" "1 au " "Info: Found entity 1: au" {  } { { "../au/au.v" "" { Text "D:/Desktop/quartus file/au/au.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small_computer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file small_computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 small_computer " "Info: Found entity 1: small_computer" {  } { { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "small_computer " "Info: Elaborating entity \"small_computer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "au au:inst13 " "Info: Elaborating entity \"au\" for hierarchy \"au:inst13\"" {  } { { "small_computer.bdf" "inst13" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 176 136 256 304 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "teau_enp au.v(8) " "Warning (10240): Verilog HDL Always Construct warning at au.v(8): inferring latch(es) for variable \"teau_enp\", which holds its previous value in one or more paths through the always construct" {  } { { "../au/au.v" "" { Text "D:/Desktop/quartus file/au/au.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_signal con_signal:inst2 " "Info: Elaborating entity \"con_signal\" for hierarchy \"con_signal:inst2\"" {  } { { "small_computer.bdf" "inst2" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 192 936 1080 512 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ins_decode.v 1 1 " "Warning: Using design file ins_decode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ins_decode " "Info: Found entity 1: ins_decode" {  } { { "ins_decode.v" "" { Text "D:/Desktop/quartus file/my_small_computer/ins_decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_decode ins_decode:inst3 " "Info: Elaborating entity \"ins_decode\" for hierarchy \"ins_decode:inst3\"" {  } { { "small_computer.bdf" "inst3" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 192 568 680 448 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en ins_decode.v(7) " "Warning (10235): Verilog HDL Always Construct warning at ins_decode.v(7): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ins_decode.v" "" { Text "D:/Desktop/quartus file/my_small_computer/ins_decode.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst4 " "Info: Elaborating entity \"sm\" for hierarchy \"sm:inst4\"" {  } { { "small_computer.bdf" "inst4" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 464 224 320 560 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst\"" {  } { { "small_computer.bdf" "inst" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 56 520 640 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psw psw:inst5 " "Info: Elaborating entity \"psw\" for hierarchy \"psw:inst5\"" {  } { { "small_computer.bdf" "inst5" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 168 368 464 264 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_group reg_group:inst12 " "Info: Elaborating entity \"reg_group\" for hierarchy \"reg_group:inst12\"" {  } { { "small_computer.bdf" "inst12" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 224 -88 32 352 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:inst20 " "Info: Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:inst20\"" {  } { { "small_computer.bdf" "inst20" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -136 80 200 -40 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y mux2_1.v(7) " "Warning (10240): Verilog HDL Always Construct warning at mux2_1.v(7): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "../shiyan3/mux2_1/mux2_1.v" "" { Text "D:/Desktop/quartus file/shiyan3/mux2_1/mux2_1.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] mux2_1.v(8) " "Info (10041): Inferred latch for \"y\[0\]\" at mux2_1.v(8)" {  } { { "../shiyan3/mux2_1/mux2_1.v" "" { Text "D:/Desktop/quartus file/shiyan3/mux2_1/mux2_1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] mux2_1.v(8) " "Info (10041): Inferred latch for \"y\[1\]\" at mux2_1.v(8)" {  } { { "../shiyan3/mux2_1/mux2_1.v" "" { Text "D:/Desktop/quartus file/shiyan3/mux2_1/mux2_1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] mux2_1.v(8) " "Info (10041): Inferred latch for \"y\[2\]\" at mux2_1.v(8)" {  } { { "../shiyan3/mux2_1/mux2_1.v" "" { Text "D:/Desktop/quartus file/shiyan3/mux2_1/mux2_1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] mux2_1.v(8) " "Info (10041): Inferred latch for \"y\[3\]\" at mux2_1.v(8)" {  } { { "../shiyan3/mux2_1/mux2_1.v" "" { Text "D:/Desktop/quartus file/shiyan3/mux2_1/mux2_1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] mux2_1.v(8) " "Info (10041): Inferred latch for \"y\[4\]\" at mux2_1.v(8)" {  } { { "../shiyan3/mux2_1/mux2_1.v" "" { Text "D:/Desktop/quartus file/shiyan3/mux2_1/mux2_1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] mux2_1.v(8) " "Info (10041): Inferred latch for \"y\[5\]\" at mux2_1.v(8)" {  } { { "../shiyan3/mux2_1/mux2_1.v" "" { Text "D:/Desktop/quartus file/shiyan3/mux2_1/mux2_1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] mux2_1.v(8) " "Info (10041): Inferred latch for \"y\[6\]\" at mux2_1.v(8)" {  } { { "../shiyan3/mux2_1/mux2_1.v" "" { Text "D:/Desktop/quartus file/shiyan3/mux2_1/mux2_1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] mux2_1.v(8) " "Info (10041): Inferred latch for \"y\[7\]\" at mux2_1.v(8)" {  } { { "../shiyan3/mux2_1/mux2_1.v" "" { Text "D:/Desktop/quartus file/shiyan3/mux2_1/mux2_1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst8 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst8\"" {  } { { "small_computer.bdf" "inst8" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 8 -328 -208 136 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst1 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst1\"" {  } { { "small_computer.bdf" "inst1" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 16 184 312 144 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 16 184 312 144 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst1 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE .//small_computer.mif " "Info: Parameter \"LPM_FILE\" = \".//small_computer.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 16 184 312 144 "inst1" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst1\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "d:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 16 184 312 144 "inst1" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst1\|altram:sram LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 16 184 312 144 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "altram.tdf" "" { Text "d:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 16 184 312 144 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ma1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9ma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ma1 " "Info: Found entity 1: altsyncram_9ma1" {  } { { "db/altsyncram_9ma1.tdf" "" { Text "D:/Desktop/quartus file/my_small_computer/db/altsyncram_9ma1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ma1 LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated " "Info: Elaborating entity \"altsyncram_9ma1\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 mux3_1:inst9 " "Info: Elaborating entity \"mux3_1\" for hierarchy \"mux3_1:inst9\"" {  } { { "small_computer.bdf" "inst9" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { 8 -152 -32 136 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst7\[7\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst7\[7\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst7\[6\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst7\[6\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst7\[5\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst7\[5\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst7\[4\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst7\[4\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst7\[3\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst7\[3\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst7\[2\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst7\[2\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst7\[1\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst7\[1\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst7\[0\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst7\[0\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_9ma1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "small_computer.bdf" "" { Schematic "D:/Desktop/quartus file/my_small_computer/small_computer.bdf" { { -64 -104 -56 -32 "inst7" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Info: Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Info: Implemented 195 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 28 23:01:24 2024 " "Info: Processing ended: Sat Dec 28 23:01:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
