From 3c962262c9fc00c054dfb1c92bca0c8b69ac9116 Mon Sep 17 00:00:00 2001
From: Wang Panzhenzhuan <randy.wang@rock-chips.com>
Date: Tue, 16 Jun 2020 19:49:02 +0800
Subject: [PATCH] arm64: dts: rockchip: add a new cif node for rk3368

Signed-off-by: Wang Panzhenzhuan <randy.wang@rock-chips.com>
Change-Id: I747f1b15dc5ae27e43cb1e97736bdc5434c6f355
---
 arch/arm64/boot/dts/rockchip/rk3368.dtsi | 16 ++++++++++++++++
 1 file changed, 16 insertions(+)

diff --git a/arch/arm64/boot/dts/rockchip/rk3368.dtsi b/arch/arm64/boot/dts/rockchip/rk3368.dtsi
index 8ba8b4402778..73114dd62ddf 100644
--- a/arch/arm64/boot/dts/rockchip/rk3368.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3368.dtsi
@@ -1547,6 +1547,22 @@
 		status = "disabled";
 	};
 
+	cif_new: cif-new@ff950000 {
+		compatible = "rockchip,rk3368-cif";
+		reg = <0x0 0xff950000 0x0 0x400>;
+		interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&cru PCLK_VIP>, <&cru ACLK_VIP>, <&cru HCLK_VIP>,
+				<&cru SCLK_VIP_SRC>, <&cru SCLK_VIP_OUT>;
+		clock-names = "pclk_cif", "aclk_cif0", "hclk_cif0",
+				"cif0_in", "cif0_out";
+		resets = <&cru SRST_VIP>;
+		reset-names = "rst_cif";
+		rockchip,grf = <&grf>;
+		power-domains = <&power RK3368_PD_VIO>;
+		iommus = <&vip_mmu>;
+		status = "disabled";
+	};
+
 	vip_mmu: iommu@ff950800{
 		compatible = "rockchip,iommu";
 		reg = <0x0 0xff950800 0x0 0x100>;
-- 
2.35.3

