ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB126:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * File Name          : stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Core/Src/stm32f4xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * This notice applies to any and all portions of this file
   9:Core/Src/stm32f4xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
  10:Core/Src/stm32f4xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  11:Core/Src/stm32f4xx_hal_msp.c ****   * inserted by the user or by software development tools
  12:Core/Src/stm32f4xx_hal_msp.c ****   * are owned by their respective copyright owners.
  13:Core/Src/stm32f4xx_hal_msp.c ****   *
  14:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2019 STMicroelectronics International N.V. 
  15:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without 
  18:Core/Src/stm32f4xx_hal_msp.c ****   * modification, are permitted, provided that the following conditions are met:
  19:Core/Src/stm32f4xx_hal_msp.c ****   *
  20:Core/Src/stm32f4xx_hal_msp.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  21:Core/Src/stm32f4xx_hal_msp.c ****   *    this list of conditions and the following disclaimer.
  22:Core/Src/stm32f4xx_hal_msp.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  23:Core/Src/stm32f4xx_hal_msp.c ****   *    this list of conditions and the following disclaimer in the documentation
  24:Core/Src/stm32f4xx_hal_msp.c ****   *    and/or other materials provided with the distribution.
  25:Core/Src/stm32f4xx_hal_msp.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  26:Core/Src/stm32f4xx_hal_msp.c ****   *    contributors to this software may be used to endorse or promote products 
  27:Core/Src/stm32f4xx_hal_msp.c ****   *    derived from this software without specific written permission.
  28:Core/Src/stm32f4xx_hal_msp.c ****   * 4. This software, including modifications and/or derivative works of this 
  29:Core/Src/stm32f4xx_hal_msp.c ****   *    software, must execute solely and exclusively on microcontroller or
  30:Core/Src/stm32f4xx_hal_msp.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c ****   * 5. Redistribution and use of this software other than as permitted under 
  32:Core/Src/stm32f4xx_hal_msp.c ****   *    this license is void and will automatically terminate your rights under 
  33:Core/Src/stm32f4xx_hal_msp.c ****   *    this license. 
  34:Core/Src/stm32f4xx_hal_msp.c ****   *
  35:Core/Src/stm32f4xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  36:Core/Src/stm32f4xx_hal_msp.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  37:Core/Src/stm32f4xx_hal_msp.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  38:Core/Src/stm32f4xx_hal_msp.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  39:Core/Src/stm32f4xx_hal_msp.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  40:Core/Src/stm32f4xx_hal_msp.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  41:Core/Src/stm32f4xx_hal_msp.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  42:Core/Src/stm32f4xx_hal_msp.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  43:Core/Src/stm32f4xx_hal_msp.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  44:Core/Src/stm32f4xx_hal_msp.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  45:Core/Src/stm32f4xx_hal_msp.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  46:Core/Src/stm32f4xx_hal_msp.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  47:Core/Src/stm32f4xx_hal_msp.c ****   *
  48:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  49:Core/Src/stm32f4xx_hal_msp.c ****   */
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  64:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  65:Core/Src/stm32f4xx_hal_msp.c ****  
  66:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  69:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  74:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  79:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  84:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  85:Core/Src/stm32f4xx_hal_msp.c **** 
  86:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  87:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 3


  88:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  89:Core/Src/stm32f4xx_hal_msp.c **** 
  90:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  91:Core/Src/stm32f4xx_hal_msp.c **** /**
  92:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  93:Core/Src/stm32f4xx_hal_msp.c ****   */
  94:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  95:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 95 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 100 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 100 3 view .LVU2
  43 0004 0022     		movs	r2, #0
  44 0006 0092     		str	r2, [sp]
  45              		.loc 1 100 3 view .LVU3
  46 0008 0D4B     		ldr	r3, .L3
  47 000a 596C     		ldr	r1, [r3, #68]
  48 000c 41F48041 		orr	r1, r1, #16384
  49 0010 5964     		str	r1, [r3, #68]
  50              		.loc 1 100 3 view .LVU4
  51 0012 596C     		ldr	r1, [r3, #68]
  52 0014 01F48041 		and	r1, r1, #16384
  53 0018 0091     		str	r1, [sp]
  54              		.loc 1 100 3 view .LVU5
  55 001a 0099     		ldr	r1, [sp]
  56              	.LBE2:
 101:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  57              		.loc 1 101 3 view .LVU6
  58              	.LBB3:
  59              		.loc 1 101 3 view .LVU7
  60 001c 0192     		str	r2, [sp, #4]
  61              		.loc 1 101 3 view .LVU8
  62 001e 196C     		ldr	r1, [r3, #64]
  63 0020 41F08051 		orr	r1, r1, #268435456
  64 0024 1964     		str	r1, [r3, #64]
  65              		.loc 1 101 3 view .LVU9
  66 0026 1B6C     		ldr	r3, [r3, #64]
  67 0028 03F08053 		and	r3, r3, #268435456
  68 002c 0193     		str	r3, [sp, #4]
  69              		.loc 1 101 3 view .LVU10
  70 002e 019B     		ldr	r3, [sp, #4]
  71              	.LBE3:
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 4


 102:Core/Src/stm32f4xx_hal_msp.c **** 
 103:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
 104:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
 105:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  72              		.loc 1 105 3 view .LVU11
  73 0030 0F21     		movs	r1, #15
  74 0032 6FF00100 		mvn	r0, #1
  75 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  76              	.LVL0:
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 107:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
 110:Core/Src/stm32f4xx_hal_msp.c **** }
  77              		.loc 1 110 1 is_stmt 0 view .LVU12
  78 003a 03B0     		add	sp, sp, #12
  79              	.LCFI2:
  80              		.cfi_def_cfa_offset 4
  81              		@ sp needed
  82 003c 5DF804FB 		ldr	pc, [sp], #4
  83              	.L4:
  84              		.align	2
  85              	.L3:
  86 0040 00380240 		.word	1073887232
  87              		.cfi_endproc
  88              	.LFE126:
  90              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
  91              		.align	1
  92              		.global	HAL_CRC_MspInit
  93              		.syntax unified
  94              		.thumb
  95              		.thumb_func
  96              		.fpu fpv4-sp-d16
  98              	HAL_CRC_MspInit:
  99              	.LVL1:
 100              	.LFB127:
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 112:Core/Src/stm32f4xx_hal_msp.c **** /**
 113:Core/Src/stm32f4xx_hal_msp.c **** * @brief CRC MSP Initialization
 114:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 115:Core/Src/stm32f4xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 116:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 117:Core/Src/stm32f4xx_hal_msp.c **** */
 118:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
 119:Core/Src/stm32f4xx_hal_msp.c **** {
 101              		.loc 1 119 1 is_stmt 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 8
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		@ link register save eliminated.
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 106              		.loc 1 121 3 view .LVU14
 107              		.loc 1 121 10 is_stmt 0 view .LVU15
 108 0000 0268     		ldr	r2, [r0]
 109              		.loc 1 121 5 view .LVU16
 110 0002 094B     		ldr	r3, .L12
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 5


 111 0004 9A42     		cmp	r2, r3
 112 0006 00D0     		beq	.L11
 113 0008 7047     		bx	lr
 114              	.L11:
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 115              		.loc 1 119 1 view .LVU17
 116 000a 82B0     		sub	sp, sp, #8
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 8
 122:Core/Src/stm32f4xx_hal_msp.c ****   {
 123:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 125:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
 126:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 127:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
 119              		.loc 1 127 5 is_stmt 1 view .LVU18
 120              	.LBB4:
 121              		.loc 1 127 5 view .LVU19
 122 000c 0023     		movs	r3, #0
 123 000e 0193     		str	r3, [sp, #4]
 124              		.loc 1 127 5 view .LVU20
 125 0010 064B     		ldr	r3, .L12+4
 126 0012 1A6B     		ldr	r2, [r3, #48]
 127 0014 42F48052 		orr	r2, r2, #4096
 128 0018 1A63     		str	r2, [r3, #48]
 129              		.loc 1 127 5 view .LVU21
 130 001a 1B6B     		ldr	r3, [r3, #48]
 131 001c 03F48053 		and	r3, r3, #4096
 132 0020 0193     		str	r3, [sp, #4]
 133              		.loc 1 127 5 view .LVU22
 134 0022 019B     		ldr	r3, [sp, #4]
 135              	.LBE4:
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
 131:Core/Src/stm32f4xx_hal_msp.c ****   }
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c **** }
 136              		.loc 1 133 1 is_stmt 0 view .LVU23
 137 0024 02B0     		add	sp, sp, #8
 138              	.LCFI4:
 139              		.cfi_def_cfa_offset 0
 140              		@ sp needed
 141 0026 7047     		bx	lr
 142              	.L13:
 143              		.align	2
 144              	.L12:
 145 0028 00300240 		.word	1073885184
 146 002c 00380240 		.word	1073887232
 147              		.cfi_endproc
 148              	.LFE127:
 150              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 151              		.align	1
 152              		.global	HAL_CRC_MspDeInit
 153              		.syntax unified
 154              		.thumb
 155              		.thumb_func
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 6


 156              		.fpu fpv4-sp-d16
 158              	HAL_CRC_MspDeInit:
 159              	.LVL2:
 160              	.LFB128:
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c **** /**
 136:Core/Src/stm32f4xx_hal_msp.c **** * @brief CRC MSP De-Initialization
 137:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 138:Core/Src/stm32f4xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 139:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 140:Core/Src/stm32f4xx_hal_msp.c **** */
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 143:Core/Src/stm32f4xx_hal_msp.c **** {
 161              		.loc 1 143 1 is_stmt 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 166              		.loc 1 145 3 view .LVU25
 167              		.loc 1 145 10 is_stmt 0 view .LVU26
 168 0000 0268     		ldr	r2, [r0]
 169              		.loc 1 145 5 view .LVU27
 170 0002 054B     		ldr	r3, .L17
 171 0004 9A42     		cmp	r2, r3
 172 0006 00D0     		beq	.L16
 173              	.L14:
 146:Core/Src/stm32f4xx_hal_msp.c ****   {
 147:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
 150:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 151:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 152:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 153:Core/Src/stm32f4xx_hal_msp.c **** 
 154:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
 155:Core/Src/stm32f4xx_hal_msp.c ****   }
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 157:Core/Src/stm32f4xx_hal_msp.c **** }
 174              		.loc 1 157 1 view .LVU28
 175 0008 7047     		bx	lr
 176              	.L16:
 151:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 177              		.loc 1 151 5 is_stmt 1 view .LVU29
 178 000a 044A     		ldr	r2, .L17+4
 179 000c 136B     		ldr	r3, [r2, #48]
 180 000e 23F48053 		bic	r3, r3, #4096
 181 0012 1363     		str	r3, [r2, #48]
 182              		.loc 1 157 1 is_stmt 0 view .LVU30
 183 0014 F8E7     		b	.L14
 184              	.L18:
 185 0016 00BF     		.align	2
 186              	.L17:
 187 0018 00300240 		.word	1073885184
 188 001c 00380240 		.word	1073887232
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 7


 189              		.cfi_endproc
 190              	.LFE128:
 192              		.section	.text.HAL_RNG_MspInit,"ax",%progbits
 193              		.align	1
 194              		.global	HAL_RNG_MspInit
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 198              		.fpu fpv4-sp-d16
 200              	HAL_RNG_MspInit:
 201              	.LVL3:
 202              	.LFB129:
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c **** /**
 160:Core/Src/stm32f4xx_hal_msp.c **** * @brief RNG MSP Initialization
 161:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 162:Core/Src/stm32f4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 163:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 164:Core/Src/stm32f4xx_hal_msp.c **** */
 165:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
 166:Core/Src/stm32f4xx_hal_msp.c **** {
 203              		.loc 1 166 1 is_stmt 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 8
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 207              		.loc 1 168 3 view .LVU32
 208              		.loc 1 168 10 is_stmt 0 view .LVU33
 209 0000 0268     		ldr	r2, [r0]
 210              		.loc 1 168 5 view .LVU34
 211 0002 0E4B     		ldr	r3, .L26
 212 0004 9A42     		cmp	r2, r3
 213 0006 00D0     		beq	.L25
 214 0008 7047     		bx	lr
 215              	.L25:
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 216              		.loc 1 166 1 view .LVU35
 217 000a 00B5     		push	{lr}
 218              	.LCFI5:
 219              		.cfi_def_cfa_offset 4
 220              		.cfi_offset 14, -4
 221 000c 83B0     		sub	sp, sp, #12
 222              	.LCFI6:
 223              		.cfi_def_cfa_offset 16
 169:Core/Src/stm32f4xx_hal_msp.c ****   {
 170:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 0 */
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 0 */
 173:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 174:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_ENABLE();
 224              		.loc 1 174 5 is_stmt 1 view .LVU36
 225              	.LBB5:
 226              		.loc 1 174 5 view .LVU37
 227 000e 0022     		movs	r2, #0
 228 0010 0192     		str	r2, [sp, #4]
 229              		.loc 1 174 5 view .LVU38
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 8


 230 0012 0B4B     		ldr	r3, .L26+4
 231 0014 596B     		ldr	r1, [r3, #52]
 232 0016 41F04001 		orr	r1, r1, #64
 233 001a 5963     		str	r1, [r3, #52]
 234              		.loc 1 174 5 view .LVU39
 235 001c 5B6B     		ldr	r3, [r3, #52]
 236 001e 03F04003 		and	r3, r3, #64
 237 0022 0193     		str	r3, [sp, #4]
 238              		.loc 1 174 5 view .LVU40
 239 0024 019B     		ldr	r3, [sp, #4]
 240              	.LBE5:
 175:Core/Src/stm32f4xx_hal_msp.c ****     /* RNG interrupt Init */
 176:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(HASH_RNG_IRQn, 5, 0);
 241              		.loc 1 176 5 view .LVU41
 242 0026 0521     		movs	r1, #5
 243 0028 5020     		movs	r0, #80
 244              	.LVL4:
 245              		.loc 1 176 5 is_stmt 0 view .LVU42
 246 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 247              	.LVL5:
 177:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(HASH_RNG_IRQn);
 248              		.loc 1 177 5 is_stmt 1 view .LVU43
 249 002e 5020     		movs	r0, #80
 250 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 251              	.LVL6:
 178:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 1 */
 181:Core/Src/stm32f4xx_hal_msp.c ****   }
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c **** }
 252              		.loc 1 183 1 is_stmt 0 view .LVU44
 253 0034 03B0     		add	sp, sp, #12
 254              	.LCFI7:
 255              		.cfi_def_cfa_offset 4
 256              		@ sp needed
 257 0036 5DF804FB 		ldr	pc, [sp], #4
 258              	.L27:
 259 003a 00BF     		.align	2
 260              	.L26:
 261 003c 00080650 		.word	1342572544
 262 0040 00380240 		.word	1073887232
 263              		.cfi_endproc
 264              	.LFE129:
 266              		.section	.text.HAL_RNG_MspDeInit,"ax",%progbits
 267              		.align	1
 268              		.global	HAL_RNG_MspDeInit
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 272              		.fpu fpv4-sp-d16
 274              	HAL_RNG_MspDeInit:
 275              	.LVL7:
 276              	.LFB130:
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 185:Core/Src/stm32f4xx_hal_msp.c **** /**
 186:Core/Src/stm32f4xx_hal_msp.c **** * @brief RNG MSP De-Initialization
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 9


 187:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 188:Core/Src/stm32f4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 189:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 190:Core/Src/stm32f4xx_hal_msp.c **** */
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RNG_MspDeInit(RNG_HandleTypeDef* hrng)
 193:Core/Src/stm32f4xx_hal_msp.c **** {
 277              		.loc 1 193 1 is_stmt 1 view -0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281              		.loc 1 193 1 is_stmt 0 view .LVU46
 282 0000 08B5     		push	{r3, lr}
 283              	.LCFI8:
 284              		.cfi_def_cfa_offset 8
 285              		.cfi_offset 3, -8
 286              		.cfi_offset 14, -4
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 287              		.loc 1 195 3 is_stmt 1 view .LVU47
 288              		.loc 1 195 10 is_stmt 0 view .LVU48
 289 0002 0268     		ldr	r2, [r0]
 290              		.loc 1 195 5 view .LVU49
 291 0004 064B     		ldr	r3, .L32
 292 0006 9A42     		cmp	r2, r3
 293 0008 00D0     		beq	.L31
 294              	.LVL8:
 295              	.L28:
 196:Core/Src/stm32f4xx_hal_msp.c ****   {
 197:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 0 */
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 199:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 0 */
 200:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 201:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_DISABLE();
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c ****     /* RNG interrupt DeInit */
 204:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(HASH_RNG_IRQn);
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 1 */
 208:Core/Src/stm32f4xx_hal_msp.c ****   }
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 210:Core/Src/stm32f4xx_hal_msp.c **** }
 296              		.loc 1 210 1 view .LVU50
 297 000a 08BD     		pop	{r3, pc}
 298              	.LVL9:
 299              	.L31:
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 300              		.loc 1 201 5 is_stmt 1 view .LVU51
 301 000c 054A     		ldr	r2, .L32+4
 302 000e 536B     		ldr	r3, [r2, #52]
 303 0010 23F04003 		bic	r3, r3, #64
 304 0014 5363     		str	r3, [r2, #52]
 204:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 305              		.loc 1 204 5 view .LVU52
 306 0016 5020     		movs	r0, #80
 307              	.LVL10:
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 10


 204:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 308              		.loc 1 204 5 is_stmt 0 view .LVU53
 309 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 310              	.LVL11:
 311              		.loc 1 210 1 view .LVU54
 312 001c F5E7     		b	.L28
 313              	.L33:
 314 001e 00BF     		.align	2
 315              	.L32:
 316 0020 00080650 		.word	1342572544
 317 0024 00380240 		.word	1073887232
 318              		.cfi_endproc
 319              	.LFE130:
 321              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 322              		.align	1
 323              		.global	HAL_SPI_MspInit
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 327              		.fpu fpv4-sp-d16
 329              	HAL_SPI_MspInit:
 330              	.LVL12:
 331              	.LFB131:
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 212:Core/Src/stm32f4xx_hal_msp.c **** /**
 213:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 214:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 215:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 216:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 217:Core/Src/stm32f4xx_hal_msp.c **** */
 218:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 219:Core/Src/stm32f4xx_hal_msp.c **** {
 332              		.loc 1 219 1 is_stmt 1 view -0
 333              		.cfi_startproc
 334              		@ args = 0, pretend = 0, frame = 72
 335              		@ frame_needed = 0, uses_anonymous_args = 0
 336              		.loc 1 219 1 is_stmt 0 view .LVU56
 337 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 338              	.LCFI9:
 339              		.cfi_def_cfa_offset 20
 340              		.cfi_offset 4, -20
 341              		.cfi_offset 5, -16
 342              		.cfi_offset 6, -12
 343              		.cfi_offset 7, -8
 344              		.cfi_offset 14, -4
 345 0002 93B0     		sub	sp, sp, #76
 346              	.LCFI10:
 347              		.cfi_def_cfa_offset 96
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 348              		.loc 1 221 3 is_stmt 1 view .LVU57
 349              		.loc 1 221 20 is_stmt 0 view .LVU58
 350 0004 0023     		movs	r3, #0
 351 0006 0D93     		str	r3, [sp, #52]
 352 0008 0E93     		str	r3, [sp, #56]
 353 000a 0F93     		str	r3, [sp, #60]
 354 000c 1093     		str	r3, [sp, #64]
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 11


 355 000e 1193     		str	r3, [sp, #68]
 222:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 356              		.loc 1 222 3 is_stmt 1 view .LVU59
 357              		.loc 1 222 10 is_stmt 0 view .LVU60
 358 0010 0368     		ldr	r3, [r0]
 359              		.loc 1 222 5 view .LVU61
 360 0012 804A     		ldr	r2, .L48
 361 0014 9342     		cmp	r3, r2
 362 0016 13D0     		beq	.L42
 223:Core/Src/stm32f4xx_hal_msp.c ****   {
 224:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 225:Core/Src/stm32f4xx_hal_msp.c **** 
 226:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 227:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 228:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 229:Core/Src/stm32f4xx_hal_msp.c ****   
 230:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 231:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 232:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 233:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 234:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 235:Core/Src/stm32f4xx_hal_msp.c ****     */
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 239:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 240:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 241:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 243:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 244:Core/Src/stm32f4xx_hal_msp.c **** 
 245:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 246:Core/Src/stm32f4xx_hal_msp.c ****   }
 247:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 363              		.loc 1 247 8 is_stmt 1 view .LVU62
 364              		.loc 1 247 10 is_stmt 0 view .LVU63
 365 0018 7F4A     		ldr	r2, .L48+4
 366 001a 9342     		cmp	r3, r2
 367 001c 33D0     		beq	.L43
 248:Core/Src/stm32f4xx_hal_msp.c ****   {
 249:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 250:Core/Src/stm32f4xx_hal_msp.c **** 
 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 252:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 253:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 254:Core/Src/stm32f4xx_hal_msp.c ****   
 255:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 256:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 257:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration    
 258:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 259:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 260:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK 
 261:Core/Src/stm32f4xx_hal_msp.c ****     */
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 12


 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 267:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 268:Core/Src/stm32f4xx_hal_msp.c **** 
 269:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 270:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 271:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 272:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 273:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 274:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 275:Core/Src/stm32f4xx_hal_msp.c **** 
 276:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 278:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 279:Core/Src/stm32f4xx_hal_msp.c ****   }
 280:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI3)
 368              		.loc 1 280 8 is_stmt 1 view .LVU64
 369              		.loc 1 280 10 is_stmt 0 view .LVU65
 370 001e 7F4A     		ldr	r2, .L48+8
 371 0020 9342     		cmp	r3, r2
 372 0022 68D0     		beq	.L44
 281:Core/Src/stm32f4xx_hal_msp.c ****   {
 282:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 283:Core/Src/stm32f4xx_hal_msp.c **** 
 284:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 0 */
 285:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 286:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 287:Core/Src/stm32f4xx_hal_msp.c ****   
 288:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 289:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration    
 290:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> SPI3_SCK
 291:Core/Src/stm32f4xx_hal_msp.c ****     PC11     ------> SPI3_MISO
 292:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SPI3_MOSI 
 293:Core/Src/stm32f4xx_hal_msp.c ****     */
 294:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 295:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 296:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 297:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 298:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 299:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 300:Core/Src/stm32f4xx_hal_msp.c **** 
 301:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 303:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 1 */
 304:Core/Src/stm32f4xx_hal_msp.c ****   }
 305:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI4)
 373              		.loc 1 305 8 is_stmt 1 view .LVU66
 374              		.loc 1 305 10 is_stmt 0 view .LVU67
 375 0024 7E4A     		ldr	r2, .L48+12
 376 0026 9342     		cmp	r3, r2
 377 0028 00F08980 		beq	.L45
 306:Core/Src/stm32f4xx_hal_msp.c ****   {
 307:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI4_MspInit 0 */
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 309:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI4_MspInit 0 */
 310:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 311:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI4_CLK_ENABLE();
 312:Core/Src/stm32f4xx_hal_msp.c ****   
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 13


 313:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 314:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI4 GPIO Configuration    
 315:Core/Src/stm32f4xx_hal_msp.c ****     PE2     ------> SPI4_SCK
 316:Core/Src/stm32f4xx_hal_msp.c ****     PE5     ------> SPI4_MISO
 317:Core/Src/stm32f4xx_hal_msp.c ****     PE6     ------> SPI4_MOSI 
 318:Core/Src/stm32f4xx_hal_msp.c ****     */
 319:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 320:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 321:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 322:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 323:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 324:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 326:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI4_MspInit 1 */
 327:Core/Src/stm32f4xx_hal_msp.c **** 
 328:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI4_MspInit 1 */
 329:Core/Src/stm32f4xx_hal_msp.c ****   }
 330:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI5)
 378              		.loc 1 330 8 is_stmt 1 view .LVU68
 379              		.loc 1 330 10 is_stmt 0 view .LVU69
 380 002c 7D4A     		ldr	r2, .L48+16
 381 002e 9342     		cmp	r3, r2
 382 0030 00F0A880 		beq	.L46
 331:Core/Src/stm32f4xx_hal_msp.c ****   {
 332:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspInit 0 */
 333:Core/Src/stm32f4xx_hal_msp.c **** 
 334:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI5_MspInit 0 */
 335:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 336:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI5_CLK_ENABLE();
 337:Core/Src/stm32f4xx_hal_msp.c ****   
 338:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 339:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration    
 340:Core/Src/stm32f4xx_hal_msp.c ****     PF7     ------> SPI5_SCK
 341:Core/Src/stm32f4xx_hal_msp.c ****     PF8     ------> SPI5_MISO
 342:Core/Src/stm32f4xx_hal_msp.c ****     PF9     ------> SPI5_MOSI 
 343:Core/Src/stm32f4xx_hal_msp.c ****     */
 344:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 345:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 346:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 347:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 348:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 349:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 350:Core/Src/stm32f4xx_hal_msp.c **** 
 351:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspInit 1 */
 352:Core/Src/stm32f4xx_hal_msp.c **** 
 353:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI5_MspInit 1 */
 354:Core/Src/stm32f4xx_hal_msp.c ****   }
 355:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI6)
 383              		.loc 1 355 8 is_stmt 1 view .LVU70
 384              		.loc 1 355 10 is_stmt 0 view .LVU71
 385 0034 7C4A     		ldr	r2, .L48+20
 386 0036 9342     		cmp	r3, r2
 387 0038 00F0C880 		beq	.L47
 388              	.LVL13:
 389              	.L34:
 356:Core/Src/stm32f4xx_hal_msp.c ****   {
 357:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI6_MspInit 0 */
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 14


 358:Core/Src/stm32f4xx_hal_msp.c **** 
 359:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI6_MspInit 0 */
 360:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 361:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI6_CLK_ENABLE();
 362:Core/Src/stm32f4xx_hal_msp.c ****   
 363:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 364:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI6 GPIO Configuration    
 365:Core/Src/stm32f4xx_hal_msp.c ****     PG12     ------> SPI6_MISO
 366:Core/Src/stm32f4xx_hal_msp.c ****     PG13     ------> SPI6_SCK
 367:Core/Src/stm32f4xx_hal_msp.c ****     PG14     ------> SPI6_MOSI 
 368:Core/Src/stm32f4xx_hal_msp.c ****     */
 369:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 370:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 371:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 372:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 373:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 374:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 375:Core/Src/stm32f4xx_hal_msp.c **** 
 376:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI6_MspInit 1 */
 377:Core/Src/stm32f4xx_hal_msp.c **** 
 378:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI6_MspInit 1 */
 379:Core/Src/stm32f4xx_hal_msp.c ****   }
 380:Core/Src/stm32f4xx_hal_msp.c **** 
 381:Core/Src/stm32f4xx_hal_msp.c **** }
 390              		.loc 1 381 1 view .LVU72
 391 003c 13B0     		add	sp, sp, #76
 392              	.LCFI11:
 393              		.cfi_remember_state
 394              		.cfi_def_cfa_offset 20
 395              		@ sp needed
 396 003e F0BD     		pop	{r4, r5, r6, r7, pc}
 397              	.LVL14:
 398              	.L42:
 399              	.LCFI12:
 400              		.cfi_restore_state
 228:Core/Src/stm32f4xx_hal_msp.c ****   
 401              		.loc 1 228 5 is_stmt 1 view .LVU73
 402              	.LBB6:
 228:Core/Src/stm32f4xx_hal_msp.c ****   
 403              		.loc 1 228 5 view .LVU74
 404 0040 0021     		movs	r1, #0
 405 0042 0091     		str	r1, [sp]
 228:Core/Src/stm32f4xx_hal_msp.c ****   
 406              		.loc 1 228 5 view .LVU75
 407 0044 794B     		ldr	r3, .L48+24
 408 0046 5A6C     		ldr	r2, [r3, #68]
 409 0048 42F48052 		orr	r2, r2, #4096
 410 004c 5A64     		str	r2, [r3, #68]
 228:Core/Src/stm32f4xx_hal_msp.c ****   
 411              		.loc 1 228 5 view .LVU76
 412 004e 5A6C     		ldr	r2, [r3, #68]
 413 0050 02F48052 		and	r2, r2, #4096
 414 0054 0092     		str	r2, [sp]
 228:Core/Src/stm32f4xx_hal_msp.c ****   
 415              		.loc 1 228 5 view .LVU77
 416 0056 009A     		ldr	r2, [sp]
 417              	.LBE6:
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 15


 230:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 418              		.loc 1 230 5 view .LVU78
 419              	.LBB7:
 230:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 420              		.loc 1 230 5 view .LVU79
 421 0058 0191     		str	r1, [sp, #4]
 230:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 422              		.loc 1 230 5 view .LVU80
 423 005a 1A6B     		ldr	r2, [r3, #48]
 424 005c 42F00102 		orr	r2, r2, #1
 425 0060 1A63     		str	r2, [r3, #48]
 230:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 426              		.loc 1 230 5 view .LVU81
 427 0062 1B6B     		ldr	r3, [r3, #48]
 428 0064 03F00103 		and	r3, r3, #1
 429 0068 0193     		str	r3, [sp, #4]
 230:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 430              		.loc 1 230 5 view .LVU82
 431 006a 019B     		ldr	r3, [sp, #4]
 432              	.LBE7:
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 433              		.loc 1 236 5 view .LVU83
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 434              		.loc 1 236 25 is_stmt 0 view .LVU84
 435 006c E023     		movs	r3, #224
 436 006e 0D93     		str	r3, [sp, #52]
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 437              		.loc 1 237 5 is_stmt 1 view .LVU85
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 438              		.loc 1 237 26 is_stmt 0 view .LVU86
 439 0070 0223     		movs	r3, #2
 440 0072 0E93     		str	r3, [sp, #56]
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 441              		.loc 1 238 5 is_stmt 1 view .LVU87
 239:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 442              		.loc 1 239 5 view .LVU88
 239:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 443              		.loc 1 239 27 is_stmt 0 view .LVU89
 444 0074 0323     		movs	r3, #3
 445 0076 1093     		str	r3, [sp, #64]
 240:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 446              		.loc 1 240 5 is_stmt 1 view .LVU90
 240:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 447              		.loc 1 240 31 is_stmt 0 view .LVU91
 448 0078 0523     		movs	r3, #5
 449 007a 1193     		str	r3, [sp, #68]
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 450              		.loc 1 241 5 is_stmt 1 view .LVU92
 451 007c 0DA9     		add	r1, sp, #52
 452 007e 6C48     		ldr	r0, .L48+28
 453              	.LVL15:
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 454              		.loc 1 241 5 is_stmt 0 view .LVU93
 455 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 456              	.LVL16:
 457 0084 DAE7     		b	.L34
 458              	.LVL17:
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 16


 459              	.L43:
 253:Core/Src/stm32f4xx_hal_msp.c ****   
 460              		.loc 1 253 5 is_stmt 1 view .LVU94
 461              	.LBB8:
 253:Core/Src/stm32f4xx_hal_msp.c ****   
 462              		.loc 1 253 5 view .LVU95
 463 0086 0024     		movs	r4, #0
 464 0088 0294     		str	r4, [sp, #8]
 253:Core/Src/stm32f4xx_hal_msp.c ****   
 465              		.loc 1 253 5 view .LVU96
 466 008a 684B     		ldr	r3, .L48+24
 467 008c 1A6C     		ldr	r2, [r3, #64]
 468 008e 42F48042 		orr	r2, r2, #16384
 469 0092 1A64     		str	r2, [r3, #64]
 253:Core/Src/stm32f4xx_hal_msp.c ****   
 470              		.loc 1 253 5 view .LVU97
 471 0094 1A6C     		ldr	r2, [r3, #64]
 472 0096 02F48042 		and	r2, r2, #16384
 473 009a 0292     		str	r2, [sp, #8]
 253:Core/Src/stm32f4xx_hal_msp.c ****   
 474              		.loc 1 253 5 view .LVU98
 475 009c 029A     		ldr	r2, [sp, #8]
 476              	.LBE8:
 255:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 477              		.loc 1 255 5 view .LVU99
 478              	.LBB9:
 255:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 479              		.loc 1 255 5 view .LVU100
 480 009e 0394     		str	r4, [sp, #12]
 255:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 481              		.loc 1 255 5 view .LVU101
 482 00a0 1A6B     		ldr	r2, [r3, #48]
 483 00a2 42F00402 		orr	r2, r2, #4
 484 00a6 1A63     		str	r2, [r3, #48]
 255:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 485              		.loc 1 255 5 view .LVU102
 486 00a8 1A6B     		ldr	r2, [r3, #48]
 487 00aa 02F00402 		and	r2, r2, #4
 488 00ae 0392     		str	r2, [sp, #12]
 255:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 489              		.loc 1 255 5 view .LVU103
 490 00b0 039A     		ldr	r2, [sp, #12]
 491              	.LBE9:
 256:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration    
 492              		.loc 1 256 5 view .LVU104
 493              	.LBB10:
 256:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration    
 494              		.loc 1 256 5 view .LVU105
 495 00b2 0494     		str	r4, [sp, #16]
 256:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration    
 496              		.loc 1 256 5 view .LVU106
 497 00b4 1A6B     		ldr	r2, [r3, #48]
 498 00b6 42F00202 		orr	r2, r2, #2
 499 00ba 1A63     		str	r2, [r3, #48]
 256:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration    
 500              		.loc 1 256 5 view .LVU107
 501 00bc 1B6B     		ldr	r3, [r3, #48]
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 17


 502 00be 03F00203 		and	r3, r3, #2
 503 00c2 0493     		str	r3, [sp, #16]
 256:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration    
 504              		.loc 1 256 5 view .LVU108
 505 00c4 049B     		ldr	r3, [sp, #16]
 506              	.LBE10:
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 507              		.loc 1 262 5 view .LVU109
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 508              		.loc 1 262 25 is_stmt 0 view .LVU110
 509 00c6 0C23     		movs	r3, #12
 510 00c8 0D93     		str	r3, [sp, #52]
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 511              		.loc 1 263 5 is_stmt 1 view .LVU111
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 512              		.loc 1 263 26 is_stmt 0 view .LVU112
 513 00ca 0227     		movs	r7, #2
 514 00cc 0E97     		str	r7, [sp, #56]
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 515              		.loc 1 264 5 is_stmt 1 view .LVU113
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 516              		.loc 1 265 5 view .LVU114
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 517              		.loc 1 265 27 is_stmt 0 view .LVU115
 518 00ce 0326     		movs	r6, #3
 519 00d0 1096     		str	r6, [sp, #64]
 266:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 520              		.loc 1 266 5 is_stmt 1 view .LVU116
 266:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 521              		.loc 1 266 31 is_stmt 0 view .LVU117
 522 00d2 0525     		movs	r5, #5
 523 00d4 1195     		str	r5, [sp, #68]
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 524              		.loc 1 267 5 is_stmt 1 view .LVU118
 525 00d6 0DA9     		add	r1, sp, #52
 526 00d8 5648     		ldr	r0, .L48+32
 527              	.LVL18:
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 528              		.loc 1 267 5 is_stmt 0 view .LVU119
 529 00da FFF7FEFF 		bl	HAL_GPIO_Init
 530              	.LVL19:
 269:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 531              		.loc 1 269 5 is_stmt 1 view .LVU120
 269:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 532              		.loc 1 269 25 is_stmt 0 view .LVU121
 533 00de 4FF48063 		mov	r3, #1024
 534 00e2 0D93     		str	r3, [sp, #52]
 270:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 535              		.loc 1 270 5 is_stmt 1 view .LVU122
 270:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 536              		.loc 1 270 26 is_stmt 0 view .LVU123
 537 00e4 0E97     		str	r7, [sp, #56]
 271:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 538              		.loc 1 271 5 is_stmt 1 view .LVU124
 271:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 539              		.loc 1 271 26 is_stmt 0 view .LVU125
 540 00e6 0F94     		str	r4, [sp, #60]
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 18


 272:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 541              		.loc 1 272 5 is_stmt 1 view .LVU126
 272:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 542              		.loc 1 272 27 is_stmt 0 view .LVU127
 543 00e8 1096     		str	r6, [sp, #64]
 273:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 544              		.loc 1 273 5 is_stmt 1 view .LVU128
 273:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 545              		.loc 1 273 31 is_stmt 0 view .LVU129
 546 00ea 1195     		str	r5, [sp, #68]
 274:Core/Src/stm32f4xx_hal_msp.c **** 
 547              		.loc 1 274 5 is_stmt 1 view .LVU130
 548 00ec 0DA9     		add	r1, sp, #52
 549 00ee 5248     		ldr	r0, .L48+36
 550 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 551              	.LVL20:
 552 00f4 A2E7     		b	.L34
 553              	.LVL21:
 554              	.L44:
 286:Core/Src/stm32f4xx_hal_msp.c ****   
 555              		.loc 1 286 5 view .LVU131
 556              	.LBB11:
 286:Core/Src/stm32f4xx_hal_msp.c ****   
 557              		.loc 1 286 5 view .LVU132
 558 00f6 0021     		movs	r1, #0
 559 00f8 0591     		str	r1, [sp, #20]
 286:Core/Src/stm32f4xx_hal_msp.c ****   
 560              		.loc 1 286 5 view .LVU133
 561 00fa 4C4B     		ldr	r3, .L48+24
 562 00fc 1A6C     		ldr	r2, [r3, #64]
 563 00fe 42F40042 		orr	r2, r2, #32768
 564 0102 1A64     		str	r2, [r3, #64]
 286:Core/Src/stm32f4xx_hal_msp.c ****   
 565              		.loc 1 286 5 view .LVU134
 566 0104 1A6C     		ldr	r2, [r3, #64]
 567 0106 02F40042 		and	r2, r2, #32768
 568 010a 0592     		str	r2, [sp, #20]
 286:Core/Src/stm32f4xx_hal_msp.c ****   
 569              		.loc 1 286 5 view .LVU135
 570 010c 059A     		ldr	r2, [sp, #20]
 571              	.LBE11:
 288:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration    
 572              		.loc 1 288 5 view .LVU136
 573              	.LBB12:
 288:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration    
 574              		.loc 1 288 5 view .LVU137
 575 010e 0691     		str	r1, [sp, #24]
 288:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration    
 576              		.loc 1 288 5 view .LVU138
 577 0110 1A6B     		ldr	r2, [r3, #48]
 578 0112 42F00402 		orr	r2, r2, #4
 579 0116 1A63     		str	r2, [r3, #48]
 288:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration    
 580              		.loc 1 288 5 view .LVU139
 581 0118 1B6B     		ldr	r3, [r3, #48]
 582 011a 03F00403 		and	r3, r3, #4
 583 011e 0693     		str	r3, [sp, #24]
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 19


 288:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration    
 584              		.loc 1 288 5 view .LVU140
 585 0120 069B     		ldr	r3, [sp, #24]
 586              	.LBE12:
 294:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 587              		.loc 1 294 5 view .LVU141
 294:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 588              		.loc 1 294 25 is_stmt 0 view .LVU142
 589 0122 4FF4E053 		mov	r3, #7168
 590 0126 0D93     		str	r3, [sp, #52]
 295:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 591              		.loc 1 295 5 is_stmt 1 view .LVU143
 295:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 592              		.loc 1 295 26 is_stmt 0 view .LVU144
 593 0128 0223     		movs	r3, #2
 594 012a 0E93     		str	r3, [sp, #56]
 296:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 595              		.loc 1 296 5 is_stmt 1 view .LVU145
 297:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 596              		.loc 1 297 5 view .LVU146
 297:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 597              		.loc 1 297 27 is_stmt 0 view .LVU147
 598 012c 0323     		movs	r3, #3
 599 012e 1093     		str	r3, [sp, #64]
 298:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 600              		.loc 1 298 5 is_stmt 1 view .LVU148
 298:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 601              		.loc 1 298 31 is_stmt 0 view .LVU149
 602 0130 0623     		movs	r3, #6
 603 0132 1193     		str	r3, [sp, #68]
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 604              		.loc 1 299 5 is_stmt 1 view .LVU150
 605 0134 0DA9     		add	r1, sp, #52
 606 0136 3F48     		ldr	r0, .L48+32
 607              	.LVL22:
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 608              		.loc 1 299 5 is_stmt 0 view .LVU151
 609 0138 FFF7FEFF 		bl	HAL_GPIO_Init
 610              	.LVL23:
 611 013c 7EE7     		b	.L34
 612              	.LVL24:
 613              	.L45:
 311:Core/Src/stm32f4xx_hal_msp.c ****   
 614              		.loc 1 311 5 is_stmt 1 view .LVU152
 615              	.LBB13:
 311:Core/Src/stm32f4xx_hal_msp.c ****   
 616              		.loc 1 311 5 view .LVU153
 617 013e 0021     		movs	r1, #0
 618 0140 0791     		str	r1, [sp, #28]
 311:Core/Src/stm32f4xx_hal_msp.c ****   
 619              		.loc 1 311 5 view .LVU154
 620 0142 3A4B     		ldr	r3, .L48+24
 621 0144 5A6C     		ldr	r2, [r3, #68]
 622 0146 42F40052 		orr	r2, r2, #8192
 623 014a 5A64     		str	r2, [r3, #68]
 311:Core/Src/stm32f4xx_hal_msp.c ****   
 624              		.loc 1 311 5 view .LVU155
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 20


 625 014c 5A6C     		ldr	r2, [r3, #68]
 626 014e 02F40052 		and	r2, r2, #8192
 627 0152 0792     		str	r2, [sp, #28]
 311:Core/Src/stm32f4xx_hal_msp.c ****   
 628              		.loc 1 311 5 view .LVU156
 629 0154 079A     		ldr	r2, [sp, #28]
 630              	.LBE13:
 313:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI4 GPIO Configuration    
 631              		.loc 1 313 5 view .LVU157
 632              	.LBB14:
 313:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI4 GPIO Configuration    
 633              		.loc 1 313 5 view .LVU158
 634 0156 0891     		str	r1, [sp, #32]
 313:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI4 GPIO Configuration    
 635              		.loc 1 313 5 view .LVU159
 636 0158 1A6B     		ldr	r2, [r3, #48]
 637 015a 42F01002 		orr	r2, r2, #16
 638 015e 1A63     		str	r2, [r3, #48]
 313:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI4 GPIO Configuration    
 639              		.loc 1 313 5 view .LVU160
 640 0160 1B6B     		ldr	r3, [r3, #48]
 641 0162 03F01003 		and	r3, r3, #16
 642 0166 0893     		str	r3, [sp, #32]
 313:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI4 GPIO Configuration    
 643              		.loc 1 313 5 view .LVU161
 644 0168 089B     		ldr	r3, [sp, #32]
 645              	.LBE14:
 319:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 646              		.loc 1 319 5 view .LVU162
 319:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 647              		.loc 1 319 25 is_stmt 0 view .LVU163
 648 016a 6423     		movs	r3, #100
 649 016c 0D93     		str	r3, [sp, #52]
 320:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 650              		.loc 1 320 5 is_stmt 1 view .LVU164
 320:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 651              		.loc 1 320 26 is_stmt 0 view .LVU165
 652 016e 0223     		movs	r3, #2
 653 0170 0E93     		str	r3, [sp, #56]
 321:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 654              		.loc 1 321 5 is_stmt 1 view .LVU166
 322:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 655              		.loc 1 322 5 view .LVU167
 322:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 656              		.loc 1 322 27 is_stmt 0 view .LVU168
 657 0172 0323     		movs	r3, #3
 658 0174 1093     		str	r3, [sp, #64]
 323:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 659              		.loc 1 323 5 is_stmt 1 view .LVU169
 323:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 660              		.loc 1 323 31 is_stmt 0 view .LVU170
 661 0176 0523     		movs	r3, #5
 662 0178 1193     		str	r3, [sp, #68]
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 663              		.loc 1 324 5 is_stmt 1 view .LVU171
 664 017a 0DA9     		add	r1, sp, #52
 665 017c 2F48     		ldr	r0, .L48+40
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 21


 666              	.LVL25:
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 667              		.loc 1 324 5 is_stmt 0 view .LVU172
 668 017e FFF7FEFF 		bl	HAL_GPIO_Init
 669              	.LVL26:
 670 0182 5BE7     		b	.L34
 671              	.LVL27:
 672              	.L46:
 336:Core/Src/stm32f4xx_hal_msp.c ****   
 673              		.loc 1 336 5 is_stmt 1 view .LVU173
 674              	.LBB15:
 336:Core/Src/stm32f4xx_hal_msp.c ****   
 675              		.loc 1 336 5 view .LVU174
 676 0184 0021     		movs	r1, #0
 677 0186 0991     		str	r1, [sp, #36]
 336:Core/Src/stm32f4xx_hal_msp.c ****   
 678              		.loc 1 336 5 view .LVU175
 679 0188 284B     		ldr	r3, .L48+24
 680 018a 5A6C     		ldr	r2, [r3, #68]
 681 018c 42F48012 		orr	r2, r2, #1048576
 682 0190 5A64     		str	r2, [r3, #68]
 336:Core/Src/stm32f4xx_hal_msp.c ****   
 683              		.loc 1 336 5 view .LVU176
 684 0192 5A6C     		ldr	r2, [r3, #68]
 685 0194 02F48012 		and	r2, r2, #1048576
 686 0198 0992     		str	r2, [sp, #36]
 336:Core/Src/stm32f4xx_hal_msp.c ****   
 687              		.loc 1 336 5 view .LVU177
 688 019a 099A     		ldr	r2, [sp, #36]
 689              	.LBE15:
 338:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration    
 690              		.loc 1 338 5 view .LVU178
 691              	.LBB16:
 338:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration    
 692              		.loc 1 338 5 view .LVU179
 693 019c 0A91     		str	r1, [sp, #40]
 338:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration    
 694              		.loc 1 338 5 view .LVU180
 695 019e 1A6B     		ldr	r2, [r3, #48]
 696 01a0 42F02002 		orr	r2, r2, #32
 697 01a4 1A63     		str	r2, [r3, #48]
 338:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration    
 698              		.loc 1 338 5 view .LVU181
 699 01a6 1B6B     		ldr	r3, [r3, #48]
 700 01a8 03F02003 		and	r3, r3, #32
 701 01ac 0A93     		str	r3, [sp, #40]
 338:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration    
 702              		.loc 1 338 5 view .LVU182
 703 01ae 0A9B     		ldr	r3, [sp, #40]
 704              	.LBE16:
 344:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 705              		.loc 1 344 5 view .LVU183
 344:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 706              		.loc 1 344 25 is_stmt 0 view .LVU184
 707 01b0 4FF46073 		mov	r3, #896
 708 01b4 0D93     		str	r3, [sp, #52]
 345:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 22


 709              		.loc 1 345 5 is_stmt 1 view .LVU185
 345:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 710              		.loc 1 345 26 is_stmt 0 view .LVU186
 711 01b6 0223     		movs	r3, #2
 712 01b8 0E93     		str	r3, [sp, #56]
 346:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 713              		.loc 1 346 5 is_stmt 1 view .LVU187
 347:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 714              		.loc 1 347 5 view .LVU188
 347:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 715              		.loc 1 347 27 is_stmt 0 view .LVU189
 716 01ba 0323     		movs	r3, #3
 717 01bc 1093     		str	r3, [sp, #64]
 348:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 718              		.loc 1 348 5 is_stmt 1 view .LVU190
 348:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 719              		.loc 1 348 31 is_stmt 0 view .LVU191
 720 01be 0523     		movs	r3, #5
 721 01c0 1193     		str	r3, [sp, #68]
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 722              		.loc 1 349 5 is_stmt 1 view .LVU192
 723 01c2 0DA9     		add	r1, sp, #52
 724 01c4 1E48     		ldr	r0, .L48+44
 725              	.LVL28:
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 726              		.loc 1 349 5 is_stmt 0 view .LVU193
 727 01c6 FFF7FEFF 		bl	HAL_GPIO_Init
 728              	.LVL29:
 729 01ca 37E7     		b	.L34
 730              	.LVL30:
 731              	.L47:
 361:Core/Src/stm32f4xx_hal_msp.c ****   
 732              		.loc 1 361 5 is_stmt 1 view .LVU194
 733              	.LBB17:
 361:Core/Src/stm32f4xx_hal_msp.c ****   
 734              		.loc 1 361 5 view .LVU195
 735 01cc 0021     		movs	r1, #0
 736 01ce 0B91     		str	r1, [sp, #44]
 361:Core/Src/stm32f4xx_hal_msp.c ****   
 737              		.loc 1 361 5 view .LVU196
 738 01d0 164B     		ldr	r3, .L48+24
 739 01d2 5A6C     		ldr	r2, [r3, #68]
 740 01d4 42F40012 		orr	r2, r2, #2097152
 741 01d8 5A64     		str	r2, [r3, #68]
 361:Core/Src/stm32f4xx_hal_msp.c ****   
 742              		.loc 1 361 5 view .LVU197
 743 01da 5A6C     		ldr	r2, [r3, #68]
 744 01dc 02F40012 		and	r2, r2, #2097152
 745 01e0 0B92     		str	r2, [sp, #44]
 361:Core/Src/stm32f4xx_hal_msp.c ****   
 746              		.loc 1 361 5 view .LVU198
 747 01e2 0B9A     		ldr	r2, [sp, #44]
 748              	.LBE17:
 363:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI6 GPIO Configuration    
 749              		.loc 1 363 5 view .LVU199
 750              	.LBB18:
 363:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI6 GPIO Configuration    
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 23


 751              		.loc 1 363 5 view .LVU200
 752 01e4 0C91     		str	r1, [sp, #48]
 363:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI6 GPIO Configuration    
 753              		.loc 1 363 5 view .LVU201
 754 01e6 1A6B     		ldr	r2, [r3, #48]
 755 01e8 42F04002 		orr	r2, r2, #64
 756 01ec 1A63     		str	r2, [r3, #48]
 363:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI6 GPIO Configuration    
 757              		.loc 1 363 5 view .LVU202
 758 01ee 1B6B     		ldr	r3, [r3, #48]
 759 01f0 03F04003 		and	r3, r3, #64
 760 01f4 0C93     		str	r3, [sp, #48]
 363:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI6 GPIO Configuration    
 761              		.loc 1 363 5 view .LVU203
 762 01f6 0C9B     		ldr	r3, [sp, #48]
 763              	.LBE18:
 369:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 764              		.loc 1 369 5 view .LVU204
 369:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 765              		.loc 1 369 25 is_stmt 0 view .LVU205
 766 01f8 4FF4E043 		mov	r3, #28672
 767 01fc 0D93     		str	r3, [sp, #52]
 370:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 768              		.loc 1 370 5 is_stmt 1 view .LVU206
 370:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 769              		.loc 1 370 26 is_stmt 0 view .LVU207
 770 01fe 0223     		movs	r3, #2
 771 0200 0E93     		str	r3, [sp, #56]
 371:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 772              		.loc 1 371 5 is_stmt 1 view .LVU208
 372:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 773              		.loc 1 372 5 view .LVU209
 372:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 774              		.loc 1 372 27 is_stmt 0 view .LVU210
 775 0202 0323     		movs	r3, #3
 776 0204 1093     		str	r3, [sp, #64]
 373:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 777              		.loc 1 373 5 is_stmt 1 view .LVU211
 373:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 778              		.loc 1 373 31 is_stmt 0 view .LVU212
 779 0206 0523     		movs	r3, #5
 780 0208 1193     		str	r3, [sp, #68]
 374:Core/Src/stm32f4xx_hal_msp.c **** 
 781              		.loc 1 374 5 is_stmt 1 view .LVU213
 782 020a 0DA9     		add	r1, sp, #52
 783 020c 0D48     		ldr	r0, .L48+48
 784              	.LVL31:
 374:Core/Src/stm32f4xx_hal_msp.c **** 
 785              		.loc 1 374 5 is_stmt 0 view .LVU214
 786 020e FFF7FEFF 		bl	HAL_GPIO_Init
 787              	.LVL32:
 788              		.loc 1 381 1 view .LVU215
 789 0212 13E7     		b	.L34
 790              	.L49:
 791              		.align	2
 792              	.L48:
 793 0214 00300140 		.word	1073819648
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 24


 794 0218 00380040 		.word	1073756160
 795 021c 003C0040 		.word	1073757184
 796 0220 00340140 		.word	1073820672
 797 0224 00500140 		.word	1073827840
 798 0228 00540140 		.word	1073828864
 799 022c 00380240 		.word	1073887232
 800 0230 00000240 		.word	1073872896
 801 0234 00080240 		.word	1073874944
 802 0238 00040240 		.word	1073873920
 803 023c 00100240 		.word	1073876992
 804 0240 00140240 		.word	1073878016
 805 0244 00180240 		.word	1073879040
 806              		.cfi_endproc
 807              	.LFE131:
 809              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 810              		.align	1
 811              		.global	HAL_SPI_MspDeInit
 812              		.syntax unified
 813              		.thumb
 814              		.thumb_func
 815              		.fpu fpv4-sp-d16
 817              	HAL_SPI_MspDeInit:
 818              	.LVL33:
 819              	.LFB132:
 382:Core/Src/stm32f4xx_hal_msp.c **** 
 383:Core/Src/stm32f4xx_hal_msp.c **** /**
 384:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 385:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 386:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 387:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 388:Core/Src/stm32f4xx_hal_msp.c **** */
 389:Core/Src/stm32f4xx_hal_msp.c **** 
 390:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 391:Core/Src/stm32f4xx_hal_msp.c **** {
 820              		.loc 1 391 1 is_stmt 1 view -0
 821              		.cfi_startproc
 822              		@ args = 0, pretend = 0, frame = 0
 823              		@ frame_needed = 0, uses_anonymous_args = 0
 824              		.loc 1 391 1 is_stmt 0 view .LVU217
 825 0000 08B5     		push	{r3, lr}
 826              	.LCFI13:
 827              		.cfi_def_cfa_offset 8
 828              		.cfi_offset 3, -8
 829              		.cfi_offset 14, -4
 392:Core/Src/stm32f4xx_hal_msp.c **** 
 393:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 830              		.loc 1 393 3 is_stmt 1 view .LVU218
 831              		.loc 1 393 10 is_stmt 0 view .LVU219
 832 0002 0368     		ldr	r3, [r0]
 833              		.loc 1 393 5 view .LVU220
 834 0004 2E4A     		ldr	r2, .L64
 835 0006 9342     		cmp	r3, r2
 836 0008 0FD0     		beq	.L58
 394:Core/Src/stm32f4xx_hal_msp.c ****   {
 395:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 396:Core/Src/stm32f4xx_hal_msp.c **** 
 397:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 25


 398:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 399:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 400:Core/Src/stm32f4xx_hal_msp.c ****   
 401:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 402:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 403:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 404:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 405:Core/Src/stm32f4xx_hal_msp.c ****     */
 406:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 407:Core/Src/stm32f4xx_hal_msp.c **** 
 408:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 409:Core/Src/stm32f4xx_hal_msp.c **** 
 410:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 411:Core/Src/stm32f4xx_hal_msp.c ****   }
 412:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 837              		.loc 1 412 8 is_stmt 1 view .LVU221
 838              		.loc 1 412 10 is_stmt 0 view .LVU222
 839 000a 2E4A     		ldr	r2, .L64+4
 840 000c 9342     		cmp	r3, r2
 841 000e 17D0     		beq	.L59
 413:Core/Src/stm32f4xx_hal_msp.c ****   {
 414:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 415:Core/Src/stm32f4xx_hal_msp.c **** 
 416:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 417:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 418:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 419:Core/Src/stm32f4xx_hal_msp.c ****   
 420:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration    
 421:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 422:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 423:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK 
 424:Core/Src/stm32f4xx_hal_msp.c ****     */
 425:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2|GPIO_PIN_3);
 426:Core/Src/stm32f4xx_hal_msp.c **** 
 427:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 428:Core/Src/stm32f4xx_hal_msp.c **** 
 429:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 430:Core/Src/stm32f4xx_hal_msp.c **** 
 431:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 432:Core/Src/stm32f4xx_hal_msp.c ****   }
 433:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI3)
 842              		.loc 1 433 8 is_stmt 1 view .LVU223
 843              		.loc 1 433 10 is_stmt 0 view .LVU224
 844 0010 2D4A     		ldr	r2, .L64+8
 845 0012 9342     		cmp	r3, r2
 846 0014 24D0     		beq	.L60
 434:Core/Src/stm32f4xx_hal_msp.c ****   {
 435:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 436:Core/Src/stm32f4xx_hal_msp.c **** 
 437:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 438:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 439:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 440:Core/Src/stm32f4xx_hal_msp.c ****   
 441:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration    
 442:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> SPI3_SCK
 443:Core/Src/stm32f4xx_hal_msp.c ****     PC11     ------> SPI3_MISO
 444:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SPI3_MOSI 
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 26


 445:Core/Src/stm32f4xx_hal_msp.c ****     */
 446:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
 447:Core/Src/stm32f4xx_hal_msp.c **** 
 448:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 449:Core/Src/stm32f4xx_hal_msp.c **** 
 450:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 451:Core/Src/stm32f4xx_hal_msp.c ****   }
 452:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI4)
 847              		.loc 1 452 8 is_stmt 1 view .LVU225
 848              		.loc 1 452 10 is_stmt 0 view .LVU226
 849 0016 2D4A     		ldr	r2, .L64+12
 850 0018 9342     		cmp	r3, r2
 851 001a 2DD0     		beq	.L61
 453:Core/Src/stm32f4xx_hal_msp.c ****   {
 454:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI4_MspDeInit 0 */
 455:Core/Src/stm32f4xx_hal_msp.c **** 
 456:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI4_MspDeInit 0 */
 457:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 458:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI4_CLK_DISABLE();
 459:Core/Src/stm32f4xx_hal_msp.c ****   
 460:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI4 GPIO Configuration    
 461:Core/Src/stm32f4xx_hal_msp.c ****     PE2     ------> SPI4_SCK
 462:Core/Src/stm32f4xx_hal_msp.c ****     PE5     ------> SPI4_MISO
 463:Core/Src/stm32f4xx_hal_msp.c ****     PE6     ------> SPI4_MOSI 
 464:Core/Src/stm32f4xx_hal_msp.c ****     */
 465:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6);
 466:Core/Src/stm32f4xx_hal_msp.c **** 
 467:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI4_MspDeInit 1 */
 468:Core/Src/stm32f4xx_hal_msp.c **** 
 469:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI4_MspDeInit 1 */
 470:Core/Src/stm32f4xx_hal_msp.c ****   }
 471:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI5)
 852              		.loc 1 471 8 is_stmt 1 view .LVU227
 853              		.loc 1 471 10 is_stmt 0 view .LVU228
 854 001c 2C4A     		ldr	r2, .L64+16
 855 001e 9342     		cmp	r3, r2
 856 0020 35D0     		beq	.L62
 472:Core/Src/stm32f4xx_hal_msp.c ****   {
 473:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspDeInit 0 */
 474:Core/Src/stm32f4xx_hal_msp.c **** 
 475:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI5_MspDeInit 0 */
 476:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 477:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI5_CLK_DISABLE();
 478:Core/Src/stm32f4xx_hal_msp.c ****   
 479:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration    
 480:Core/Src/stm32f4xx_hal_msp.c ****     PF7     ------> SPI5_SCK
 481:Core/Src/stm32f4xx_hal_msp.c ****     PF8     ------> SPI5_MISO
 482:Core/Src/stm32f4xx_hal_msp.c ****     PF9     ------> SPI5_MOSI 
 483:Core/Src/stm32f4xx_hal_msp.c ****     */
 484:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 485:Core/Src/stm32f4xx_hal_msp.c **** 
 486:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspDeInit 1 */
 487:Core/Src/stm32f4xx_hal_msp.c **** 
 488:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI5_MspDeInit 1 */
 489:Core/Src/stm32f4xx_hal_msp.c ****   }
 490:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI6)
 857              		.loc 1 490 8 is_stmt 1 view .LVU229
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 27


 858              		.loc 1 490 10 is_stmt 0 view .LVU230
 859 0022 2C4A     		ldr	r2, .L64+20
 860 0024 9342     		cmp	r3, r2
 861 0026 3ED0     		beq	.L63
 862              	.LVL34:
 863              	.L50:
 491:Core/Src/stm32f4xx_hal_msp.c ****   {
 492:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI6_MspDeInit 0 */
 493:Core/Src/stm32f4xx_hal_msp.c **** 
 494:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI6_MspDeInit 0 */
 495:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 496:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI6_CLK_DISABLE();
 497:Core/Src/stm32f4xx_hal_msp.c ****   
 498:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI6 GPIO Configuration    
 499:Core/Src/stm32f4xx_hal_msp.c ****     PG12     ------> SPI6_MISO
 500:Core/Src/stm32f4xx_hal_msp.c ****     PG13     ------> SPI6_SCK
 501:Core/Src/stm32f4xx_hal_msp.c ****     PG14     ------> SPI6_MOSI 
 502:Core/Src/stm32f4xx_hal_msp.c ****     */
 503:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14);
 504:Core/Src/stm32f4xx_hal_msp.c **** 
 505:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI6_MspDeInit 1 */
 506:Core/Src/stm32f4xx_hal_msp.c **** 
 507:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI6_MspDeInit 1 */
 508:Core/Src/stm32f4xx_hal_msp.c ****   }
 509:Core/Src/stm32f4xx_hal_msp.c **** 
 510:Core/Src/stm32f4xx_hal_msp.c **** }
 864              		.loc 1 510 1 view .LVU231
 865 0028 08BD     		pop	{r3, pc}
 866              	.LVL35:
 867              	.L58:
 399:Core/Src/stm32f4xx_hal_msp.c ****   
 868              		.loc 1 399 5 is_stmt 1 view .LVU232
 869 002a 02F58432 		add	r2, r2, #67584
 870 002e 536C     		ldr	r3, [r2, #68]
 871 0030 23F48053 		bic	r3, r3, #4096
 872 0034 5364     		str	r3, [r2, #68]
 406:Core/Src/stm32f4xx_hal_msp.c **** 
 873              		.loc 1 406 5 view .LVU233
 874 0036 E021     		movs	r1, #224
 875 0038 2748     		ldr	r0, .L64+24
 876              	.LVL36:
 406:Core/Src/stm32f4xx_hal_msp.c **** 
 877              		.loc 1 406 5 is_stmt 0 view .LVU234
 878 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 879              	.LVL37:
 880 003e F3E7     		b	.L50
 881              	.LVL38:
 882              	.L59:
 418:Core/Src/stm32f4xx_hal_msp.c ****   
 883              		.loc 1 418 5 is_stmt 1 view .LVU235
 884 0040 02F50032 		add	r2, r2, #131072
 885 0044 136C     		ldr	r3, [r2, #64]
 886 0046 23F48043 		bic	r3, r3, #16384
 887 004a 1364     		str	r3, [r2, #64]
 425:Core/Src/stm32f4xx_hal_msp.c **** 
 888              		.loc 1 425 5 view .LVU236
 889 004c 0C21     		movs	r1, #12
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 28


 890 004e 2348     		ldr	r0, .L64+28
 891              	.LVL39:
 425:Core/Src/stm32f4xx_hal_msp.c **** 
 892              		.loc 1 425 5 is_stmt 0 view .LVU237
 893 0050 FFF7FEFF 		bl	HAL_GPIO_DeInit
 894              	.LVL40:
 427:Core/Src/stm32f4xx_hal_msp.c **** 
 895              		.loc 1 427 5 is_stmt 1 view .LVU238
 896 0054 4FF48061 		mov	r1, #1024
 897 0058 2148     		ldr	r0, .L64+32
 898 005a FFF7FEFF 		bl	HAL_GPIO_DeInit
 899              	.LVL41:
 900 005e E3E7     		b	.L50
 901              	.LVL42:
 902              	.L60:
 439:Core/Src/stm32f4xx_hal_msp.c ****   
 903              		.loc 1 439 5 view .LVU239
 904 0060 02F5FE32 		add	r2, r2, #130048
 905 0064 136C     		ldr	r3, [r2, #64]
 906 0066 23F40043 		bic	r3, r3, #32768
 907 006a 1364     		str	r3, [r2, #64]
 446:Core/Src/stm32f4xx_hal_msp.c **** 
 908              		.loc 1 446 5 view .LVU240
 909 006c 4FF4E051 		mov	r1, #7168
 910 0070 1A48     		ldr	r0, .L64+28
 911              	.LVL43:
 446:Core/Src/stm32f4xx_hal_msp.c **** 
 912              		.loc 1 446 5 is_stmt 0 view .LVU241
 913 0072 FFF7FEFF 		bl	HAL_GPIO_DeInit
 914              	.LVL44:
 915 0076 D7E7     		b	.L50
 916              	.LVL45:
 917              	.L61:
 458:Core/Src/stm32f4xx_hal_msp.c ****   
 918              		.loc 1 458 5 is_stmt 1 view .LVU242
 919 0078 02F58232 		add	r2, r2, #66560
 920 007c 536C     		ldr	r3, [r2, #68]
 921 007e 23F40053 		bic	r3, r3, #8192
 922 0082 5364     		str	r3, [r2, #68]
 465:Core/Src/stm32f4xx_hal_msp.c **** 
 923              		.loc 1 465 5 view .LVU243
 924 0084 6421     		movs	r1, #100
 925 0086 1748     		ldr	r0, .L64+36
 926              	.LVL46:
 465:Core/Src/stm32f4xx_hal_msp.c **** 
 927              		.loc 1 465 5 is_stmt 0 view .LVU244
 928 0088 FFF7FEFF 		bl	HAL_GPIO_DeInit
 929              	.LVL47:
 930 008c CCE7     		b	.L50
 931              	.LVL48:
 932              	.L62:
 477:Core/Src/stm32f4xx_hal_msp.c ****   
 933              		.loc 1 477 5 is_stmt 1 view .LVU245
 934 008e 02F56842 		add	r2, r2, #59392
 935 0092 536C     		ldr	r3, [r2, #68]
 936 0094 23F48013 		bic	r3, r3, #1048576
 937 0098 5364     		str	r3, [r2, #68]
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 29


 484:Core/Src/stm32f4xx_hal_msp.c **** 
 938              		.loc 1 484 5 view .LVU246
 939 009a 4FF46071 		mov	r1, #896
 940 009e 1248     		ldr	r0, .L64+40
 941              	.LVL49:
 484:Core/Src/stm32f4xx_hal_msp.c **** 
 942              		.loc 1 484 5 is_stmt 0 view .LVU247
 943 00a0 FFF7FEFF 		bl	HAL_GPIO_DeInit
 944              	.LVL50:
 945 00a4 C0E7     		b	.L50
 946              	.LVL51:
 947              	.L63:
 496:Core/Src/stm32f4xx_hal_msp.c ****   
 948              		.loc 1 496 5 is_stmt 1 view .LVU248
 949 00a6 02F56442 		add	r2, r2, #58368
 950 00aa 536C     		ldr	r3, [r2, #68]
 951 00ac 23F40013 		bic	r3, r3, #2097152
 952 00b0 5364     		str	r3, [r2, #68]
 503:Core/Src/stm32f4xx_hal_msp.c **** 
 953              		.loc 1 503 5 view .LVU249
 954 00b2 4FF4E041 		mov	r1, #28672
 955 00b6 0D48     		ldr	r0, .L64+44
 956              	.LVL52:
 503:Core/Src/stm32f4xx_hal_msp.c **** 
 957              		.loc 1 503 5 is_stmt 0 view .LVU250
 958 00b8 FFF7FEFF 		bl	HAL_GPIO_DeInit
 959              	.LVL53:
 960              		.loc 1 510 1 view .LVU251
 961 00bc B4E7     		b	.L50
 962              	.L65:
 963 00be 00BF     		.align	2
 964              	.L64:
 965 00c0 00300140 		.word	1073819648
 966 00c4 00380040 		.word	1073756160
 967 00c8 003C0040 		.word	1073757184
 968 00cc 00340140 		.word	1073820672
 969 00d0 00500140 		.word	1073827840
 970 00d4 00540140 		.word	1073828864
 971 00d8 00000240 		.word	1073872896
 972 00dc 00080240 		.word	1073874944
 973 00e0 00040240 		.word	1073873920
 974 00e4 00100240 		.word	1073876992
 975 00e8 00140240 		.word	1073878016
 976 00ec 00180240 		.word	1073879040
 977              		.cfi_endproc
 978              	.LFE132:
 980              		.text
 981              	.Letext0:
 982              		.file 2 "/Users/drb/Downloads/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/machine/_def
 983              		.file 3 "/Users/drb/Downloads/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/_stdint.
 984              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 985              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 986              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f427xx.h"
 987              		.file 7 "/Users/drb/Downloads/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/lock.h"
 988              		.file 8 "/Users/drb/Downloads/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/_types.h
 989              		.file 9 "/Users/drb/Downloads/gcc-arm-none-eabi-8-2018-q4-major/lib/gcc/arm-none-eabi/8.2.1/includ
 990              		.file 10 "/Users/drb/Downloads/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/reent.h
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 30


 991              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 992              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 993              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 994              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
 995              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rng.h"
 996              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 997              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s 			page 31


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:18     .text.HAL_MspInit:0000000000000000 $t
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:86     .text.HAL_MspInit:0000000000000040 $d
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:91     .text.HAL_CRC_MspInit:0000000000000000 $t
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:98     .text.HAL_CRC_MspInit:0000000000000000 HAL_CRC_MspInit
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:145    .text.HAL_CRC_MspInit:0000000000000028 $d
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:151    .text.HAL_CRC_MspDeInit:0000000000000000 $t
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:158    .text.HAL_CRC_MspDeInit:0000000000000000 HAL_CRC_MspDeInit
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:187    .text.HAL_CRC_MspDeInit:0000000000000018 $d
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:193    .text.HAL_RNG_MspInit:0000000000000000 $t
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:200    .text.HAL_RNG_MspInit:0000000000000000 HAL_RNG_MspInit
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:261    .text.HAL_RNG_MspInit:000000000000003c $d
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:267    .text.HAL_RNG_MspDeInit:0000000000000000 $t
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:274    .text.HAL_RNG_MspDeInit:0000000000000000 HAL_RNG_MspDeInit
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:316    .text.HAL_RNG_MspDeInit:0000000000000020 $d
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:322    .text.HAL_SPI_MspInit:0000000000000000 $t
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:329    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:793    .text.HAL_SPI_MspInit:0000000000000214 $d
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:810    .text.HAL_SPI_MspDeInit:0000000000000000 $t
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:817    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
/var/folders/n1/76bg37b13ls08p1dhb9rhvd40000gn/T//ccz9zAc5.s:965    .text.HAL_SPI_MspDeInit:00000000000000c0 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
