[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain cpu00 cpu01 cpu02 cpu03 cpu04 cpu05 cpu06 cpu07 cpu08 cpu09 cpu10 cpu11 cpu_clk_domain cpu_voltage_domain dvfs_handler mem_ctrls membus redirect_paths0 redirect_paths1 redirect_paths2 voltage_domain workload
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
kvm_vm=Null
m5ops_base=4294901760
mem_mode=atomic
mem_ranges=0:536870912
memories=system.mem_ctrls
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=system.workload
system_port=system.membus.cpu_side_ports[0]

[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu00]
type=AtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=0
decoder=system.cpu00.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu00.interrupts
isa=system.cpu00.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu00.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu00.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu00.tracer
width=1
workload=system.cpu00.workload
dcache_port=system.membus.cpu_side_ports[2]
icache_port=system.membus.cpu_side_ports[1]

[system.cpu00.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu00.isa

[system.cpu00.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu00.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[5]
int_responder=system.membus.mem_side_ports[1]
pio=system.membus.mem_side_ports[0]

[system.cpu00.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu00.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu00.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu00.mmu.dtb
eventq_index=0
itb=system.cpu00.mmu.itb

[system.cpu00.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu00.mmu.dtb.walker

[system.cpu00.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu00.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[4]

[system.cpu00.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu00.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu00.mmu.itb.walker

[system.cpu00.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu00.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[3]

[system.cpu00.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu00.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu00.tracer]
type=ExeTracer
eventq_index=0

[system.cpu00.workload]
type=Process
cmd=./tests/test-progs/test-suite/SingleSource/Benchmarks/Stanford/IntMM
cwd=/gem5
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./tests/test-progs/test-suite/SingleSource/Benchmarks/Stanford/IntMM
gid=1001
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu01]
type=AtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=1
decoder=system.cpu01.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu01.interrupts
isa=system.cpu01.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu01.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu01.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu01.tracer
width=1
workload=system.cpu00.workload
dcache_port=system.membus.cpu_side_ports[7]
icache_port=system.membus.cpu_side_ports[6]

[system.cpu01.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu01.isa

[system.cpu01.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu01.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[10]
int_responder=system.membus.mem_side_ports[3]
pio=system.membus.mem_side_ports[2]

[system.cpu01.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu01.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu01.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu01.mmu.dtb
eventq_index=0
itb=system.cpu01.mmu.itb

[system.cpu01.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu01.mmu.dtb.walker

[system.cpu01.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu01.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[9]

[system.cpu01.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu01.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu01.mmu.itb.walker

[system.cpu01.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu01.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[8]

[system.cpu01.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu01.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu01.tracer]
type=ExeTracer
eventq_index=0

[system.cpu02]
type=AtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=2
decoder=system.cpu02.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu02.interrupts
isa=system.cpu02.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu02.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu02.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu02.tracer
width=1
workload=system.cpu00.workload
dcache_port=system.membus.cpu_side_ports[12]
icache_port=system.membus.cpu_side_ports[11]

[system.cpu02.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu02.isa

[system.cpu02.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu02.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[15]
int_responder=system.membus.mem_side_ports[5]
pio=system.membus.mem_side_ports[4]

[system.cpu02.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu02.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu02.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu02.mmu.dtb
eventq_index=0
itb=system.cpu02.mmu.itb

[system.cpu02.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu02.mmu.dtb.walker

[system.cpu02.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu02.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[14]

[system.cpu02.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu02.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu02.mmu.itb.walker

[system.cpu02.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu02.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[13]

[system.cpu02.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu02.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu02.tracer]
type=ExeTracer
eventq_index=0

[system.cpu03]
type=AtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=3
decoder=system.cpu03.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu03.interrupts
isa=system.cpu03.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu03.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu03.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu03.tracer
width=1
workload=system.cpu00.workload
dcache_port=system.membus.cpu_side_ports[17]
icache_port=system.membus.cpu_side_ports[16]

[system.cpu03.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu03.isa

[system.cpu03.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu03.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[20]
int_responder=system.membus.mem_side_ports[7]
pio=system.membus.mem_side_ports[6]

[system.cpu03.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu03.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu03.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu03.mmu.dtb
eventq_index=0
itb=system.cpu03.mmu.itb

[system.cpu03.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu03.mmu.dtb.walker

[system.cpu03.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu03.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[19]

[system.cpu03.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu03.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu03.mmu.itb.walker

[system.cpu03.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu03.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[18]

[system.cpu03.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu03.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu03.tracer]
type=ExeTracer
eventq_index=0

[system.cpu04]
type=AtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=4
decoder=system.cpu04.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu04.interrupts
isa=system.cpu04.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu04.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu04.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu04.tracer
width=1
workload=system.cpu00.workload
dcache_port=system.membus.cpu_side_ports[22]
icache_port=system.membus.cpu_side_ports[21]

[system.cpu04.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu04.isa

[system.cpu04.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu04.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[25]
int_responder=system.membus.mem_side_ports[9]
pio=system.membus.mem_side_ports[8]

[system.cpu04.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu04.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu04.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu04.mmu.dtb
eventq_index=0
itb=system.cpu04.mmu.itb

[system.cpu04.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu04.mmu.dtb.walker

[system.cpu04.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu04.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[24]

[system.cpu04.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu04.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu04.mmu.itb.walker

[system.cpu04.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu04.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[23]

[system.cpu04.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu04.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu04.tracer]
type=ExeTracer
eventq_index=0

[system.cpu05]
type=AtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=5
decoder=system.cpu05.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu05.interrupts
isa=system.cpu05.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu05.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu05.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu05.tracer
width=1
workload=system.cpu00.workload
dcache_port=system.membus.cpu_side_ports[27]
icache_port=system.membus.cpu_side_ports[26]

[system.cpu05.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu05.isa

[system.cpu05.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu05.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[30]
int_responder=system.membus.mem_side_ports[11]
pio=system.membus.mem_side_ports[10]

[system.cpu05.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu05.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu05.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu05.mmu.dtb
eventq_index=0
itb=system.cpu05.mmu.itb

[system.cpu05.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu05.mmu.dtb.walker

[system.cpu05.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu05.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[29]

[system.cpu05.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu05.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu05.mmu.itb.walker

[system.cpu05.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu05.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[28]

[system.cpu05.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu05.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu05.tracer]
type=ExeTracer
eventq_index=0

[system.cpu06]
type=AtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=6
decoder=system.cpu06.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu06.interrupts
isa=system.cpu06.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu06.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu06.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu06.tracer
width=1
workload=system.cpu00.workload
dcache_port=system.membus.cpu_side_ports[32]
icache_port=system.membus.cpu_side_ports[31]

[system.cpu06.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu06.isa

[system.cpu06.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu06.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[35]
int_responder=system.membus.mem_side_ports[13]
pio=system.membus.mem_side_ports[12]

[system.cpu06.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu06.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu06.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu06.mmu.dtb
eventq_index=0
itb=system.cpu06.mmu.itb

[system.cpu06.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu06.mmu.dtb.walker

[system.cpu06.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu06.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[34]

[system.cpu06.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu06.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu06.mmu.itb.walker

[system.cpu06.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu06.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[33]

[system.cpu06.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu06.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu06.tracer]
type=ExeTracer
eventq_index=0

[system.cpu07]
type=AtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=7
decoder=system.cpu07.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu07.interrupts
isa=system.cpu07.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu07.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu07.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu07.tracer
width=1
workload=system.cpu00.workload
dcache_port=system.membus.cpu_side_ports[37]
icache_port=system.membus.cpu_side_ports[36]

[system.cpu07.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu07.isa

[system.cpu07.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu07.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[40]
int_responder=system.membus.mem_side_ports[15]
pio=system.membus.mem_side_ports[14]

[system.cpu07.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu07.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu07.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu07.mmu.dtb
eventq_index=0
itb=system.cpu07.mmu.itb

[system.cpu07.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu07.mmu.dtb.walker

[system.cpu07.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu07.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[39]

[system.cpu07.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu07.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu07.mmu.itb.walker

[system.cpu07.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu07.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[38]

[system.cpu07.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu07.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu07.tracer]
type=ExeTracer
eventq_index=0

[system.cpu08]
type=AtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=8
decoder=system.cpu08.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu08.interrupts
isa=system.cpu08.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu08.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu08.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu08.tracer
width=1
workload=system.cpu00.workload
dcache_port=system.membus.cpu_side_ports[42]
icache_port=system.membus.cpu_side_ports[41]

[system.cpu08.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu08.isa

[system.cpu08.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu08.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[45]
int_responder=system.membus.mem_side_ports[17]
pio=system.membus.mem_side_ports[16]

[system.cpu08.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu08.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu08.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu08.mmu.dtb
eventq_index=0
itb=system.cpu08.mmu.itb

[system.cpu08.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu08.mmu.dtb.walker

[system.cpu08.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu08.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[44]

[system.cpu08.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu08.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu08.mmu.itb.walker

[system.cpu08.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu08.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[43]

[system.cpu08.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu08.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu08.tracer]
type=ExeTracer
eventq_index=0

[system.cpu09]
type=AtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=9
decoder=system.cpu09.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu09.interrupts
isa=system.cpu09.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu09.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu09.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu09.tracer
width=1
workload=system.cpu00.workload
dcache_port=system.membus.cpu_side_ports[47]
icache_port=system.membus.cpu_side_ports[46]

[system.cpu09.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu09.isa

[system.cpu09.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu09.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[50]
int_responder=system.membus.mem_side_ports[19]
pio=system.membus.mem_side_ports[18]

[system.cpu09.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu09.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu09.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu09.mmu.dtb
eventq_index=0
itb=system.cpu09.mmu.itb

[system.cpu09.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu09.mmu.dtb.walker

[system.cpu09.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu09.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[49]

[system.cpu09.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu09.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu09.mmu.itb.walker

[system.cpu09.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu09.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[48]

[system.cpu09.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu09.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu09.tracer]
type=ExeTracer
eventq_index=0

[system.cpu10]
type=AtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=10
decoder=system.cpu10.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu10.interrupts
isa=system.cpu10.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu10.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu10.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu10.tracer
width=1
workload=system.cpu00.workload
dcache_port=system.membus.cpu_side_ports[52]
icache_port=system.membus.cpu_side_ports[51]

[system.cpu10.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu10.isa

[system.cpu10.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu10.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[55]
int_responder=system.membus.mem_side_ports[21]
pio=system.membus.mem_side_ports[20]

[system.cpu10.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu10.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu10.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu10.mmu.dtb
eventq_index=0
itb=system.cpu10.mmu.itb

[system.cpu10.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu10.mmu.dtb.walker

[system.cpu10.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu10.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[54]

[system.cpu10.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu10.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu10.mmu.itb.walker

[system.cpu10.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu10.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[53]

[system.cpu10.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu10.tracer]
type=ExeTracer
eventq_index=0

[system.cpu11]
type=AtomicSimpleCPU
children=decoder interrupts isa mmu power_state tracer
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=11
decoder=system.cpu11.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu11.interrupts
isa=system.cpu11.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu11.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu11.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu11.tracer
width=1
workload=system.cpu00.workload
dcache_port=system.membus.cpu_side_ports[57]
icache_port=system.membus.cpu_side_ports[56]

[system.cpu11.decoder]
type=X86Decoder
eventq_index=0
isa=system.cpu11.isa

[system.cpu11.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu11.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[60]
int_responder=system.membus.mem_side_ports[23]
pio=system.membus.mem_side_ports[22]

[system.cpu11.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu11.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu11.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu11.mmu.dtb
eventq_index=0
itb=system.cpu11.mmu.itb

[system.cpu11.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu11.mmu.dtb.walker

[system.cpu11.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu11.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[59]

[system.cpu11.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu11.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=system
walker=system.cpu11.mmu.itb.walker

[system.cpu11.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu11.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[58]

[system.cpu11.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu11.tracer]
type=ExeTracer
eventq_index=0

[system.cpu_clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.mem_ctrls]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=system.clk_domain
conf_table_reported=true
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.mem_ctrls.power_state
range=0:536870912
port=system.membus.mem_side_ports[24]

[system.mem_ctrls.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=system.membus.power_state
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
cpu_side_ports=system.system_port system.cpu00.icache_port system.cpu00.dcache_port system.cpu00.mmu.itb.walker.port system.cpu00.mmu.dtb.walker.port system.cpu00.interrupts.int_requestor system.cpu01.icache_port system.cpu01.dcache_port system.cpu01.mmu.itb.walker.port system.cpu01.mmu.dtb.walker.port system.cpu01.interrupts.int_requestor system.cpu02.icache_port system.cpu02.dcache_port system.cpu02.mmu.itb.walker.port system.cpu02.mmu.dtb.walker.port system.cpu02.interrupts.int_requestor system.cpu03.icache_port system.cpu03.dcache_port system.cpu03.mmu.itb.walker.port system.cpu03.mmu.dtb.walker.port system.cpu03.interrupts.int_requestor system.cpu04.icache_port system.cpu04.dcache_port system.cpu04.mmu.itb.walker.port system.cpu04.mmu.dtb.walker.port system.cpu04.interrupts.int_requestor system.cpu05.icache_port system.cpu05.dcache_port system.cpu05.mmu.itb.walker.port system.cpu05.mmu.dtb.walker.port system.cpu05.interrupts.int_requestor system.cpu06.icache_port system.cpu06.dcache_port system.cpu06.mmu.itb.walker.port system.cpu06.mmu.dtb.walker.port system.cpu06.interrupts.int_requestor system.cpu07.icache_port system.cpu07.dcache_port system.cpu07.mmu.itb.walker.port system.cpu07.mmu.dtb.walker.port system.cpu07.interrupts.int_requestor system.cpu08.icache_port system.cpu08.dcache_port system.cpu08.mmu.itb.walker.port system.cpu08.mmu.dtb.walker.port system.cpu08.interrupts.int_requestor system.cpu09.icache_port system.cpu09.dcache_port system.cpu09.mmu.itb.walker.port system.cpu09.mmu.dtb.walker.port system.cpu09.interrupts.int_requestor system.cpu10.icache_port system.cpu10.dcache_port system.cpu10.mmu.itb.walker.port system.cpu10.mmu.dtb.walker.port system.cpu10.interrupts.int_requestor system.cpu11.icache_port system.cpu11.dcache_port system.cpu11.mmu.itb.walker.port system.cpu11.mmu.dtb.walker.port system.cpu11.interrupts.int_requestor
mem_side_ports=system.cpu00.interrupts.pio system.cpu00.interrupts.int_responder system.cpu01.interrupts.pio system.cpu01.interrupts.int_responder system.cpu02.interrupts.pio system.cpu02.interrupts.int_responder system.cpu03.interrupts.pio system.cpu03.interrupts.int_responder system.cpu04.interrupts.pio system.cpu04.interrupts.int_responder system.cpu05.interrupts.pio system.cpu05.interrupts.int_responder system.cpu06.interrupts.pio system.cpu06.interrupts.int_responder system.cpu07.interrupts.pio system.cpu07.interrupts.int_responder system.cpu08.interrupts.pio system.cpu08.interrupts.int_responder system.cpu09.interrupts.pio system.cpu09.interrupts.int_responder system.cpu10.interrupts.pio system.cpu10.interrupts.int_responder system.cpu11.interrupts.pio system.cpu11.interrupts.int_responder system.mem_ctrls.port

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.redirect_paths0]
type=RedirectPath
app_path=/proc
eventq_index=0
host_paths=always-out/fs/proc

[system.redirect_paths1]
type=RedirectPath
app_path=/sys
eventq_index=0
host_paths=always-out/fs/sys

[system.redirect_paths2]
type=RedirectPath
app_path=/tmp
eventq_index=0
host_paths=always-out/fs/tmp

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.workload]
type=X86EmuLinux
eventq_index=0
wait_for_remote_gdb=false

