

================================================================
== Vitis HLS Report for 'A_IO_L2_in_4_x0'
================================================================
* Date:           Sun Sep 18 09:11:21 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max   |   Type  |
    +---------+---------+----------+----------+--------+---------+---------+
    |   647858|  1827506|  2.159 ms|  6.091 ms|  647858|  1827506|     none|
    +---------+---------+----------+----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) |    Iteration   |  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |     Latency    |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------------+-----------+-----------+------+----------+
        |- A_IO_L2_in_4_x0_loop_1          |   647712|  1827360|  40482 ~ 114210|          -|          -|    16|        no|
        | + A_IO_L2_in_4_x0_loop_2         |    40480|   114208|     2530 ~ 7138|          -|          -|    16|        no|
        |  ++ A_IO_L2_in_4_x0_loop_3       |     2528|     7136|        79 ~ 223|          -|          -|    32|        no|
        |   +++ A_IO_L2_in_4_x0_loop_4     |       76|       76|              19|          -|          -|     4|        no|
        |    ++++ A_IO_L2_in_4_x0_loop_5   |       17|       17|               2|          -|          -|     8|        no|
        |    ++++ A_IO_L2_in_4_x0_loop_6   |       16|       16|               2|          -|          -|     8|        no|
        |   +++ A_IO_L2_in_4_x0_loop_7     |      144|      144|              18|          -|          -|     8|        no|
        |    ++++ A_IO_L2_in_4_x0_loop_8   |       16|       16|               2|          -|          -|     8|        no|
        |   +++ A_IO_L2_in_4_x0_loop_9     |       76|       76|              19|          -|          -|     4|        no|
        |    ++++ A_IO_L2_in_4_x0_loop_10  |       17|       17|               2|          -|          -|     8|        no|
        |    ++++ A_IO_L2_in_4_x0_loop_11  |       16|       16|               2|          -|          -|     8|        no|
        |   +++ A_IO_L2_in_4_x0_loop_12    |      144|      144|              18|          -|          -|     8|        no|
        |    ++++ A_IO_L2_in_4_x0_loop_13  |       16|       16|               2|          -|          -|     8|        no|
        |- A_IO_L2_in_4_x0_loop_14         |      144|      144|              18|          -|          -|     8|        no|
        | + A_IO_L2_in_4_x0_loop_15        |       16|       16|               2|          -|          -|     8|        no|
        +----------------------------------+---------+---------+----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 20 
3 --> 4 2 
4 --> 5 13 3 
5 --> 6 8 10 
6 --> 7 9 
7 --> 6 
8 --> 9 
9 --> 8 5 
10 --> 11 18 4 
11 --> 12 10 
12 --> 11 
13 --> 14 16 10 
14 --> 15 17 
15 --> 14 
16 --> 17 
17 --> 16 13 
18 --> 19 10 
19 --> 18 
20 --> 21 
21 --> 22 20 
22 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_0_x056, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_5_x09, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_4_x08, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_0_x056, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_5_x09, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_4_x08, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%local_A_ping_V_0 = alloca i64 1" [./dut.cpp:771]   --->   Operation 29 'alloca' 'local_A_ping_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%local_A_pong_V_0 = alloca i64 1" [./dut.cpp:773]   --->   Operation 30 'alloca' 'local_A_pong_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln784 = br void" [./dut.cpp:784]   --->   Operation 31 'br' 'br_ln784' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%c0_V = phi i5 %add_ln691, void, i5 0, void"   --->   Operation 32 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 1, void, i1 0, void"   --->   Operation 33 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln691 = add i5 %c0_V, i5 1"   --->   Operation 34 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %c0_V, i5 16"   --->   Operation 35 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln784 = br i1 %icmp_ln890, void %.split36, void %.preheader.preheader" [./dut.cpp:784]   --->   Operation 37 'br' 'br_ln784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln784 = specloopname void @_ssdm_op_SpecLoopName, void @empty_401" [./dut.cpp:784]   --->   Operation 38 'specloopname' 'specloopname_ln784' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln785 = br void" [./dut.cpp:785]   --->   Operation 39 'br' 'br_ln785' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 40 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%c1_V = phi i5 %add_ln691_929, void, i5 0, void %.split36"   --->   Operation 41 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%intra_trans_en_5 = phi i1 1, void, i1 %intra_trans_en, void %.split36"   --->   Operation 42 'phi' 'intra_trans_en_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln691_929 = add i5 %c1_V, i5 1"   --->   Operation 43 'add' 'add_ln691_929' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.63ns)   --->   "%icmp_ln890_774 = icmp_eq  i5 %c1_V, i5 16"   --->   Operation 44 'icmp' 'icmp_ln890_774' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln785 = br i1 %icmp_ln890_774, void %.split34, void" [./dut.cpp:785]   --->   Operation 46 'br' 'br_ln785' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln785 = specloopname void @_ssdm_op_SpecLoopName, void @empty_462" [./dut.cpp:785]   --->   Operation 47 'specloopname' 'specloopname_ln785' <Predicate = (!icmp_ln890_774)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln786 = br void" [./dut.cpp:786]   --->   Operation 48 'br' 'br_ln786' <Predicate = (!icmp_ln890_774)> <Delay = 0.38>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (icmp_ln890_774)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void %.split34, i6 %add_ln691_934, void %.loopexit436"   --->   Operation 50 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%intra_trans_en_6 = phi i1 %intra_trans_en_5, void %.split34, i1 1, void %.loopexit436"   --->   Operation 51 'phi' 'intra_trans_en_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%arb_12 = phi i1 0, void %.split34, i1 %arb, void %.loopexit436"   --->   Operation 52 'phi' 'arb_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln691_934 = add i6 %c2_V, i6 1"   --->   Operation 53 'add' 'add_ln691_934' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.61ns)   --->   "%icmp_ln890_776 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 54 'icmp' 'icmp_ln890_776' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln786 = br i1 %icmp_ln890_776, void %.split32, void" [./dut.cpp:786]   --->   Operation 56 'br' 'br_ln786' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln786 = specloopname void @_ssdm_op_SpecLoopName, void @empty_599" [./dut.cpp:786]   --->   Operation 57 'specloopname' 'specloopname_ln786' <Predicate = (!icmp_ln890_776)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln790 = br i1 %arb_12, void %.preheader11.preheader, void %.preheader5.preheader" [./dut.cpp:790]   --->   Operation 58 'br' 'br_ln790' <Predicate = (!icmp_ln890_776)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader11"   --->   Operation 59 'br' 'br_ln890' <Predicate = (!icmp_ln890_776 & !arb_12)> <Delay = 0.38>
ST_4 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 60 'br' 'br_ln890' <Predicate = (!icmp_ln890_776 & arb_12)> <Delay = 0.38>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = (icmp_ln890_776)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.77>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%c3_V_10 = phi i4 %add_ln691_936, void %.loopexit432, i4 4, void %.preheader11.preheader"   --->   Operation 62 'phi' 'c3_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.65ns)   --->   "%icmp_ln890_778 = icmp_eq  i4 %c3_V_10, i4 8"   --->   Operation 63 'icmp' 'icmp_ln890_778' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln791 = br i1 %icmp_ln890_778, void %.split26, void" [./dut.cpp:791]   --->   Operation 65 'br' 'br_ln791' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_460"   --->   Operation 66 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_778)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.65ns)   --->   "%icmp_ln870_10 = icmp_eq  i4 %c3_V_10, i4 4"   --->   Operation 67 'icmp' 'icmp_ln870_10' <Predicate = (!icmp_ln890_778)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln794 = br i1 %icmp_ln870_10, void %.preheader8.preheader, void %.preheader9.preheader" [./dut.cpp:794]   --->   Operation 68 'br' 'br_ln794' <Predicate = (!icmp_ln890_778)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader8"   --->   Operation 69 'br' 'br_ln890' <Predicate = (!icmp_ln890_778 & !icmp_ln870_10)> <Delay = 0.38>
ST_5 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader9"   --->   Operation 70 'br' 'br_ln890' <Predicate = (!icmp_ln890_778 & icmp_ln870_10)> <Delay = 0.38>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln818 = br i1 %intra_trans_en_6, void %.loopexit436, void %.preheader6.preheader" [./dut.cpp:818]   --->   Operation 71 'br' 'br_ln818' <Predicate = (icmp_ln890_778)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 72 'br' 'br_ln890' <Predicate = (icmp_ln890_778 & intra_trans_en_6)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%c4_V_11 = phi i4 %add_ln691_933, void %.split22, i4 0, void %.preheader8.preheader"   --->   Operation 73 'phi' 'c4_V_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.70ns)   --->   "%add_ln691_933 = add i4 %c4_V_11, i4 1"   --->   Operation 74 'add' 'add_ln691_933' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.65ns)   --->   "%icmp_ln890_784 = icmp_eq  i4 %c4_V_11, i4 8"   --->   Operation 75 'icmp' 'icmp_ln890_784' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln806 = br i1 %icmp_ln890_784, void %.split22, void %.loopexit432.loopexit" [./dut.cpp:806]   --->   Operation 77 'br' 'br_ln806' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit432"   --->   Operation 78 'br' 'br_ln0' <Predicate = (icmp_ln890_784)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln806 = specloopname void @_ssdm_op_SpecLoopName, void @empty_426" [./dut.cpp:806]   --->   Operation 79 'specloopname' 'specloopname_ln806' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.21ns)   --->   "%tmp_136 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 80 'read' 'tmp_136' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 81 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_5_x09, i512 %tmp_136" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 82 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.70>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%c4_V_10 = phi i4 %add_ln691_932, void %.split24, i4 0, void %.preheader9.preheader"   --->   Operation 83 'phi' 'c4_V_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln691_932 = add i4 %c4_V_10, i4 1"   --->   Operation 84 'add' 'add_ln691_932' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.65ns)   --->   "%icmp_ln890_783 = icmp_eq  i4 %c4_V_10, i4 8"   --->   Operation 85 'icmp' 'icmp_ln890_783' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 1.96>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln890_152 = zext i4 %c4_V_10"   --->   Operation 86 'zext' 'zext_ln890_152' <Predicate = (icmp_ln870_10)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln870_10)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln795 = br i1 %icmp_ln890_783, void %.split24, void %.loopexit432.loopexit45" [./dut.cpp:795]   --->   Operation 88 'br' 'br_ln795' <Predicate = (icmp_ln870_10)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln795 = specloopname void @_ssdm_op_SpecLoopName, void @empty_416" [./dut.cpp:795]   --->   Operation 89 'specloopname' 'specloopname_ln795' <Predicate = (icmp_ln870_10 & !icmp_ln890_783)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'read' 'tmp' <Predicate = (icmp_ln870_10 & !icmp_ln890_783)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%local_A_pong_V_0_addr = getelementptr i512 %local_A_pong_V_0, i64 0, i64 %zext_ln890_152" [./dut.cpp:802]   --->   Operation 91 'getelementptr' 'local_A_pong_V_0_addr' <Predicate = (icmp_ln870_10 & !icmp_ln890_783)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.74ns)   --->   "%store_ln802 = store i512 %tmp, i3 %local_A_pong_V_0_addr" [./dut.cpp:802]   --->   Operation 92 'store' 'store_ln802' <Predicate = (icmp_ln870_10 & !icmp_ln890_783)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 93 'br' 'br_ln0' <Predicate = (icmp_ln870_10 & !icmp_ln890_783)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit432"   --->   Operation 94 'br' 'br_ln0' <Predicate = (icmp_ln870_10 & icmp_ln890_783)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.70ns)   --->   "%add_ln691_936 = add i4 %c3_V_10, i4 1"   --->   Operation 95 'add' 'add_ln691_936' <Predicate = (icmp_ln890_783) | (!icmp_ln870_10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 96 'br' 'br_ln0' <Predicate = (icmp_ln890_783) | (!icmp_ln870_10)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.70>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%c6_V_22 = phi i4 %add_ln691_939, void, i4 0, void %.preheader6.preheader"   --->   Operation 97 'phi' 'c6_V_22' <Predicate = (!arb_12 & intra_trans_en_6)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln691_939 = add i4 %c6_V_22, i4 1"   --->   Operation 98 'add' 'add_ln691_939' <Predicate = (!arb_12 & intra_trans_en_6)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.65ns)   --->   "%icmp_ln890_782 = icmp_eq  i4 %c6_V_22, i4 8"   --->   Operation 99 'icmp' 'icmp_ln890_782' <Predicate = (!arb_12 & intra_trans_en_6)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!arb_12 & intra_trans_en_6)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln819 = br i1 %icmp_ln890_782, void %.split30, void %.loopexit436.loopexit44" [./dut.cpp:819]   --->   Operation 101 'br' 'br_ln819' <Predicate = (!arb_12 & intra_trans_en_6)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln819 = specloopname void @_ssdm_op_SpecLoopName, void @empty_118" [./dut.cpp:819]   --->   Operation 102 'specloopname' 'specloopname_ln819' <Predicate = (!arb_12 & intra_trans_en_6 & !icmp_ln890_782)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.38ns)   --->   "%br_ln821 = br void" [./dut.cpp:821]   --->   Operation 103 'br' 'br_ln821' <Predicate = (!arb_12 & intra_trans_en_6 & !icmp_ln890_782)> <Delay = 0.38>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit436"   --->   Operation 104 'br' 'br_ln0' <Predicate = (!arb_12 & intra_trans_en_6 & icmp_ln890_782)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%c6_V_21 = phi i4 %add_ln691_937, void, i4 0, void %.preheader1.preheader"   --->   Operation 105 'phi' 'c6_V_21' <Predicate = (arb_12 & intra_trans_en_6)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.70ns)   --->   "%add_ln691_937 = add i4 %c6_V_21, i4 1"   --->   Operation 106 'add' 'add_ln691_937' <Predicate = (arb_12 & intra_trans_en_6)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.65ns)   --->   "%icmp_ln890_779 = icmp_eq  i4 %c6_V_21, i4 8"   --->   Operation 107 'icmp' 'icmp_ln890_779' <Predicate = (arb_12 & intra_trans_en_6)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (arb_12 & intra_trans_en_6)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln862 = br i1 %icmp_ln890_779, void %.split20, void %.loopexit436.loopexit" [./dut.cpp:862]   --->   Operation 109 'br' 'br_ln862' <Predicate = (arb_12 & intra_trans_en_6)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln862 = specloopname void @_ssdm_op_SpecLoopName, void @empty_381" [./dut.cpp:862]   --->   Operation 110 'specloopname' 'specloopname_ln862' <Predicate = (arb_12 & intra_trans_en_6 & !icmp_ln890_779)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.38ns)   --->   "%br_ln864 = br void" [./dut.cpp:864]   --->   Operation 111 'br' 'br_ln864' <Predicate = (arb_12 & intra_trans_en_6 & !icmp_ln890_779)> <Delay = 0.38>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit436"   --->   Operation 112 'br' 'br_ln0' <Predicate = (arb_12 & intra_trans_en_6 & icmp_ln890_779)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_12, i1 1" [./dut.cpp:878]   --->   Operation 113 'xor' 'arb' <Predicate = (!intra_trans_en_6) | (arb_12 & icmp_ln890_779) | (!arb_12 & icmp_ln890_782)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!intra_trans_en_6) | (arb_12 & icmp_ln890_779) | (!arb_12 & icmp_ln890_782)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.74>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%c7_V_10 = phi i4 %add_ln691_940, void %.split28, i4 0, void %.split30"   --->   Operation 115 'phi' 'c7_V_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.70ns)   --->   "%add_ln691_940 = add i4 %c7_V_10, i4 1"   --->   Operation 116 'add' 'add_ln691_940' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln890_154 = zext i4 %c7_V_10"   --->   Operation 117 'zext' 'zext_ln890_154' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.65ns)   --->   "%icmp_ln890_786 = icmp_eq  i4 %c7_V_10, i4 8"   --->   Operation 118 'icmp' 'icmp_ln890_786' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 119 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln821 = br i1 %icmp_ln890_786, void %.split28, void" [./dut.cpp:821]   --->   Operation 120 'br' 'br_ln821' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%local_A_ping_V_0_addr_6 = getelementptr i512 %local_A_ping_V_0, i64 0, i64 %zext_ln890_154" [./dut.cpp:826]   --->   Operation 121 'getelementptr' 'local_A_ping_V_0_addr_6' <Predicate = (!icmp_ln890_786)> <Delay = 0.00>
ST_11 : Operation 122 [2/2] (0.74ns)   --->   "%local_A_ping_V_0_load_3 = load i3 %local_A_ping_V_0_addr_6" [./dut.cpp:826]   --->   Operation 122 'load' 'local_A_ping_V_0_load_3' <Predicate = (!icmp_ln890_786)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 123 'br' 'br_ln0' <Predicate = (icmp_ln890_786)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 1.96>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln821 = specloopname void @_ssdm_op_SpecLoopName, void @empty_778" [./dut.cpp:821]   --->   Operation 124 'specloopname' 'specloopname_ln821' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/2] (0.74ns)   --->   "%local_A_ping_V_0_load_3 = load i3 %local_A_ping_V_0_addr_6" [./dut.cpp:826]   --->   Operation 125 'load' 'local_A_ping_V_0_load_3' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_12 : Operation 126 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_4_0_x056, i512 %local_A_ping_V_0_load_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 127 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 0.77>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%c3_V = phi i4 %add_ln691_935, void %.loopexit434, i4 4, void %.preheader5.preheader"   --->   Operation 128 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.65ns)   --->   "%icmp_ln890_777 = icmp_eq  i4 %c3_V, i4 8"   --->   Operation 129 'icmp' 'icmp_ln890_777' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 130 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln834 = br i1 %icmp_ln890_777, void %.split16, void" [./dut.cpp:834]   --->   Operation 131 'br' 'br_ln834' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_413"   --->   Operation 132 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_777)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %c3_V, i4 4"   --->   Operation 133 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_777)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln837 = br i1 %icmp_ln870, void %.preheader2.preheader, void %.preheader3.preheader" [./dut.cpp:837]   --->   Operation 134 'br' 'br_ln837' <Predicate = (!icmp_ln890_777)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 135 'br' 'br_ln890' <Predicate = (!icmp_ln890_777 & !icmp_ln870)> <Delay = 0.38>
ST_13 : Operation 136 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 136 'br' 'br_ln890' <Predicate = (!icmp_ln890_777 & icmp_ln870)> <Delay = 0.38>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln861 = br i1 %intra_trans_en_6, void %.loopexit436, void %.preheader1.preheader" [./dut.cpp:861]   --->   Operation 137 'br' 'br_ln861' <Predicate = (icmp_ln890_777)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 138 'br' 'br_ln890' <Predicate = (intra_trans_en_6 & icmp_ln890_777)> <Delay = 0.38>

State 14 <SV = 5> <Delay = 0.70>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%c4_V_9 = phi i4 %add_ln691_931, void %.split12, i4 0, void %.preheader2.preheader"   --->   Operation 139 'phi' 'c4_V_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.70ns)   --->   "%add_ln691_931 = add i4 %c4_V_9, i4 1"   --->   Operation 140 'add' 'add_ln691_931' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.65ns)   --->   "%icmp_ln890_781 = icmp_eq  i4 %c4_V_9, i4 8"   --->   Operation 141 'icmp' 'icmp_ln890_781' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 142 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln849 = br i1 %icmp_ln890_781, void %.split12, void %.loopexit434.loopexit" [./dut.cpp:849]   --->   Operation 143 'br' 'br_ln849' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit434"   --->   Operation 144 'br' 'br_ln0' <Predicate = (icmp_ln890_781)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 2.43>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln849 = specloopname void @_ssdm_op_SpecLoopName, void @empty_428" [./dut.cpp:849]   --->   Operation 145 'specloopname' 'specloopname_ln849' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (1.21ns)   --->   "%tmp_138 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 146 'read' 'tmp_138' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_15 : Operation 147 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_5_x09, i512 %tmp_138" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 147 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 148 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 0.70>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_930, void %.split14, i4 0, void %.preheader3.preheader"   --->   Operation 149 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.70ns)   --->   "%add_ln691_930 = add i4 %c4_V, i4 1"   --->   Operation 150 'add' 'add_ln691_930' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.65ns)   --->   "%icmp_ln890_780 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 151 'icmp' 'icmp_ln890_780' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 6> <Delay = 1.96>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln890_151 = zext i4 %c4_V"   --->   Operation 152 'zext' 'zext_ln890_151' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln838 = br i1 %icmp_ln890_780, void %.split14, void %.loopexit434.loopexit43" [./dut.cpp:838]   --->   Operation 154 'br' 'br_ln838' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln838 = specloopname void @_ssdm_op_SpecLoopName, void @empty_429" [./dut.cpp:838]   --->   Operation 155 'specloopname' 'specloopname_ln838' <Predicate = (icmp_ln870 & !icmp_ln890_780)> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (1.21ns)   --->   "%tmp_137 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_4_x08" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 156 'read' 'tmp_137' <Predicate = (icmp_ln870 & !icmp_ln890_780)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%local_A_ping_V_0_addr_5 = getelementptr i512 %local_A_ping_V_0, i64 0, i64 %zext_ln890_151" [./dut.cpp:845]   --->   Operation 157 'getelementptr' 'local_A_ping_V_0_addr_5' <Predicate = (icmp_ln870 & !icmp_ln890_780)> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.74ns)   --->   "%store_ln845 = store i512 %tmp_137, i3 %local_A_ping_V_0_addr_5" [./dut.cpp:845]   --->   Operation 158 'store' 'store_ln845' <Predicate = (icmp_ln870 & !icmp_ln890_780)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 159 'br' 'br_ln0' <Predicate = (icmp_ln870 & !icmp_ln890_780)> <Delay = 0.00>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit434"   --->   Operation 160 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_780)> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.70ns)   --->   "%add_ln691_935 = add i4 %c3_V, i4 1"   --->   Operation 161 'add' 'add_ln691_935' <Predicate = (icmp_ln890_780) | (!icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 162 'br' 'br_ln0' <Predicate = (icmp_ln890_780) | (!icmp_ln870)> <Delay = 0.00>

State 18 <SV = 6> <Delay = 0.74>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%c7_V_9 = phi i4 %add_ln691_938, void %.split18, i4 0, void %.split20"   --->   Operation 163 'phi' 'c7_V_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (0.70ns)   --->   "%add_ln691_938 = add i4 %c7_V_9, i4 1"   --->   Operation 164 'add' 'add_ln691_938' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln890_153 = zext i4 %c7_V_9"   --->   Operation 165 'zext' 'zext_ln890_153' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.65ns)   --->   "%icmp_ln890_785 = icmp_eq  i4 %c7_V_9, i4 8"   --->   Operation 166 'icmp' 'icmp_ln890_785' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 167 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln864 = br i1 %icmp_ln890_785, void %.split18, void" [./dut.cpp:864]   --->   Operation 168 'br' 'br_ln864' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%local_A_pong_V_0_addr_3 = getelementptr i512 %local_A_pong_V_0, i64 0, i64 %zext_ln890_153" [./dut.cpp:869]   --->   Operation 169 'getelementptr' 'local_A_pong_V_0_addr_3' <Predicate = (!icmp_ln890_785)> <Delay = 0.00>
ST_18 : Operation 170 [2/2] (0.74ns)   --->   "%local_A_pong_V_0_load = load i3 %local_A_pong_V_0_addr_3" [./dut.cpp:869]   --->   Operation 170 'load' 'local_A_pong_V_0_load' <Predicate = (!icmp_ln890_785)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 171 'br' 'br_ln0' <Predicate = (icmp_ln890_785)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 1.96>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln864 = specloopname void @_ssdm_op_SpecLoopName, void @empty_380" [./dut.cpp:864]   --->   Operation 172 'specloopname' 'specloopname_ln864' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 173 [1/2] (0.74ns)   --->   "%local_A_pong_V_0_load = load i3 %local_A_pong_V_0_addr_3" [./dut.cpp:869]   --->   Operation 173 'load' 'local_A_pong_V_0_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_19 : Operation 174 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_4_0_x056, i512 %local_A_pong_V_0_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 174 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 175 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 2> <Delay = 0.70>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_927, void, i4 0, void %.preheader.preheader"   --->   Operation 176 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.70ns)   --->   "%add_ln691_927 = add i4 %c6_V, i4 1"   --->   Operation 177 'add' 'add_ln691_927' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.65ns)   --->   "%icmp_ln890_773 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 178 'icmp' 'icmp_ln890_773' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 179 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln886 = br i1 %icmp_ln890_773, void %.split6, void %.loopexit" [./dut.cpp:886]   --->   Operation 180 'br' 'br_ln886' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln886 = specloopname void @_ssdm_op_SpecLoopName, void @empty_398" [./dut.cpp:886]   --->   Operation 181 'specloopname' 'specloopname_ln886' <Predicate = (!icmp_ln890_773)> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (0.38ns)   --->   "%br_ln888 = br void" [./dut.cpp:888]   --->   Operation 182 'br' 'br_ln888' <Predicate = (!icmp_ln890_773)> <Delay = 0.38>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln918 = ret" [./dut.cpp:918]   --->   Operation 183 'ret' 'ret_ln918' <Predicate = (icmp_ln890_773)> <Delay = 0.00>

State 21 <SV = 3> <Delay = 0.74>
ST_21 : Operation 184 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_928, void %.split, i4 0, void %.split6"   --->   Operation 184 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 185 [1/1] (0.70ns)   --->   "%add_ln691_928 = add i4 %c7_V, i4 1"   --->   Operation 185 'add' 'add_ln691_928' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %c7_V"   --->   Operation 186 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.65ns)   --->   "%icmp_ln890_775 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 187 'icmp' 'icmp_ln890_775' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 188 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln888 = br i1 %icmp_ln890_775, void %.split, void" [./dut.cpp:888]   --->   Operation 189 'br' 'br_ln888' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (0.00ns)   --->   "%local_A_ping_V_0_addr = getelementptr i512 %local_A_ping_V_0, i64 0, i64 %zext_ln890" [./dut.cpp:893]   --->   Operation 190 'getelementptr' 'local_A_ping_V_0_addr' <Predicate = (!icmp_ln890_775)> <Delay = 0.00>
ST_21 : Operation 191 [2/2] (0.74ns)   --->   "%local_A_ping_V_0_load = load i3 %local_A_ping_V_0_addr" [./dut.cpp:893]   --->   Operation 191 'load' 'local_A_ping_V_0_load' <Predicate = (!icmp_ln890_775)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 192 'br' 'br_ln0' <Predicate = (icmp_ln890_775)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 1.96>
ST_22 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln888 = specloopname void @_ssdm_op_SpecLoopName, void @empty_442" [./dut.cpp:888]   --->   Operation 193 'specloopname' 'specloopname_ln888' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 194 [1/2] (0.74ns)   --->   "%local_A_ping_V_0_load = load i3 %local_A_ping_V_0_addr" [./dut.cpp:893]   --->   Operation 194 'load' 'local_A_ping_V_0_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_22 : Operation 195 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_4_0_x056, i512 %local_A_ping_V_0_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 195 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_22 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 196 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [14]  (0.387 ns)

 <State 2>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [14]  (0 ns)
	'add' operation ('add_ln691') [16]  (0.707 ns)

 <State 3>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_929') [24]  (0 ns)
	'add' operation ('add_ln691_929') [26]  (0.707 ns)

 <State 4>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('add_ln691_934') [34]  (0 ns)
	'add' operation ('add_ln691_934') [37]  (0.706 ns)

 <State 5>: 0.778ns
The critical path consists of the following:
	'phi' operation ('c3.V') with incoming values : ('add_ln691_936') [47]  (0 ns)
	'icmp' operation ('icmp_ln890_778') [48]  (0.656 ns)
	blocking operation 0.122 ns on control path)

 <State 6>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_933') [58]  (0 ns)
	'add' operation ('add_ln691_933') [59]  (0.708 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_4_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [65]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_5_x09' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [66]  (1.22 ns)

 <State 8>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_932') [73]  (0 ns)
	'add' operation ('add_ln691_932') [74]  (0.708 ns)

 <State 9>: 1.96ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_4_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [81]  (1.22 ns)
	'store' operation ('store_ln802', ./dut.cpp:802) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V[0]', ./dut.cpp:773 [83]  (0.746 ns)

 <State 10>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_937') [171]  (0 ns)
	'add' operation ('add_ln691_937') [172]  (0.708 ns)

 <State 11>: 0.746ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_940') [104]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_0_addr_6', ./dut.cpp:826) [112]  (0 ns)
	'load' operation ('local_A_ping_V_0_load_3', ./dut.cpp:826) on array 'local_A_ping.V[0]', ./dut.cpp:771 [113]  (0.746 ns)

 <State 12>: 1.96ns
The critical path consists of the following:
	'load' operation ('local_A_ping_V_0_load_3', ./dut.cpp:826) on array 'local_A_ping.V[0]', ./dut.cpp:771 [113]  (0.746 ns)
	fifo write on port 'fifo_A_PE_4_0_x056' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [114]  (1.22 ns)

 <State 13>: 0.778ns
The critical path consists of the following:
	'phi' operation ('c3.V') with incoming values : ('add_ln691_935') [123]  (0 ns)
	'icmp' operation ('icmp_ln890_777') [124]  (0.656 ns)
	blocking operation 0.122 ns on control path)

 <State 14>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_931') [134]  (0 ns)
	'add' operation ('add_ln691_931') [135]  (0.708 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_4_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [141]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_5_x09' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [142]  (1.22 ns)

 <State 16>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_930') [149]  (0 ns)
	'add' operation ('add_ln691_930') [150]  (0.708 ns)

 <State 17>: 1.96ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_4_x08' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [157]  (1.22 ns)
	'store' operation ('store_ln845', ./dut.cpp:845) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V[0]', ./dut.cpp:771 [159]  (0.746 ns)

 <State 18>: 0.746ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_938') [180]  (0 ns)
	'getelementptr' operation ('local_A_pong_V_0_addr_3', ./dut.cpp:869) [188]  (0 ns)
	'load' operation ('local_A_pong_V_0_load', ./dut.cpp:869) on array 'local_A_pong.V[0]', ./dut.cpp:773 [189]  (0.746 ns)

 <State 19>: 1.96ns
The critical path consists of the following:
	'load' operation ('local_A_pong_V_0_load', ./dut.cpp:869) on array 'local_A_pong.V[0]', ./dut.cpp:773 [189]  (0.746 ns)
	fifo write on port 'fifo_A_PE_4_0_x056' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [190]  (1.22 ns)

 <State 20>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_927') [206]  (0 ns)
	'add' operation ('add_ln691_927') [207]  (0.708 ns)

 <State 21>: 0.746ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_928') [215]  (0 ns)
	'getelementptr' operation ('local_A_ping_V_0_addr', ./dut.cpp:893) [223]  (0 ns)
	'load' operation ('local_A_ping_V_0_load', ./dut.cpp:893) on array 'local_A_ping.V[0]', ./dut.cpp:771 [224]  (0.746 ns)

 <State 22>: 1.96ns
The critical path consists of the following:
	'load' operation ('local_A_ping_V_0_load', ./dut.cpp:893) on array 'local_A_ping.V[0]', ./dut.cpp:771 [224]  (0.746 ns)
	fifo write on port 'fifo_A_PE_4_0_x056' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [225]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
