=====
SETUP
1.216
16.747
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_7_s
13.633
14.086
u_ppi/u_ppi_0/ff_port_c_7_s4
14.806
15.361
u_ppi/u_ppi_0/ff_port_c_4_s3
16.033
16.603
u_ppi/u_ppi_0/ff_port_c_4_s1
16.747
=====
SETUP
1.216
16.747
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_7_s
13.633
14.086
u_ppi/u_ppi_0/ff_port_c_7_s4
14.806
15.361
u_ppi/u_ppi_0/ff_port_c_5_s3
16.033
16.603
u_ppi/u_ppi_0/ff_port_c_5_s1
16.747
=====
SETUP
1.216
16.747
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_7_s
13.633
14.086
u_ppi/u_ppi_0/ff_port_c_7_s4
14.806
15.361
u_ppi/u_ppi_0/ff_port_c_6_s3
16.033
16.603
u_ppi/u_ppi_0/ff_port_c_6_s1
16.747
=====
SETUP
1.358
16.605
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_7_s
13.633
14.086
u_ppi/u_ppi_0/n82_s2
14.806
15.376
u_ppi/u_ppi_0/ff_port_c_2_s3
15.554
15.881
u_ppi/u_ppi_0/ff_port_c_2_s1
16.605
=====
SETUP
1.515
16.448
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_7_s
13.633
14.086
u_ppi/u_ppi_0/ff_port_c_7_s4
14.806
15.376
u_ppi/u_ppi_0/ff_port_c_7_s3
15.550
16.120
u_ppi/u_ppi_0/ff_port_c_7_s1
16.448
=====
SETUP
1.805
16.157
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_7_s
13.633
14.086
u_ppi/u_ppi_0/n82_s2
14.806
15.376
u_ppi/u_ppi_0/ff_port_c_3_s3
15.551
16.013
u_ppi/u_ppi_0/ff_port_c_3_s1
16.157
=====
SETUP
1.906
16.057
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_1_s
13.790
14.307
u_ppi/u_ppi_0/n82_s1
15.342
15.912
u_ppi/u_ppi_0/ff_port_c_0_s0
16.057
=====
SETUP
1.937
16.026
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_7_s
13.633
14.086
u_ppi/u_ppi_0/n82_s2
14.806
15.376
u_ppi/u_ppi_0/ff_port_c_1_s3
15.554
15.881
u_ppi/u_ppi_0/ff_port_c_1_s1
16.026
=====
SETUP
2.045
15.917
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_1_s
13.790
14.307
u_ppi/u_ppi_0/ff_port_a_1_s0
15.917
=====
SETUP
2.203
15.760
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_0_s
13.633
14.086
w_sdram_d_0_s0
15.298
15.760
u_sdram/ff_wdata_0_s0
15.760
=====
SETUP
2.256
15.706
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_5_s
13.782
14.153
u_ppi/u_ppi_0/ff_port_a_5_s0
15.706
=====
SETUP
2.265
15.697
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_1_s
13.790
14.307
u_ppi/u_ppi_0/n73_s1
15.235
15.697
u_ppi/u_ppi_0/ff_port_c_1_s1
15.697
=====
SETUP
2.269
15.693
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_0_s
13.633
14.086
u_ppi/u_ppi_0/n70_s1
15.123
15.693
u_ppi/u_ppi_0/ff_port_c_4_s1
15.693
=====
SETUP
2.290
15.672
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_0_s
13.633
14.086
u_ppi/u_ppi_0/n68_s1
15.123
15.672
u_ppi/u_ppi_0/ff_port_c_6_s1
15.672
=====
SETUP
2.302
15.660
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_5_s
13.782
14.153
w_sdram_d_5_s0
15.111
15.660
u_sdram/ff_wdata_5_s0
15.660
=====
SETUP
2.339
15.623
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_0_s
13.633
14.086
u_ppi/u_ppi_0/ff_port_c_0_s0
15.623
=====
SETUP
2.406
15.556
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
w_sdram_address_22_s6
8.341
8.858
w_sdram_address_22_s5
9.105
9.558
w_sdram_address_22_s7
10.499
10.952
w_sdram_address_22_s1
10.974
11.491
u_sdram/n1341_s4
12.599
13.169
u_sdram/n1341_s2
13.171
13.726
u_sdram/n1341_s12
14.148
14.610
u_sdram/ff_address_3_s0
15.556
=====
SETUP
2.406
15.556
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
w_sdram_address_22_s6
8.341
8.858
w_sdram_address_22_s5
9.105
9.558
w_sdram_address_22_s7
10.499
10.952
w_sdram_address_22_s1
10.974
11.491
u_sdram/n1341_s4
12.599
13.169
u_sdram/n1341_s2
13.171
13.726
u_sdram/n1341_s12
14.148
14.610
u_sdram/ff_address_11_s0
15.556
=====
SETUP
2.075
15.909
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_4_s
13.790
14.307
u_z80/ff_di_reg_4_s0
15.909
=====
SETUP
2.075
15.909
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_4_s
13.790
14.307
u_z80/ff_dinst_4_s0
15.909
=====
SETUP
2.093
15.891
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_1_s
13.790
14.307
u_z80/ff_di_reg_1_s0
15.891
=====
SETUP
2.184
15.801
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_0_s
13.633
14.086
u_z80/ff_di_reg_0_s0
15.801
=====
SETUP
2.293
15.692
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_0_s
13.633
14.086
u_z80/ff_dinst_0_s0
15.692
=====
SETUP
2.341
15.644
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_1_s
13.790
14.307
u_z80/ff_dinst_1_s0
15.644
=====
SETUP
2.406
15.579
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/u_mcode/preservec_Z_s3
8.181
8.736
u_z80/u_cz80/u_mcode/set_addr_to_Z_1_s10
9.962
10.415
u_z80/n279_s14
10.833
11.286
u_z80/n279_s7
11.970
12.540
u_z80/n279_s4
12.541
12.912
u_z80/d_Z_5_s
13.782
14.153
u_z80/ff_di_reg_5_s0
15.579
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.080
5.943
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_13_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.943
=====
HOLD
0.199
6.063
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.063
=====
HOLD
0.205
5.937
5.733
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_8_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.205
5.937
5.733
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_2_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.207
5.940
5.733
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_1_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.940
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_6_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_8_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_7_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_1_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.216
6.079
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.079
=====
HOLD
0.216
6.079
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.079
=====
HOLD
0.227
6.090
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.090
=====
HOLD
0.227
6.090
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_10_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.090
