// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="selectionSort,hls_ip_2016_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.011000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=211,HLS_SYN_LUT=353}" *)

module selectionSort (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dataIn,
        posOutData,
        ap_return
);

parameter    ap_ST_st1_fsm_0 = 9'b1;
parameter    ap_ST_st2_fsm_1 = 9'b10;
parameter    ap_ST_st3_fsm_2 = 9'b100;
parameter    ap_ST_st4_fsm_3 = 9'b1000;
parameter    ap_ST_st5_fsm_4 = 9'b10000;
parameter    ap_ST_st6_fsm_5 = 9'b100000;
parameter    ap_ST_st7_fsm_6 = 9'b1000000;
parameter    ap_ST_st8_fsm_7 = 9'b10000000;
parameter    ap_ST_st9_fsm_8 = 9'b100000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv24_1 = 24'b1;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv64_FF = 64'b11111111;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv16_FF = 16'b11111111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] dataIn;
input  [7:0] posOutData;
output  [15:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_24;
reg   [31:0] count;
reg   [7:0] A_address0;
reg    A_ce0;
reg    A_we0;
reg   [15:0] A_d0;
wire   [15:0] A_q0;
reg   [0:0] flagFill;
reg   [15:0] reg_166;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_53;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_60;
wire   [0:0] flagFill_load_load_fu_192_p1;
reg   [0:0] flagFill_load_reg_331;
wire   [0:0] icmp_fu_186_p2;
wire   [15:0] i_i_cast1_fu_213_p1;
reg   [15:0] i_i_cast1_reg_335;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_80;
wire   [7:0] i_fu_223_p2;
reg   [7:0] i_reg_343;
reg   [7:0] A_addr_1_reg_348;
wire   [0:0] exitcond1_i_fu_217_p2;
wire  signed [31:0] min_fu_263_p1;
wire   [31:0] index_min_fu_267_p1;
wire   [15:0] j_fu_271_p2;
reg   [15:0] j_reg_368;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_109;
wire   [0:0] exitcond_i_fu_277_p2;
reg   [7:0] A_addr_2_reg_382;
wire   [31:0] min_1_i_min1_i_fu_306_p3;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_127;
wire   [31:0] index_min_1_i_index_min1_i_fu_314_p3;
reg   [7:0] i_i_reg_114;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_138;
reg   [31:0] min1_i_reg_126;
reg   [15:0] j_0_in_i_reg_136;
reg   [31:0] index_min1_i_reg_145;
reg   [15:0] p_0_reg_155;
wire  signed [63:0] tmp_1_fu_196_p1;
wire   [63:0] tmp_i_fu_229_p1;
wire   [63:0] gepindex2_fu_254_p3;
wire  signed [63:0] tmp_9_i_fu_283_p1;
wire   [63:0] tmp_7_i_fu_288_p1;
wire   [31:0] tmp_2_fu_201_p2;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_178;
wire   [23:0] tmp_fu_176_p4;
wire  signed [10:0] mem_index_gep5_cast_fu_240_p1;
wire   [0:0] tmp_3_fu_247_p3;
wire   [63:0] adjSize_fu_243_p1;
wire  signed [31:0] min_1_fu_293_p1;
wire   [0:0] tmp_i_5_fu_297_p2;
wire  signed [31:0] index_min_1_fu_303_p1;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_266;
reg   [8:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'b1;
#0 count = 32'b00000000000000000000000000000000;
#0 flagFill = 1'b0;
end

selectionSort_A #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
A_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_address0),
    .ce0(A_ce0),
    .we0(A_we0),
    .d0(A_d0),
    .q0(A_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0) & (1'b0 == icmp_fu_186_p2) & (1'b0 == flagFill_load_load_fu_192_p1))) begin
        i_i_reg_114 <= ap_const_lv8_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        i_i_reg_114 <= i_reg_343;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        index_min1_i_reg_145 <= index_min_1_i_index_min1_i_fu_314_p3;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        index_min1_i_reg_145 <= index_min_fu_267_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        j_0_in_i_reg_136 <= j_reg_368;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        j_0_in_i_reg_136 <= i_i_cast1_reg_335;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        min1_i_reg_126 <= min_1_i_min1_i_fu_306_p3;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        min1_i_reg_126 <= min_fu_263_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        p_0_reg_155 <= A_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0) & ~(1'b0 == icmp_fu_186_p2))) begin
        p_0_reg_155 <= ap_const_lv16_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == flagFill_load_reg_331) & (1'b0 == exitcond1_i_fu_217_p2))) begin
        A_addr_1_reg_348 <= tmp_i_fu_229_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond_i_fu_277_p2))) begin
        A_addr_2_reg_382 <= tmp_7_i_fu_288_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0) & ~(1'b0 == icmp_fu_186_p2))) begin
        count <= tmp_2_fu_201_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == flagFill_load_reg_331) & ~(1'b0 == exitcond1_i_fu_217_p2))) begin
        flagFill <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0) & (1'b0 == icmp_fu_186_p2))) begin
        flagFill_load_reg_331 <= flagFill;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == flagFill_load_reg_331))) begin
        i_i_cast1_reg_335[7 : 0] <= i_i_cast1_fu_213_p1[7 : 0];
        i_reg_343 <= i_fu_223_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        j_reg_368 <= j_fu_271_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7))) begin
        reg_166 <= A_q0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        A_address0 = A_addr_2_reg_382;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        A_address0 = A_addr_1_reg_348;
    end else if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        A_address0 = tmp_1_fu_196_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond_i_fu_277_p2))) begin
        A_address0 = tmp_7_i_fu_288_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond_i_fu_277_p2))) begin
        A_address0 = tmp_9_i_fu_283_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (~(1'b0 == flagFill_load_reg_331) | ~(1'b0 == exitcond1_i_fu_217_p2)))) begin
        A_address0 = gepindex2_fu_254_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == flagFill_load_reg_331) & (1'b0 == exitcond1_i_fu_217_p2))) begin
        A_address0 = tmp_i_fu_229_p1;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == flagFill_load_reg_331) & (1'b0 == exitcond1_i_fu_217_p2)) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (~(1'b0 == flagFill_load_reg_331) | ~(1'b0 == exitcond1_i_fu_217_p2))) | ((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond_i_fu_277_p2)) | ((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond_i_fu_277_p2)) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        A_d0 = reg_166;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        A_d0 = A_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        A_d0 = dataIn;
    end else begin
        A_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) | ((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0) & ~(1'b0 == icmp_fu_186_p2)) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        A_we0 = 1'b1;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_24) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_80) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_53) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_109) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_127) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_178) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_138) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_60) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_266) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if ((~(ap_start == 1'b0) & ~(1'b0 == icmp_fu_186_p2))) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else if ((~(ap_start == 1'b0) & (1'b0 == icmp_fu_186_p2))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((~(1'b0 == flagFill_load_reg_331) | ~(1'b0 == exitcond1_i_fu_217_p2))) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            if (~(1'b0 == exitcond_i_fu_277_p2)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_st8_fsm_7 : begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign adjSize_fu_243_p1 = $unsigned(mem_index_gep5_cast_fu_240_p1);

assign ap_return = p_0_reg_155;

always @ (*) begin
    ap_sig_109 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_127 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_138 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_178 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_24 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_266 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_53 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_60 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_80 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign exitcond1_i_fu_217_p2 = ((i_i_reg_114 == ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign exitcond_i_fu_277_p2 = ((j_0_in_i_reg_136 == ap_const_lv16_FF) ? 1'b1 : 1'b0);

assign flagFill_load_load_fu_192_p1 = flagFill;

assign gepindex2_fu_254_p3 = ((tmp_3_fu_247_p3[0:0] === 1'b1) ? ap_const_lv64_FF : adjSize_fu_243_p1);

assign i_fu_223_p2 = (i_i_reg_114 + ap_const_lv8_1);

assign i_i_cast1_fu_213_p1 = i_i_reg_114;

assign icmp_fu_186_p2 = (($signed(tmp_fu_176_p4) < $signed(24'b1)) ? 1'b1 : 1'b0);

assign index_min_1_fu_303_p1 = $signed(j_reg_368);

assign index_min_1_i_index_min1_i_fu_314_p3 = ((tmp_i_5_fu_297_p2[0:0] === 1'b1) ? index_min_1_fu_303_p1 : index_min1_i_reg_145);

assign index_min_fu_267_p1 = i_i_reg_114;

assign j_fu_271_p2 = (j_0_in_i_reg_136 + ap_const_lv16_1);

assign mem_index_gep5_cast_fu_240_p1 = $signed(posOutData);

assign min_1_fu_293_p1 = $signed(A_q0);

assign min_1_i_min1_i_fu_306_p3 = ((tmp_i_5_fu_297_p2[0:0] === 1'b1) ? min_1_fu_293_p1 : min1_i_reg_126);

assign min_fu_263_p1 = $signed(A_q0);

assign tmp_1_fu_196_p1 = $signed(count);

assign tmp_2_fu_201_p2 = (count + ap_const_lv32_1);

assign tmp_3_fu_247_p3 = posOutData[ap_const_lv32_7];

assign tmp_7_i_fu_288_p1 = index_min1_i_reg_145;

assign tmp_9_i_fu_283_p1 = $signed(j_fu_271_p2);

assign tmp_fu_176_p4 = {{count[ap_const_lv32_1F : ap_const_lv32_8]}};

assign tmp_i_5_fu_297_p2 = ((min_1_fu_293_p1 < min1_i_reg_126) ? 1'b1 : 1'b0);

assign tmp_i_fu_229_p1 = i_i_reg_114;

always @ (posedge ap_clk) begin
    i_i_cast1_reg_335[15:8] <= 8'b00000000;
end

endmodule //selectionSort
