 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : crossbar_one_hot_seq
Version: Q-2019.12-SP2
Date   : Fri Apr  9 19:09:23 2021
****************************************

Operating Conditions: tt0p8v25c   Library: tcbn28hpcplusbwp30p140tt0p8v25c
Wire Load Model Mode: segmented

  Startpoint: i_cmd[86] (input port clocked by clk)
  Endpoint: o_data_bus_reg_reg_220_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crossbar_one_hot_seq
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  i_cmd[86] (in)                                          0.00       0.10 f
  U14384/ZN (NR3D2BWP30P140)                              0.02       0.12 r
  U21892/ZN (ND3OPTPAD2BWP30P140)                         0.02       0.14 f
  U20131/ZN (NR2OPTPAD4BWP30P140)                         0.01       0.15 r
  U21893/ZN (CKND2D4BWP30P140)                            0.01       0.16 f
  U21895/ZN (NR2D6BWP30P140)                              0.02       0.18 r
  U16910/ZN (ND2OPTIBD8BWP30P140)                         0.01       0.19 f
  U13693/ZN (NR2OPTPAD2BWP30P140)                         0.01       0.20 r
  U17941/ZN (INVD6BWP30P140)                              0.01       0.22 f
  U22043/ZN (INR2D6BWP30P140)                             0.01       0.23 r
  U13529/ZN (INVD4BWP30P140)                              0.01       0.24 f
  U16343/ZN (INVD6BWP30P140)                              0.01       0.26 r
  U16263/ZN (AOI22D1P5BWP30P140)                          0.02       0.27 f
  U27848/ZN (OAI211OPTREPBD2BWP30P140)                    0.01       0.28 r
  U13362/ZN (NR4D0BWP30P140)                              0.01       0.29 f
  U15966/ZN (AOI31D1BWP30P140)                            0.02       0.31 r
  U19314/ZN (INVD1BWP30P140)                              0.01       0.32 f
  U14421/ZN (ND2D1BWP30P140)                              0.01       0.33 r
  o_data_bus_reg_reg_220_/D (DFQD2BWP30P140)              0.00       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  clock uncertainty                                      -0.15       0.35
  o_data_bus_reg_reg_220_/CP (DFQD2BWP30P140)             0.00       0.35 r
  library setup time                                     -0.02       0.33
  data required time                                                 0.33
  --------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
