
projet_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d0ec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000478  0800d280  0800d280  0000e280  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d6f8  0800d6f8  0000f1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d6f8  0800d6f8  0000e6f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d700  0800d700  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d700  0800d700  0000e700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d704  0800d704  0000e704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d708  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000358  200001d8  0800d8e0  0000f1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000530  0800d8e0  0000f530  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000163b9  00000000  00000000  0000f208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b53  00000000  00000000  000255c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001420  00000000  00000000  00028118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fbc  00000000  00000000  00029538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029a47  00000000  00000000  0002a4f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017292  00000000  00000000  00053f3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00107ab8  00000000  00000000  0006b1cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00172c85  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b50  00000000  00000000  00172cc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00179818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d264 	.word	0x0800d264

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800d264 	.word	0x0800d264

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000fe8:	f001 fb0c 	bl	8002604 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000fec:	f000 f866 	bl	80010bc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000ff0:	f000 fa90 	bl	8001514 <MX_GPIO_Init>
	MX_ADC1_Init();
 8000ff4:	f000 f8b4 	bl	8001160 <MX_ADC1_Init>
	MX_TIM6_Init();
 8000ff8:	f000 fa26 	bl	8001448 <MX_TIM6_Init>
	MX_TIM2_Init();
 8000ffc:	f000 f926 	bl	800124c <MX_TIM2_Init>
	MX_TIM3_Init();
 8001000:	f000 f9a6 	bl	8001350 <MX_TIM3_Init>
	MX_USART3_UART_Init();
 8001004:	f000 fa56 	bl	80014b4 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim6);
 8001008:	4823      	ldr	r0, [pc, #140]	@ (8001098 <main+0xb4>)
 800100a:	f004 fead 	bl	8005d68 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800100e:	2100      	movs	r1, #0
 8001010:	4822      	ldr	r0, [pc, #136]	@ (800109c <main+0xb8>)
 8001012:	f004 ff7b 	bl	8005f0c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001016:	210c      	movs	r1, #12
 8001018:	4820      	ldr	r0, [pc, #128]	@ (800109c <main+0xb8>)
 800101a:	f004 ff77 	bl	8005f0c <HAL_TIM_PWM_Start>
	HAL_UART_Receive_IT(&huart3, &rxData, sizeof(rxData));
 800101e:	2201      	movs	r2, #1
 8001020:	491f      	ldr	r1, [pc, #124]	@ (80010a0 <main+0xbc>)
 8001022:	4820      	ldr	r0, [pc, #128]	@ (80010a4 <main+0xc0>)
 8001024:	f006 fac6 	bl	80075b4 <HAL_UART_Receive_IT>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		handleEvent(currentEvent);
 8001028:	4b1f      	ldr	r3, [pc, #124]	@ (80010a8 <main+0xc4>)
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	4618      	mov	r0, r3
 800102e:	f000 fb85 	bl	800173c <handleEvent>
		executeStateActions();
 8001032:	f000 fe0f 	bl	8001c54 <executeStateActions>
		HAL_Delay(150);
 8001036:	2096      	movs	r0, #150	@ 0x96
 8001038:	f001 fb60 	bl	80026fc <HAL_Delay>
		if (T_batt >= 50)
 800103c:	4b1b      	ldr	r3, [pc, #108]	@ (80010ac <main+0xc8>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	b2db      	uxtb	r3, r3
 8001042:	2b31      	cmp	r3, #49	@ 0x31
 8001044:	d9f0      	bls.n	8001028 <main+0x44>
		{
			T_batt = 0;
 8001046:	4b19      	ldr	r3, [pc, #100]	@ (80010ac <main+0xc8>)
 8001048:	2200      	movs	r2, #0
 800104a:	701a      	strb	r2, [r3, #0]
			HAL_ADC_Start_IT(&hadc1);
 800104c:	4818      	ldr	r0, [pc, #96]	@ (80010b0 <main+0xcc>)
 800104e:	f001 febf 	bl	8002dd0 <HAL_ADC_Start_IT>
			if (ADC_on == 1)
 8001052:	4b18      	ldr	r3, [pc, #96]	@ (80010b4 <main+0xd0>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	b2db      	uxtb	r3, r3
 8001058:	2b01      	cmp	r3, #1
 800105a:	d1e5      	bne.n	8001028 <main+0x44>
			{
				ADC_on = 0;
 800105c:	4b15      	ldr	r3, [pc, #84]	@ (80010b4 <main+0xd0>)
 800105e:	2200      	movs	r2, #0
 8001060:	701a      	strb	r2, [r3, #0]
				adcValue = HAL_ADC_GetValue(&hadc1);
 8001062:	4813      	ldr	r0, [pc, #76]	@ (80010b0 <main+0xcc>)
 8001064:	f001 ffe2 	bl	800302c <HAL_ADC_GetValue>
 8001068:	4603      	mov	r3, r0
 800106a:	b2da      	uxtb	r2, r3
 800106c:	4b12      	ldr	r3, [pc, #72]	@ (80010b8 <main+0xd4>)
 800106e:	701a      	strb	r2, [r3, #0]

				if (adcValue < 231)
 8001070:	4b11      	ldr	r3, [pc, #68]	@ (80010b8 <main+0xd4>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	b2db      	uxtb	r3, r3
 8001076:	2be6      	cmp	r3, #230	@ 0xe6
 8001078:	d806      	bhi.n	8001088 <main+0xa4>
				{
					HAL_GPIO_WritePin(Alert_batt_GPIO_Port, Alert_batt_Pin, GPIO_PIN_SET); // Allumer la LED
 800107a:	2201      	movs	r2, #1
 800107c:	2120      	movs	r1, #32
 800107e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001082:	f003 fac9 	bl	8004618 <HAL_GPIO_WritePin>
 8001086:	e7cf      	b.n	8001028 <main+0x44>
				}
				else
				{
					HAL_GPIO_WritePin(Alert_batt_GPIO_Port, Alert_batt_Pin, GPIO_PIN_RESET); // Éteindre la LED
 8001088:	2200      	movs	r2, #0
 800108a:	2120      	movs	r1, #32
 800108c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001090:	f003 fac2 	bl	8004618 <HAL_GPIO_WritePin>
		handleEvent(currentEvent);
 8001094:	e7c8      	b.n	8001028 <main+0x44>
 8001096:	bf00      	nop
 8001098:	200002f0 	.word	0x200002f0
 800109c:	20000258 	.word	0x20000258
 80010a0:	200003c7 	.word	0x200003c7
 80010a4:	2000033c 	.word	0x2000033c
 80010a8:	20000000 	.word	0x20000000
 80010ac:	200003c4 	.word	0x200003c4
 80010b0:	200001f4 	.word	0x200001f4
 80010b4:	200003c6 	.word	0x200003c6
 80010b8:	200003c5 	.word	0x200003c5

080010bc <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b096      	sub	sp, #88	@ 0x58
 80010c0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010c2:	f107 0314 	add.w	r3, r7, #20
 80010c6:	2244      	movs	r2, #68	@ 0x44
 80010c8:	2100      	movs	r1, #0
 80010ca:	4618      	mov	r0, r3
 80010cc:	f008 fcf3 	bl	8009ab6 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010d0:	463b      	mov	r3, r7
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	609a      	str	r2, [r3, #8]
 80010da:	60da      	str	r2, [r3, #12]
 80010dc:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010de:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80010e2:	f003 fad7 	bl	8004694 <HAL_PWREx_ControlVoltageScaling>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <SystemClock_Config+0x34>
	{
		Error_Handler();
 80010ec:	f000 ff48 	bl	8001f80 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010f0:	2302      	movs	r3, #2
 80010f2:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010f8:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010fa:	2310      	movs	r3, #16
 80010fc:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010fe:	2302      	movs	r3, #2
 8001100:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001102:	2302      	movs	r3, #2
 8001104:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8001106:	2301      	movs	r3, #1
 8001108:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 800110a:	230a      	movs	r3, #10
 800110c:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800110e:	2307      	movs	r3, #7
 8001110:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001112:	2302      	movs	r3, #2
 8001114:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001116:	2302      	movs	r3, #2
 8001118:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800111a:	f107 0314 	add.w	r3, r7, #20
 800111e:	4618      	mov	r0, r3
 8001120:	f003 fb0e 	bl	8004740 <HAL_RCC_OscConfig>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <SystemClock_Config+0x72>
	{
		Error_Handler();
 800112a:	f000 ff29 	bl	8001f80 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800112e:	230f      	movs	r3, #15
 8001130:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001132:	2303      	movs	r3, #3
 8001134:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001136:	2300      	movs	r3, #0
 8001138:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800113a:	2300      	movs	r3, #0
 800113c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800113e:	2300      	movs	r3, #0
 8001140:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001142:	463b      	mov	r3, r7
 8001144:	2104      	movs	r1, #4
 8001146:	4618      	mov	r0, r3
 8001148:	f003 fed6 	bl	8004ef8 <HAL_RCC_ClockConfig>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <SystemClock_Config+0x9a>
	{
		Error_Handler();
 8001152:	f000 ff15 	bl	8001f80 <Error_Handler>
	}
}
 8001156:	bf00      	nop
 8001158:	3758      	adds	r7, #88	@ 0x58
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
	...

08001160 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b08a      	sub	sp, #40	@ 0x28
 8001164:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_MultiModeTypeDef multimode = {0};
 8001166:	f107 031c 	add.w	r3, r7, #28
 800116a:	2200      	movs	r2, #0
 800116c:	601a      	str	r2, [r3, #0]
 800116e:	605a      	str	r2, [r3, #4]
 8001170:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001172:	1d3b      	adds	r3, r7, #4
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	605a      	str	r2, [r3, #4]
 800117a:	609a      	str	r2, [r3, #8]
 800117c:	60da      	str	r2, [r3, #12]
 800117e:	611a      	str	r2, [r3, #16]
 8001180:	615a      	str	r2, [r3, #20]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 8001182:	4b2f      	ldr	r3, [pc, #188]	@ (8001240 <MX_ADC1_Init+0xe0>)
 8001184:	4a2f      	ldr	r2, [pc, #188]	@ (8001244 <MX_ADC1_Init+0xe4>)
 8001186:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001188:	4b2d      	ldr	r3, [pc, #180]	@ (8001240 <MX_ADC1_Init+0xe0>)
 800118a:	2200      	movs	r2, #0
 800118c:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 800118e:	4b2c      	ldr	r3, [pc, #176]	@ (8001240 <MX_ADC1_Init+0xe0>)
 8001190:	2210      	movs	r2, #16
 8001192:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001194:	4b2a      	ldr	r3, [pc, #168]	@ (8001240 <MX_ADC1_Init+0xe0>)
 8001196:	2200      	movs	r2, #0
 8001198:	60da      	str	r2, [r3, #12]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800119a:	4b29      	ldr	r3, [pc, #164]	@ (8001240 <MX_ADC1_Init+0xe0>)
 800119c:	2200      	movs	r2, #0
 800119e:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011a0:	4b27      	ldr	r3, [pc, #156]	@ (8001240 <MX_ADC1_Init+0xe0>)
 80011a2:	2204      	movs	r2, #4
 80011a4:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 80011a6:	4b26      	ldr	r3, [pc, #152]	@ (8001240 <MX_ADC1_Init+0xe0>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	761a      	strb	r2, [r3, #24]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80011ac:	4b24      	ldr	r3, [pc, #144]	@ (8001240 <MX_ADC1_Init+0xe0>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	765a      	strb	r2, [r3, #25]
	hadc1.Init.NbrOfConversion = 1;
 80011b2:	4b23      	ldr	r3, [pc, #140]	@ (8001240 <MX_ADC1_Init+0xe0>)
 80011b4:	2201      	movs	r2, #1
 80011b6:	61da      	str	r2, [r3, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011b8:	4b21      	ldr	r3, [pc, #132]	@ (8001240 <MX_ADC1_Init+0xe0>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001240 <MX_ADC1_Init+0xe0>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001240 <MX_ADC1_Init+0xe0>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80011cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001240 <MX_ADC1_Init+0xe0>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001240 <MX_ADC1_Init+0xe0>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	635a      	str	r2, [r3, #52]	@ 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 80011da:	4b19      	ldr	r3, [pc, #100]	@ (8001240 <MX_ADC1_Init+0xe0>)
 80011dc:	2200      	movs	r2, #0
 80011de:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011e2:	4817      	ldr	r0, [pc, #92]	@ (8001240 <MX_ADC1_Init+0xe0>)
 80011e4:	f001 fca4 	bl	8002b30 <HAL_ADC_Init>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_ADC1_Init+0x92>
	{
		Error_Handler();
 80011ee:	f000 fec7 	bl	8001f80 <Error_Handler>
	}

	/** Configure the ADC multi-mode
	 */
	multimode.Mode = ADC_MODE_INDEPENDENT;
 80011f2:	2300      	movs	r3, #0
 80011f4:	61fb      	str	r3, [r7, #28]
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80011f6:	f107 031c 	add.w	r3, r7, #28
 80011fa:	4619      	mov	r1, r3
 80011fc:	4810      	ldr	r0, [pc, #64]	@ (8001240 <MX_ADC1_Init+0xe0>)
 80011fe:	f002 fe21 	bl	8003e44 <HAL_ADCEx_MultiModeConfigChannel>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_ADC1_Init+0xac>
	{
		Error_Handler();
 8001208:	f000 feba 	bl	8001f80 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_14;
 800120c:	4b0e      	ldr	r3, [pc, #56]	@ (8001248 <MX_ADC1_Init+0xe8>)
 800120e:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001210:	2306      	movs	r3, #6
 8001212:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001214:	2307      	movs	r3, #7
 8001216:	60fb      	str	r3, [r7, #12]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001218:	237f      	movs	r3, #127	@ 0x7f
 800121a:	613b      	str	r3, [r7, #16]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800121c:	2304      	movs	r3, #4
 800121e:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 8001220:	2300      	movs	r3, #0
 8001222:	61bb      	str	r3, [r7, #24]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001224:	1d3b      	adds	r3, r7, #4
 8001226:	4619      	mov	r1, r3
 8001228:	4805      	ldr	r0, [pc, #20]	@ (8001240 <MX_ADC1_Init+0xe0>)
 800122a:	f002 f93b 	bl	80034a4 <HAL_ADC_ConfigChannel>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_ADC1_Init+0xd8>
	{
		Error_Handler();
 8001234:	f000 fea4 	bl	8001f80 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001238:	bf00      	nop
 800123a:	3728      	adds	r7, #40	@ 0x28
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	200001f4 	.word	0x200001f4
 8001244:	50040000 	.word	0x50040000
 8001248:	3ac04000 	.word	0x3ac04000

0800124c <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b08e      	sub	sp, #56	@ 0x38
 8001250:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001252:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	605a      	str	r2, [r3, #4]
 800125c:	609a      	str	r2, [r3, #8]
 800125e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001260:	f107 031c 	add.w	r3, r7, #28
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	605a      	str	r2, [r3, #4]
 800126a:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 800126c:	463b      	mov	r3, r7
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	605a      	str	r2, [r3, #4]
 8001274:	609a      	str	r2, [r3, #8]
 8001276:	60da      	str	r2, [r3, #12]
 8001278:	611a      	str	r2, [r3, #16]
 800127a:	615a      	str	r2, [r3, #20]
 800127c:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800127e:	4b33      	ldr	r3, [pc, #204]	@ (800134c <MX_TIM2_Init+0x100>)
 8001280:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001284:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 4-1;
 8001286:	4b31      	ldr	r3, [pc, #196]	@ (800134c <MX_TIM2_Init+0x100>)
 8001288:	2203      	movs	r2, #3
 800128a:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800128c:	4b2f      	ldr	r3, [pc, #188]	@ (800134c <MX_TIM2_Init+0x100>)
 800128e:	2200      	movs	r2, #0
 8001290:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 40000-1;
 8001292:	4b2e      	ldr	r3, [pc, #184]	@ (800134c <MX_TIM2_Init+0x100>)
 8001294:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8001298:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800129a:	4b2c      	ldr	r3, [pc, #176]	@ (800134c <MX_TIM2_Init+0x100>)
 800129c:	2200      	movs	r2, #0
 800129e:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012a0:	4b2a      	ldr	r3, [pc, #168]	@ (800134c <MX_TIM2_Init+0x100>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012a6:	4829      	ldr	r0, [pc, #164]	@ (800134c <MX_TIM2_Init+0x100>)
 80012a8:	f004 fd06 	bl	8005cb8 <HAL_TIM_Base_Init>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_TIM2_Init+0x6a>
	{
		Error_Handler();
 80012b2:	f000 fe65 	bl	8001f80 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012ba:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012bc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012c0:	4619      	mov	r1, r3
 80012c2:	4822      	ldr	r0, [pc, #136]	@ (800134c <MX_TIM2_Init+0x100>)
 80012c4:	f005 fa3c 	bl	8006740 <HAL_TIM_ConfigClockSource>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <MX_TIM2_Init+0x86>
	{
		Error_Handler();
 80012ce:	f000 fe57 	bl	8001f80 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80012d2:	481e      	ldr	r0, [pc, #120]	@ (800134c <MX_TIM2_Init+0x100>)
 80012d4:	f004 fdb8 	bl	8005e48 <HAL_TIM_PWM_Init>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_TIM2_Init+0x96>
	{
		Error_Handler();
 80012de:	f000 fe4f 	bl	8001f80 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012e2:	2300      	movs	r3, #0
 80012e4:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012e6:	2300      	movs	r3, #0
 80012e8:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012ea:	f107 031c 	add.w	r3, r7, #28
 80012ee:	4619      	mov	r1, r3
 80012f0:	4816      	ldr	r0, [pc, #88]	@ (800134c <MX_TIM2_Init+0x100>)
 80012f2:	f006 f86b 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_TIM2_Init+0xb4>
	{
		Error_Handler();
 80012fc:	f000 fe40 	bl	8001f80 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001300:	2360      	movs	r3, #96	@ 0x60
 8001302:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8001304:	2300      	movs	r3, #0
 8001306:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001308:	2300      	movs	r3, #0
 800130a:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800130c:	2300      	movs	r3, #0
 800130e:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001310:	463b      	mov	r3, r7
 8001312:	2200      	movs	r2, #0
 8001314:	4619      	mov	r1, r3
 8001316:	480d      	ldr	r0, [pc, #52]	@ (800134c <MX_TIM2_Init+0x100>)
 8001318:	f005 f8fe 	bl	8006518 <HAL_TIM_PWM_ConfigChannel>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_TIM2_Init+0xda>
	{
		Error_Handler();
 8001322:	f000 fe2d 	bl	8001f80 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001326:	463b      	mov	r3, r7
 8001328:	220c      	movs	r2, #12
 800132a:	4619      	mov	r1, r3
 800132c:	4807      	ldr	r0, [pc, #28]	@ (800134c <MX_TIM2_Init+0x100>)
 800132e:	f005 f8f3 	bl	8006518 <HAL_TIM_PWM_ConfigChannel>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_TIM2_Init+0xf0>
	{
		Error_Handler();
 8001338:	f000 fe22 	bl	8001f80 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 800133c:	4803      	ldr	r0, [pc, #12]	@ (800134c <MX_TIM2_Init+0x100>)
 800133e:	f000 ff2b 	bl	8002198 <HAL_TIM_MspPostInit>

}
 8001342:	bf00      	nop
 8001344:	3738      	adds	r7, #56	@ 0x38
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	20000258 	.word	0x20000258

08001350 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b08c      	sub	sp, #48	@ 0x30
 8001354:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001356:	f107 0320 	add.w	r3, r7, #32
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]
 8001360:	609a      	str	r2, [r3, #8]
 8001362:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001364:	f107 0314 	add.w	r3, r7, #20
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
	TIM_IC_InitTypeDef sConfigIC = {0};
 8001370:	1d3b      	adds	r3, r7, #4
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	605a      	str	r2, [r3, #4]
 8001378:	609a      	str	r2, [r3, #8]
 800137a:	60da      	str	r2, [r3, #12]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 800137c:	4b30      	ldr	r3, [pc, #192]	@ (8001440 <MX_TIM3_Init+0xf0>)
 800137e:	4a31      	ldr	r2, [pc, #196]	@ (8001444 <MX_TIM3_Init+0xf4>)
 8001380:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 244-1;
 8001382:	4b2f      	ldr	r3, [pc, #188]	@ (8001440 <MX_TIM3_Init+0xf0>)
 8001384:	22f3      	movs	r2, #243	@ 0xf3
 8001386:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001388:	4b2d      	ldr	r3, [pc, #180]	@ (8001440 <MX_TIM3_Init+0xf0>)
 800138a:	2200      	movs	r2, #0
 800138c:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535-1;
 800138e:	4b2c      	ldr	r3, [pc, #176]	@ (8001440 <MX_TIM3_Init+0xf0>)
 8001390:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001394:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001396:	4b2a      	ldr	r3, [pc, #168]	@ (8001440 <MX_TIM3_Init+0xf0>)
 8001398:	2200      	movs	r2, #0
 800139a:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800139c:	4b28      	ldr	r3, [pc, #160]	@ (8001440 <MX_TIM3_Init+0xf0>)
 800139e:	2200      	movs	r2, #0
 80013a0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013a2:	4827      	ldr	r0, [pc, #156]	@ (8001440 <MX_TIM3_Init+0xf0>)
 80013a4:	f004 fc88 	bl	8005cb8 <HAL_TIM_Base_Init>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_TIM3_Init+0x62>
	{
		Error_Handler();
 80013ae:	f000 fde7 	bl	8001f80 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013b6:	623b      	str	r3, [r7, #32]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013b8:	f107 0320 	add.w	r3, r7, #32
 80013bc:	4619      	mov	r1, r3
 80013be:	4820      	ldr	r0, [pc, #128]	@ (8001440 <MX_TIM3_Init+0xf0>)
 80013c0:	f005 f9be 	bl	8006740 <HAL_TIM_ConfigClockSource>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_TIM3_Init+0x7e>
	{
		Error_Handler();
 80013ca:	f000 fdd9 	bl	8001f80 <Error_Handler>
	}
	if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80013ce:	481c      	ldr	r0, [pc, #112]	@ (8001440 <MX_TIM3_Init+0xf0>)
 80013d0:	f004 fea2 	bl	8006118 <HAL_TIM_IC_Init>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <MX_TIM3_Init+0x8e>
	{
		Error_Handler();
 80013da:	f000 fdd1 	bl	8001f80 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013de:	2300      	movs	r3, #0
 80013e0:	617b      	str	r3, [r7, #20]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013e2:	2300      	movs	r3, #0
 80013e4:	61fb      	str	r3, [r7, #28]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	4619      	mov	r1, r3
 80013ec:	4814      	ldr	r0, [pc, #80]	@ (8001440 <MX_TIM3_Init+0xf0>)
 80013ee:	f005 ffed 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_TIM3_Init+0xac>
	{
		Error_Handler();
 80013f8:	f000 fdc2 	bl	8001f80 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80013fc:	2300      	movs	r3, #0
 80013fe:	607b      	str	r3, [r7, #4]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001400:	2301      	movs	r3, #1
 8001402:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001404:	2300      	movs	r3, #0
 8001406:	60fb      	str	r3, [r7, #12]
	sConfigIC.ICFilter = 0;
 8001408:	2300      	movs	r3, #0
 800140a:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800140c:	1d3b      	adds	r3, r7, #4
 800140e:	2200      	movs	r2, #0
 8001410:	4619      	mov	r1, r3
 8001412:	480b      	ldr	r0, [pc, #44]	@ (8001440 <MX_TIM3_Init+0xf0>)
 8001414:	f004 ffe3 	bl	80063de <HAL_TIM_IC_ConfigChannel>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_TIM3_Init+0xd2>
	{
		Error_Handler();
 800141e:	f000 fdaf 	bl	8001f80 <Error_Handler>
	}
	if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001422:	1d3b      	adds	r3, r7, #4
 8001424:	2204      	movs	r2, #4
 8001426:	4619      	mov	r1, r3
 8001428:	4805      	ldr	r0, [pc, #20]	@ (8001440 <MX_TIM3_Init+0xf0>)
 800142a:	f004 ffd8 	bl	80063de <HAL_TIM_IC_ConfigChannel>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_TIM3_Init+0xe8>
	{
		Error_Handler();
 8001434:	f000 fda4 	bl	8001f80 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001438:	bf00      	nop
 800143a:	3730      	adds	r7, #48	@ 0x30
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	200002a4 	.word	0x200002a4
 8001444:	40000400 	.word	0x40000400

08001448 <MX_TIM6_Init>:
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM6_Init 0 */

	/* USER CODE END TIM6_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800144e:	1d3b      	adds	r3, r7, #4
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	605a      	str	r2, [r3, #4]
 8001456:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM6_Init 1 */

	/* USER CODE END TIM6_Init 1 */
	htim6.Instance = TIM6;
 8001458:	4b14      	ldr	r3, [pc, #80]	@ (80014ac <MX_TIM6_Init+0x64>)
 800145a:	4a15      	ldr	r2, [pc, #84]	@ (80014b0 <MX_TIM6_Init+0x68>)
 800145c:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = 122-1;
 800145e:	4b13      	ldr	r3, [pc, #76]	@ (80014ac <MX_TIM6_Init+0x64>)
 8001460:	2279      	movs	r2, #121	@ 0x79
 8001462:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001464:	4b11      	ldr	r3, [pc, #68]	@ (80014ac <MX_TIM6_Init+0x64>)
 8001466:	2200      	movs	r2, #0
 8001468:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = 65535-1;
 800146a:	4b10      	ldr	r3, [pc, #64]	@ (80014ac <MX_TIM6_Init+0x64>)
 800146c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001470:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001472:	4b0e      	ldr	r3, [pc, #56]	@ (80014ac <MX_TIM6_Init+0x64>)
 8001474:	2200      	movs	r2, #0
 8001476:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001478:	480c      	ldr	r0, [pc, #48]	@ (80014ac <MX_TIM6_Init+0x64>)
 800147a:	f004 fc1d 	bl	8005cb8 <HAL_TIM_Base_Init>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_TIM6_Init+0x40>
	{
		Error_Handler();
 8001484:	f000 fd7c 	bl	8001f80 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001488:	2300      	movs	r3, #0
 800148a:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800148c:	2300      	movs	r3, #0
 800148e:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001490:	1d3b      	adds	r3, r7, #4
 8001492:	4619      	mov	r1, r3
 8001494:	4805      	ldr	r0, [pc, #20]	@ (80014ac <MX_TIM6_Init+0x64>)
 8001496:	f005 ff99 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_TIM6_Init+0x5c>
	{
		Error_Handler();
 80014a0:	f000 fd6e 	bl	8001f80 <Error_Handler>
	}
	/* USER CODE BEGIN TIM6_Init 2 */

	/* USER CODE END TIM6_Init 2 */

}
 80014a4:	bf00      	nop
 80014a6:	3710      	adds	r7, #16
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	200002f0 	.word	0x200002f0
 80014b0:	40001000 	.word	0x40001000

080014b4 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80014b8:	4b14      	ldr	r3, [pc, #80]	@ (800150c <MX_USART3_UART_Init+0x58>)
 80014ba:	4a15      	ldr	r2, [pc, #84]	@ (8001510 <MX_USART3_UART_Init+0x5c>)
 80014bc:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 9600;
 80014be:	4b13      	ldr	r3, [pc, #76]	@ (800150c <MX_USART3_UART_Init+0x58>)
 80014c0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80014c4:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80014c6:	4b11      	ldr	r3, [pc, #68]	@ (800150c <MX_USART3_UART_Init+0x58>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80014cc:	4b0f      	ldr	r3, [pc, #60]	@ (800150c <MX_USART3_UART_Init+0x58>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80014d2:	4b0e      	ldr	r3, [pc, #56]	@ (800150c <MX_USART3_UART_Init+0x58>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80014d8:	4b0c      	ldr	r3, [pc, #48]	@ (800150c <MX_USART3_UART_Init+0x58>)
 80014da:	220c      	movs	r2, #12
 80014dc:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014de:	4b0b      	ldr	r3, [pc, #44]	@ (800150c <MX_USART3_UART_Init+0x58>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014e4:	4b09      	ldr	r3, [pc, #36]	@ (800150c <MX_USART3_UART_Init+0x58>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014ea:	4b08      	ldr	r3, [pc, #32]	@ (800150c <MX_USART3_UART_Init+0x58>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014f0:	4b06      	ldr	r3, [pc, #24]	@ (800150c <MX_USART3_UART_Init+0x58>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80014f6:	4805      	ldr	r0, [pc, #20]	@ (800150c <MX_USART3_UART_Init+0x58>)
 80014f8:	f006 f80e 	bl	8007518 <HAL_UART_Init>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_USART3_UART_Init+0x52>
	{
		Error_Handler();
 8001502:	f000 fd3d 	bl	8001f80 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	2000033c 	.word	0x2000033c
 8001510:	40004800 	.word	0x40004800

08001514 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b08a      	sub	sp, #40	@ 0x28
 8001518:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151a:	f107 0314 	add.w	r3, r7, #20
 800151e:	2200      	movs	r2, #0
 8001520:	601a      	str	r2, [r3, #0]
 8001522:	605a      	str	r2, [r3, #4]
 8001524:	609a      	str	r2, [r3, #8]
 8001526:	60da      	str	r2, [r3, #12]
 8001528:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800152a:	4b49      	ldr	r3, [pc, #292]	@ (8001650 <MX_GPIO_Init+0x13c>)
 800152c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152e:	4a48      	ldr	r2, [pc, #288]	@ (8001650 <MX_GPIO_Init+0x13c>)
 8001530:	f043 0304 	orr.w	r3, r3, #4
 8001534:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001536:	4b46      	ldr	r3, [pc, #280]	@ (8001650 <MX_GPIO_Init+0x13c>)
 8001538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153a:	f003 0304 	and.w	r3, r3, #4
 800153e:	613b      	str	r3, [r7, #16]
 8001540:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001542:	4b43      	ldr	r3, [pc, #268]	@ (8001650 <MX_GPIO_Init+0x13c>)
 8001544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001546:	4a42      	ldr	r2, [pc, #264]	@ (8001650 <MX_GPIO_Init+0x13c>)
 8001548:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800154c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800154e:	4b40      	ldr	r3, [pc, #256]	@ (8001650 <MX_GPIO_Init+0x13c>)
 8001550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800155a:	4b3d      	ldr	r3, [pc, #244]	@ (8001650 <MX_GPIO_Init+0x13c>)
 800155c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800155e:	4a3c      	ldr	r2, [pc, #240]	@ (8001650 <MX_GPIO_Init+0x13c>)
 8001560:	f043 0301 	orr.w	r3, r3, #1
 8001564:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001566:	4b3a      	ldr	r3, [pc, #232]	@ (8001650 <MX_GPIO_Init+0x13c>)
 8001568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	60bb      	str	r3, [r7, #8]
 8001570:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001572:	4b37      	ldr	r3, [pc, #220]	@ (8001650 <MX_GPIO_Init+0x13c>)
 8001574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001576:	4a36      	ldr	r2, [pc, #216]	@ (8001650 <MX_GPIO_Init+0x13c>)
 8001578:	f043 0302 	orr.w	r3, r3, #2
 800157c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800157e:	4b34      	ldr	r3, [pc, #208]	@ (8001650 <MX_GPIO_Init+0x13c>)
 8001580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001582:	f003 0302 	and.w	r3, r3, #2
 8001586:	607b      	str	r3, [r7, #4]
 8001588:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(Alert_batt_GPIO_Port, Alert_batt_Pin, GPIO_PIN_RESET);
 800158a:	2200      	movs	r2, #0
 800158c:	2120      	movs	r1, #32
 800158e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001592:	f003 f841 	bl	8004618 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, GPIO_PIN_RESET);
 8001596:	2200      	movs	r2, #0
 8001598:	2104      	movs	r1, #4
 800159a:	482e      	ldr	r0, [pc, #184]	@ (8001654 <MX_GPIO_Init+0x140>)
 800159c:	f003 f83c 	bl	8004618 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 80015a0:	2200      	movs	r2, #0
 80015a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015a6:	482c      	ldr	r0, [pc, #176]	@ (8001658 <MX_GPIO_Init+0x144>)
 80015a8:	f003 f836 	bl	8004618 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80015ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015b0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015b2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80015b6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015bc:	f107 0314 	add.w	r3, r7, #20
 80015c0:	4619      	mov	r1, r3
 80015c2:	4825      	ldr	r0, [pc, #148]	@ (8001658 <MX_GPIO_Init+0x144>)
 80015c4:	f002 fe7e 	bl	80042c4 <HAL_GPIO_Init>

	/*Configure GPIO pin : Alert_batt_Pin */
	GPIO_InitStruct.Pin = Alert_batt_Pin;
 80015c8:	2320      	movs	r3, #32
 80015ca:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015cc:	2301      	movs	r3, #1
 80015ce:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d0:	2300      	movs	r3, #0
 80015d2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d4:	2300      	movs	r3, #0
 80015d6:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(Alert_batt_GPIO_Port, &GPIO_InitStruct);
 80015d8:	f107 0314 	add.w	r3, r7, #20
 80015dc:	4619      	mov	r1, r3
 80015de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015e2:	f002 fe6f 	bl	80042c4 <HAL_GPIO_Init>

	/*Configure GPIO pin : DIR2_Pin */
	GPIO_InitStruct.Pin = DIR2_Pin;
 80015e6:	2304      	movs	r3, #4
 80015e8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ea:	2301      	movs	r3, #1
 80015ec:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f2:	2300      	movs	r3, #0
 80015f4:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(DIR2_GPIO_Port, &GPIO_InitStruct);
 80015f6:	f107 0314 	add.w	r3, r7, #20
 80015fa:	4619      	mov	r1, r3
 80015fc:	4815      	ldr	r0, [pc, #84]	@ (8001654 <MX_GPIO_Init+0x140>)
 80015fe:	f002 fe61 	bl	80042c4 <HAL_GPIO_Init>

	/*Configure GPIO pin : DIR1_Pin */
	GPIO_InitStruct.Pin = DIR1_Pin;
 8001602:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001606:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001608:	2301      	movs	r3, #1
 800160a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160c:	2300      	movs	r3, #0
 800160e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001610:	2300      	movs	r3, #0
 8001612:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(DIR1_GPIO_Port, &GPIO_InitStruct);
 8001614:	f107 0314 	add.w	r3, r7, #20
 8001618:	4619      	mov	r1, r3
 800161a:	480f      	ldr	r0, [pc, #60]	@ (8001658 <MX_GPIO_Init+0x144>)
 800161c:	f002 fe52 	bl	80042c4 <HAL_GPIO_Init>

	/*Configure GPIO pins : ENC1A_Pin ENC1B_Pin ENC2B_Pin ENC2A_Pin */
	GPIO_InitStruct.Pin = ENC1A_Pin|ENC1B_Pin|ENC2B_Pin|ENC2A_Pin;
 8001620:	23f0      	movs	r3, #240	@ 0xf0
 8001622:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001624:	2300      	movs	r3, #0
 8001626:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001628:	2301      	movs	r3, #1
 800162a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800162c:	f107 0314 	add.w	r3, r7, #20
 8001630:	4619      	mov	r1, r3
 8001632:	4808      	ldr	r0, [pc, #32]	@ (8001654 <MX_GPIO_Init+0x140>)
 8001634:	f002 fe46 	bl	80042c4 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001638:	2200      	movs	r2, #0
 800163a:	2100      	movs	r1, #0
 800163c:	2028      	movs	r0, #40	@ 0x28
 800163e:	f002 fd8c 	bl	800415a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001642:	2028      	movs	r0, #40	@ 0x28
 8001644:	f002 fda5 	bl	8004192 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001648:	bf00      	nop
 800164a:	3728      	adds	r7, #40	@ 0x28
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40021000 	.word	0x40021000
 8001654:	48000400 	.word	0x48000400
 8001658:	48000800 	.word	0x48000800

0800165c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM6)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a07      	ldr	r2, [pc, #28]	@ (8001688 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d106      	bne.n	800167c <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		T_batt++;
 800166e:	4b07      	ldr	r3, [pc, #28]	@ (800168c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	b2db      	uxtb	r3, r3
 8001674:	3301      	adds	r3, #1
 8001676:	b2da      	uxtb	r2, r3
 8001678:	4b04      	ldr	r3, [pc, #16]	@ (800168c <HAL_TIM_PeriodElapsedCallback+0x30>)
 800167a:	701a      	strb	r2, [r3, #0]
	}
}
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	40001000 	.word	0x40001000
 800168c:	200003c4 	.word	0x200003c4

08001690 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
	ADC_on = 1;
 8001698:	4b04      	ldr	r3, [pc, #16]	@ (80016ac <HAL_ADC_ConvCpltCallback+0x1c>)
 800169a:	2201      	movs	r2, #1
 800169c:	701a      	strb	r2, [r3, #0]
}
 800169e:	bf00      	nop
 80016a0:	370c      	adds	r7, #12
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	200003c6 	.word	0x200003c6

080016b0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a1b      	ldr	r2, [pc, #108]	@ (800172c <HAL_UART_RxCpltCallback+0x7c>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d12f      	bne.n	8001722 <HAL_UART_RxCpltCallback+0x72>
	{
		if(rxData == 'F')
 80016c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001730 <HAL_UART_RxCpltCallback+0x80>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b46      	cmp	r3, #70	@ 0x46
 80016c8:	d103      	bne.n	80016d2 <HAL_UART_RxCpltCallback+0x22>
			currentEvent = EVENT_AV;
 80016ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001734 <HAL_UART_RxCpltCallback+0x84>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	701a      	strb	r2, [r3, #0]
 80016d0:	e022      	b.n	8001718 <HAL_UART_RxCpltCallback+0x68>
		else if(rxData == 'B')
 80016d2:	4b17      	ldr	r3, [pc, #92]	@ (8001730 <HAL_UART_RxCpltCallback+0x80>)
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	2b42      	cmp	r3, #66	@ 0x42
 80016d8:	d103      	bne.n	80016e2 <HAL_UART_RxCpltCallback+0x32>
			currentEvent = EVENT_R;
 80016da:	4b16      	ldr	r3, [pc, #88]	@ (8001734 <HAL_UART_RxCpltCallback+0x84>)
 80016dc:	2201      	movs	r2, #1
 80016de:	701a      	strb	r2, [r3, #0]
 80016e0:	e01a      	b.n	8001718 <HAL_UART_RxCpltCallback+0x68>
		else if(rxData == 'L')
 80016e2:	4b13      	ldr	r3, [pc, #76]	@ (8001730 <HAL_UART_RxCpltCallback+0x80>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	2b4c      	cmp	r3, #76	@ 0x4c
 80016e8:	d103      	bne.n	80016f2 <HAL_UART_RxCpltCallback+0x42>
			currentEvent = EVENT_G;
 80016ea:	4b12      	ldr	r3, [pc, #72]	@ (8001734 <HAL_UART_RxCpltCallback+0x84>)
 80016ec:	2203      	movs	r2, #3
 80016ee:	701a      	strb	r2, [r3, #0]
 80016f0:	e012      	b.n	8001718 <HAL_UART_RxCpltCallback+0x68>
		else if(rxData == 'R')
 80016f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001730 <HAL_UART_RxCpltCallback+0x80>)
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	2b52      	cmp	r3, #82	@ 0x52
 80016f8:	d103      	bne.n	8001702 <HAL_UART_RxCpltCallback+0x52>
			currentEvent = EVENT_D;
 80016fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001734 <HAL_UART_RxCpltCallback+0x84>)
 80016fc:	2202      	movs	r2, #2
 80016fe:	701a      	strb	r2, [r3, #0]
 8001700:	e00a      	b.n	8001718 <HAL_UART_RxCpltCallback+0x68>
		else if(rxData == 'X')
 8001702:	4b0b      	ldr	r3, [pc, #44]	@ (8001730 <HAL_UART_RxCpltCallback+0x80>)
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	2b58      	cmp	r3, #88	@ 0x58
 8001708:	d103      	bne.n	8001712 <HAL_UART_RxCpltCallback+0x62>
			currentEvent = EVENT_END;
 800170a:	4b0a      	ldr	r3, [pc, #40]	@ (8001734 <HAL_UART_RxCpltCallback+0x84>)
 800170c:	2204      	movs	r2, #4
 800170e:	701a      	strb	r2, [r3, #0]
 8001710:	e002      	b.n	8001718 <HAL_UART_RxCpltCallback+0x68>
		else
			currentEvent = EVENT_NEUTRAL;
 8001712:	4b08      	ldr	r3, [pc, #32]	@ (8001734 <HAL_UART_RxCpltCallback+0x84>)
 8001714:	2205      	movs	r2, #5
 8001716:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart3, &rxData, sizeof(rxData));
 8001718:	2201      	movs	r2, #1
 800171a:	4905      	ldr	r1, [pc, #20]	@ (8001730 <HAL_UART_RxCpltCallback+0x80>)
 800171c:	4806      	ldr	r0, [pc, #24]	@ (8001738 <HAL_UART_RxCpltCallback+0x88>)
 800171e:	f005 ff49 	bl	80075b4 <HAL_UART_Receive_IT>
	}
}
 8001722:	bf00      	nop
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	40004800 	.word	0x40004800
 8001730:	200003c7 	.word	0x200003c7
 8001734:	20000000 	.word	0x20000000
 8001738:	2000033c 	.word	0x2000033c

0800173c <handleEvent>:

void handleEvent(Event_t event) {
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	4603      	mov	r3, r0
 8001744:	71fb      	strb	r3, [r7, #7]
	switch (currentState) {
 8001746:	4b99      	ldr	r3, [pc, #612]	@ (80019ac <handleEvent+0x270>)
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	2b0c      	cmp	r3, #12
 800174c:	f200 825c 	bhi.w	8001c08 <handleEvent+0x4cc>
 8001750:	a201      	add	r2, pc, #4	@ (adr r2, 8001758 <handleEvent+0x1c>)
 8001752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001756:	bf00      	nop
 8001758:	0800178d 	.word	0x0800178d
 800175c:	080017e5 	.word	0x080017e5
 8001760:	0800183d 	.word	0x0800183d
 8001764:	08001895 	.word	0x08001895
 8001768:	080018ed 	.word	0x080018ed
 800176c:	08001945 	.word	0x08001945
 8001770:	0800199d 	.word	0x0800199d
 8001774:	080019fb 	.word	0x080019fb
 8001778:	08001a53 	.word	0x08001a53
 800177c:	08001aab 	.word	0x08001aab
 8001780:	08001b03 	.word	0x08001b03
 8001784:	08001b59 	.word	0x08001b59
 8001788:	08001baf 	.word	0x08001baf
	case STATE_NEUTRAL:
		if (event == EVENT_AV) {
 800178c:	79fb      	ldrb	r3, [r7, #7]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d103      	bne.n	800179a <handleEvent+0x5e>
			currentState = STATE_AV1;
 8001792:	4b86      	ldr	r3, [pc, #536]	@ (80019ac <handleEvent+0x270>)
 8001794:	2201      	movs	r2, #1
 8001796:	701a      	strb	r2, [r3, #0]
			currentState = STATE_END;
		}
		else if (event == EVENT_NEUTRAL){
			currentState = currentState;
		}
		break;
 8001798:	e23a      	b.n	8001c10 <handleEvent+0x4d4>
		else if (event == EVENT_R) {
 800179a:	79fb      	ldrb	r3, [r7, #7]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d103      	bne.n	80017a8 <handleEvent+0x6c>
			currentState = STATE_R1;
 80017a0:	4b82      	ldr	r3, [pc, #520]	@ (80019ac <handleEvent+0x270>)
 80017a2:	2204      	movs	r2, #4
 80017a4:	701a      	strb	r2, [r3, #0]
		break;
 80017a6:	e233      	b.n	8001c10 <handleEvent+0x4d4>
		else if (event == EVENT_D) {
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d103      	bne.n	80017b6 <handleEvent+0x7a>
			currentState = STATE_D1;
 80017ae:	4b7f      	ldr	r3, [pc, #508]	@ (80019ac <handleEvent+0x270>)
 80017b0:	2207      	movs	r2, #7
 80017b2:	701a      	strb	r2, [r3, #0]
		break;
 80017b4:	e22c      	b.n	8001c10 <handleEvent+0x4d4>
		else if (event == EVENT_G) {
 80017b6:	79fb      	ldrb	r3, [r7, #7]
 80017b8:	2b03      	cmp	r3, #3
 80017ba:	d103      	bne.n	80017c4 <handleEvent+0x88>
			currentState = STATE_G1;
 80017bc:	4b7b      	ldr	r3, [pc, #492]	@ (80019ac <handleEvent+0x270>)
 80017be:	220a      	movs	r2, #10
 80017c0:	701a      	strb	r2, [r3, #0]
		break;
 80017c2:	e225      	b.n	8001c10 <handleEvent+0x4d4>
		else if (event == EVENT_END) {
 80017c4:	79fb      	ldrb	r3, [r7, #7]
 80017c6:	2b04      	cmp	r3, #4
 80017c8:	d103      	bne.n	80017d2 <handleEvent+0x96>
			currentState = STATE_END;
 80017ca:	4b78      	ldr	r3, [pc, #480]	@ (80019ac <handleEvent+0x270>)
 80017cc:	220d      	movs	r2, #13
 80017ce:	701a      	strb	r2, [r3, #0]
		break;
 80017d0:	e21e      	b.n	8001c10 <handleEvent+0x4d4>
		else if (event == EVENT_NEUTRAL){
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	2b05      	cmp	r3, #5
 80017d6:	f040 821b 	bne.w	8001c10 <handleEvent+0x4d4>
			currentState = currentState;
 80017da:	4b74      	ldr	r3, [pc, #464]	@ (80019ac <handleEvent+0x270>)
 80017dc:	781a      	ldrb	r2, [r3, #0]
 80017de:	4b73      	ldr	r3, [pc, #460]	@ (80019ac <handleEvent+0x270>)
 80017e0:	701a      	strb	r2, [r3, #0]
		break;
 80017e2:	e215      	b.n	8001c10 <handleEvent+0x4d4>

	case STATE_AV1:
		if (event == EVENT_AV) {
 80017e4:	79fb      	ldrb	r3, [r7, #7]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d103      	bne.n	80017f2 <handleEvent+0xb6>
			currentState = STATE_AV2;
 80017ea:	4b70      	ldr	r3, [pc, #448]	@ (80019ac <handleEvent+0x270>)
 80017ec:	2202      	movs	r2, #2
 80017ee:	701a      	strb	r2, [r3, #0]
			currentState = STATE_END;
		}
		else if (event == EVENT_NEUTRAL){
			currentState = currentState;
		}
		break;
 80017f0:	e210      	b.n	8001c14 <handleEvent+0x4d8>
		else if (event == EVENT_R) {
 80017f2:	79fb      	ldrb	r3, [r7, #7]
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d103      	bne.n	8001800 <handleEvent+0xc4>
			currentState = STATE_NEUTRAL;
 80017f8:	4b6c      	ldr	r3, [pc, #432]	@ (80019ac <handleEvent+0x270>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	701a      	strb	r2, [r3, #0]
		break;
 80017fe:	e209      	b.n	8001c14 <handleEvent+0x4d8>
		else if (event == EVENT_D) {
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	2b02      	cmp	r3, #2
 8001804:	d103      	bne.n	800180e <handleEvent+0xd2>
			currentState = STATE_D1;
 8001806:	4b69      	ldr	r3, [pc, #420]	@ (80019ac <handleEvent+0x270>)
 8001808:	2207      	movs	r2, #7
 800180a:	701a      	strb	r2, [r3, #0]
		break;
 800180c:	e202      	b.n	8001c14 <handleEvent+0x4d8>
		else if (event == EVENT_G) {
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	2b03      	cmp	r3, #3
 8001812:	d103      	bne.n	800181c <handleEvent+0xe0>
			currentState = STATE_G1;
 8001814:	4b65      	ldr	r3, [pc, #404]	@ (80019ac <handleEvent+0x270>)
 8001816:	220a      	movs	r2, #10
 8001818:	701a      	strb	r2, [r3, #0]
		break;
 800181a:	e1fb      	b.n	8001c14 <handleEvent+0x4d8>
		else if (event == EVENT_END) {
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	2b04      	cmp	r3, #4
 8001820:	d103      	bne.n	800182a <handleEvent+0xee>
			currentState = STATE_END;
 8001822:	4b62      	ldr	r3, [pc, #392]	@ (80019ac <handleEvent+0x270>)
 8001824:	220d      	movs	r2, #13
 8001826:	701a      	strb	r2, [r3, #0]
		break;
 8001828:	e1f4      	b.n	8001c14 <handleEvent+0x4d8>
		else if (event == EVENT_NEUTRAL){
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	2b05      	cmp	r3, #5
 800182e:	f040 81f1 	bne.w	8001c14 <handleEvent+0x4d8>
			currentState = currentState;
 8001832:	4b5e      	ldr	r3, [pc, #376]	@ (80019ac <handleEvent+0x270>)
 8001834:	781a      	ldrb	r2, [r3, #0]
 8001836:	4b5d      	ldr	r3, [pc, #372]	@ (80019ac <handleEvent+0x270>)
 8001838:	701a      	strb	r2, [r3, #0]
		break;
 800183a:	e1eb      	b.n	8001c14 <handleEvent+0x4d8>

	case STATE_AV2:
		if (event == EVENT_AV) {
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d103      	bne.n	800184a <handleEvent+0x10e>
			currentState = STATE_AV3;
 8001842:	4b5a      	ldr	r3, [pc, #360]	@ (80019ac <handleEvent+0x270>)
 8001844:	2203      	movs	r2, #3
 8001846:	701a      	strb	r2, [r3, #0]
			currentState = STATE_END;
		}
		else if (event == EVENT_NEUTRAL){
			currentState = currentState;
		}
		break;
 8001848:	e1e6      	b.n	8001c18 <handleEvent+0x4dc>
		else if (event == EVENT_R) {
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	2b01      	cmp	r3, #1
 800184e:	d103      	bne.n	8001858 <handleEvent+0x11c>
			currentState = STATE_AV1;
 8001850:	4b56      	ldr	r3, [pc, #344]	@ (80019ac <handleEvent+0x270>)
 8001852:	2201      	movs	r2, #1
 8001854:	701a      	strb	r2, [r3, #0]
		break;
 8001856:	e1df      	b.n	8001c18 <handleEvent+0x4dc>
		else if (event == EVENT_D) {
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	2b02      	cmp	r3, #2
 800185c:	d103      	bne.n	8001866 <handleEvent+0x12a>
			currentState = STATE_D2;
 800185e:	4b53      	ldr	r3, [pc, #332]	@ (80019ac <handleEvent+0x270>)
 8001860:	2208      	movs	r2, #8
 8001862:	701a      	strb	r2, [r3, #0]
		break;
 8001864:	e1d8      	b.n	8001c18 <handleEvent+0x4dc>
		else if (event == EVENT_G) {
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	2b03      	cmp	r3, #3
 800186a:	d103      	bne.n	8001874 <handleEvent+0x138>
			currentState = STATE_G2;
 800186c:	4b4f      	ldr	r3, [pc, #316]	@ (80019ac <handleEvent+0x270>)
 800186e:	220b      	movs	r2, #11
 8001870:	701a      	strb	r2, [r3, #0]
		break;
 8001872:	e1d1      	b.n	8001c18 <handleEvent+0x4dc>
		else if (event == EVENT_END) {
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	2b04      	cmp	r3, #4
 8001878:	d103      	bne.n	8001882 <handleEvent+0x146>
			currentState = STATE_END;
 800187a:	4b4c      	ldr	r3, [pc, #304]	@ (80019ac <handleEvent+0x270>)
 800187c:	220d      	movs	r2, #13
 800187e:	701a      	strb	r2, [r3, #0]
		break;
 8001880:	e1ca      	b.n	8001c18 <handleEvent+0x4dc>
		else if (event == EVENT_NEUTRAL){
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	2b05      	cmp	r3, #5
 8001886:	f040 81c7 	bne.w	8001c18 <handleEvent+0x4dc>
			currentState = currentState;
 800188a:	4b48      	ldr	r3, [pc, #288]	@ (80019ac <handleEvent+0x270>)
 800188c:	781a      	ldrb	r2, [r3, #0]
 800188e:	4b47      	ldr	r3, [pc, #284]	@ (80019ac <handleEvent+0x270>)
 8001890:	701a      	strb	r2, [r3, #0]
		break;
 8001892:	e1c1      	b.n	8001c18 <handleEvent+0x4dc>

	case STATE_AV3:
		if (event == EVENT_AV) {
 8001894:	79fb      	ldrb	r3, [r7, #7]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d103      	bne.n	80018a2 <handleEvent+0x166>
			currentState = STATE_AV3;
 800189a:	4b44      	ldr	r3, [pc, #272]	@ (80019ac <handleEvent+0x270>)
 800189c:	2203      	movs	r2, #3
 800189e:	701a      	strb	r2, [r3, #0]
			currentState = STATE_END;
		}
		else if (event == EVENT_NEUTRAL){
			currentState = currentState;
		}
		break;
 80018a0:	e1bc      	b.n	8001c1c <handleEvent+0x4e0>
		else if (event == EVENT_R) {
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d103      	bne.n	80018b0 <handleEvent+0x174>
			currentState = STATE_AV2;
 80018a8:	4b40      	ldr	r3, [pc, #256]	@ (80019ac <handleEvent+0x270>)
 80018aa:	2202      	movs	r2, #2
 80018ac:	701a      	strb	r2, [r3, #0]
		break;
 80018ae:	e1b5      	b.n	8001c1c <handleEvent+0x4e0>
		else if (event == EVENT_D) {
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d103      	bne.n	80018be <handleEvent+0x182>
			currentState = STATE_D3;
 80018b6:	4b3d      	ldr	r3, [pc, #244]	@ (80019ac <handleEvent+0x270>)
 80018b8:	2209      	movs	r2, #9
 80018ba:	701a      	strb	r2, [r3, #0]
		break;
 80018bc:	e1ae      	b.n	8001c1c <handleEvent+0x4e0>
		else if (event == EVENT_G) {
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	2b03      	cmp	r3, #3
 80018c2:	d103      	bne.n	80018cc <handleEvent+0x190>
			currentState = STATE_G3;
 80018c4:	4b39      	ldr	r3, [pc, #228]	@ (80019ac <handleEvent+0x270>)
 80018c6:	220c      	movs	r2, #12
 80018c8:	701a      	strb	r2, [r3, #0]
		break;
 80018ca:	e1a7      	b.n	8001c1c <handleEvent+0x4e0>
		else if (event == EVENT_END) {
 80018cc:	79fb      	ldrb	r3, [r7, #7]
 80018ce:	2b04      	cmp	r3, #4
 80018d0:	d103      	bne.n	80018da <handleEvent+0x19e>
			currentState = STATE_END;
 80018d2:	4b36      	ldr	r3, [pc, #216]	@ (80019ac <handleEvent+0x270>)
 80018d4:	220d      	movs	r2, #13
 80018d6:	701a      	strb	r2, [r3, #0]
		break;
 80018d8:	e1a0      	b.n	8001c1c <handleEvent+0x4e0>
		else if (event == EVENT_NEUTRAL){
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	2b05      	cmp	r3, #5
 80018de:	f040 819d 	bne.w	8001c1c <handleEvent+0x4e0>
			currentState = currentState;
 80018e2:	4b32      	ldr	r3, [pc, #200]	@ (80019ac <handleEvent+0x270>)
 80018e4:	781a      	ldrb	r2, [r3, #0]
 80018e6:	4b31      	ldr	r3, [pc, #196]	@ (80019ac <handleEvent+0x270>)
 80018e8:	701a      	strb	r2, [r3, #0]
		break;
 80018ea:	e197      	b.n	8001c1c <handleEvent+0x4e0>

	case STATE_R1:
		if (event == EVENT_AV) {
 80018ec:	79fb      	ldrb	r3, [r7, #7]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d103      	bne.n	80018fa <handleEvent+0x1be>
			currentState = STATE_NEUTRAL;
 80018f2:	4b2e      	ldr	r3, [pc, #184]	@ (80019ac <handleEvent+0x270>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	701a      	strb	r2, [r3, #0]
			currentState = STATE_END;
		}
		else if (event == EVENT_NEUTRAL){
			currentState = currentState;
		}
		break;
 80018f8:	e192      	b.n	8001c20 <handleEvent+0x4e4>
		else if (event == EVENT_R) {
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d103      	bne.n	8001908 <handleEvent+0x1cc>
			currentState = STATE_R2;
 8001900:	4b2a      	ldr	r3, [pc, #168]	@ (80019ac <handleEvent+0x270>)
 8001902:	2205      	movs	r2, #5
 8001904:	701a      	strb	r2, [r3, #0]
		break;
 8001906:	e18b      	b.n	8001c20 <handleEvent+0x4e4>
		else if (event == EVENT_D) {
 8001908:	79fb      	ldrb	r3, [r7, #7]
 800190a:	2b02      	cmp	r3, #2
 800190c:	d103      	bne.n	8001916 <handleEvent+0x1da>
			currentState = STATE_D1;
 800190e:	4b27      	ldr	r3, [pc, #156]	@ (80019ac <handleEvent+0x270>)
 8001910:	2207      	movs	r2, #7
 8001912:	701a      	strb	r2, [r3, #0]
		break;
 8001914:	e184      	b.n	8001c20 <handleEvent+0x4e4>
		else if (event == EVENT_G) {
 8001916:	79fb      	ldrb	r3, [r7, #7]
 8001918:	2b03      	cmp	r3, #3
 800191a:	d103      	bne.n	8001924 <handleEvent+0x1e8>
			currentState = STATE_G1;
 800191c:	4b23      	ldr	r3, [pc, #140]	@ (80019ac <handleEvent+0x270>)
 800191e:	220a      	movs	r2, #10
 8001920:	701a      	strb	r2, [r3, #0]
		break;
 8001922:	e17d      	b.n	8001c20 <handleEvent+0x4e4>
		else if (event == EVENT_END) {
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	2b04      	cmp	r3, #4
 8001928:	d103      	bne.n	8001932 <handleEvent+0x1f6>
			currentState = STATE_END;
 800192a:	4b20      	ldr	r3, [pc, #128]	@ (80019ac <handleEvent+0x270>)
 800192c:	220d      	movs	r2, #13
 800192e:	701a      	strb	r2, [r3, #0]
		break;
 8001930:	e176      	b.n	8001c20 <handleEvent+0x4e4>
		else if (event == EVENT_NEUTRAL){
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	2b05      	cmp	r3, #5
 8001936:	f040 8173 	bne.w	8001c20 <handleEvent+0x4e4>
			currentState = currentState;
 800193a:	4b1c      	ldr	r3, [pc, #112]	@ (80019ac <handleEvent+0x270>)
 800193c:	781a      	ldrb	r2, [r3, #0]
 800193e:	4b1b      	ldr	r3, [pc, #108]	@ (80019ac <handleEvent+0x270>)
 8001940:	701a      	strb	r2, [r3, #0]
		break;
 8001942:	e16d      	b.n	8001c20 <handleEvent+0x4e4>

	case STATE_R2:
		if (event == EVENT_AV) {
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d103      	bne.n	8001952 <handleEvent+0x216>
			currentState = STATE_R1;
 800194a:	4b18      	ldr	r3, [pc, #96]	@ (80019ac <handleEvent+0x270>)
 800194c:	2204      	movs	r2, #4
 800194e:	701a      	strb	r2, [r3, #0]
			currentState = STATE_END;
		}
		else if (event == EVENT_NEUTRAL){
			currentState = currentState;
		}
		break;
 8001950:	e168      	b.n	8001c24 <handleEvent+0x4e8>
		else if (event == EVENT_R) {
 8001952:	79fb      	ldrb	r3, [r7, #7]
 8001954:	2b01      	cmp	r3, #1
 8001956:	d103      	bne.n	8001960 <handleEvent+0x224>
			currentState = STATE_R3;
 8001958:	4b14      	ldr	r3, [pc, #80]	@ (80019ac <handleEvent+0x270>)
 800195a:	2206      	movs	r2, #6
 800195c:	701a      	strb	r2, [r3, #0]
		break;
 800195e:	e161      	b.n	8001c24 <handleEvent+0x4e8>
		else if (event == EVENT_D) {
 8001960:	79fb      	ldrb	r3, [r7, #7]
 8001962:	2b02      	cmp	r3, #2
 8001964:	d103      	bne.n	800196e <handleEvent+0x232>
			currentState = STATE_D2;
 8001966:	4b11      	ldr	r3, [pc, #68]	@ (80019ac <handleEvent+0x270>)
 8001968:	2208      	movs	r2, #8
 800196a:	701a      	strb	r2, [r3, #0]
		break;
 800196c:	e15a      	b.n	8001c24 <handleEvent+0x4e8>
		else if (event == EVENT_G) {
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	2b03      	cmp	r3, #3
 8001972:	d103      	bne.n	800197c <handleEvent+0x240>
			currentState = STATE_G2;
 8001974:	4b0d      	ldr	r3, [pc, #52]	@ (80019ac <handleEvent+0x270>)
 8001976:	220b      	movs	r2, #11
 8001978:	701a      	strb	r2, [r3, #0]
		break;
 800197a:	e153      	b.n	8001c24 <handleEvent+0x4e8>
		else if (event == EVENT_END) {
 800197c:	79fb      	ldrb	r3, [r7, #7]
 800197e:	2b04      	cmp	r3, #4
 8001980:	d103      	bne.n	800198a <handleEvent+0x24e>
			currentState = STATE_END;
 8001982:	4b0a      	ldr	r3, [pc, #40]	@ (80019ac <handleEvent+0x270>)
 8001984:	220d      	movs	r2, #13
 8001986:	701a      	strb	r2, [r3, #0]
		break;
 8001988:	e14c      	b.n	8001c24 <handleEvent+0x4e8>
		else if (event == EVENT_NEUTRAL){
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	2b05      	cmp	r3, #5
 800198e:	f040 8149 	bne.w	8001c24 <handleEvent+0x4e8>
			currentState = currentState;
 8001992:	4b06      	ldr	r3, [pc, #24]	@ (80019ac <handleEvent+0x270>)
 8001994:	781a      	ldrb	r2, [r3, #0]
 8001996:	4b05      	ldr	r3, [pc, #20]	@ (80019ac <handleEvent+0x270>)
 8001998:	701a      	strb	r2, [r3, #0]
		break;
 800199a:	e143      	b.n	8001c24 <handleEvent+0x4e8>

	case STATE_R3:
		if (event == EVENT_AV) {
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d106      	bne.n	80019b0 <handleEvent+0x274>
			currentState = STATE_R2;
 80019a2:	4b02      	ldr	r3, [pc, #8]	@ (80019ac <handleEvent+0x270>)
 80019a4:	2205      	movs	r2, #5
 80019a6:	701a      	strb	r2, [r3, #0]
			currentState = STATE_END;
		}
		else if (event == EVENT_NEUTRAL){
			currentState = currentState;
		}
		break;
 80019a8:	e13e      	b.n	8001c28 <handleEvent+0x4ec>
 80019aa:	bf00      	nop
 80019ac:	200003d8 	.word	0x200003d8
		else if (event == EVENT_R) {
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d103      	bne.n	80019be <handleEvent+0x282>
			currentState = STATE_R3;
 80019b6:	4b93      	ldr	r3, [pc, #588]	@ (8001c04 <handleEvent+0x4c8>)
 80019b8:	2206      	movs	r2, #6
 80019ba:	701a      	strb	r2, [r3, #0]
		break;
 80019bc:	e134      	b.n	8001c28 <handleEvent+0x4ec>
		else if (event == EVENT_D) {
 80019be:	79fb      	ldrb	r3, [r7, #7]
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d103      	bne.n	80019cc <handleEvent+0x290>
			currentState = STATE_D3;
 80019c4:	4b8f      	ldr	r3, [pc, #572]	@ (8001c04 <handleEvent+0x4c8>)
 80019c6:	2209      	movs	r2, #9
 80019c8:	701a      	strb	r2, [r3, #0]
		break;
 80019ca:	e12d      	b.n	8001c28 <handleEvent+0x4ec>
		else if (event == EVENT_G) {
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	2b03      	cmp	r3, #3
 80019d0:	d103      	bne.n	80019da <handleEvent+0x29e>
			currentState = STATE_G3;
 80019d2:	4b8c      	ldr	r3, [pc, #560]	@ (8001c04 <handleEvent+0x4c8>)
 80019d4:	220c      	movs	r2, #12
 80019d6:	701a      	strb	r2, [r3, #0]
		break;
 80019d8:	e126      	b.n	8001c28 <handleEvent+0x4ec>
		else if (event == EVENT_END) {
 80019da:	79fb      	ldrb	r3, [r7, #7]
 80019dc:	2b04      	cmp	r3, #4
 80019de:	d103      	bne.n	80019e8 <handleEvent+0x2ac>
			currentState = STATE_END;
 80019e0:	4b88      	ldr	r3, [pc, #544]	@ (8001c04 <handleEvent+0x4c8>)
 80019e2:	220d      	movs	r2, #13
 80019e4:	701a      	strb	r2, [r3, #0]
		break;
 80019e6:	e11f      	b.n	8001c28 <handleEvent+0x4ec>
		else if (event == EVENT_NEUTRAL){
 80019e8:	79fb      	ldrb	r3, [r7, #7]
 80019ea:	2b05      	cmp	r3, #5
 80019ec:	f040 811c 	bne.w	8001c28 <handleEvent+0x4ec>
			currentState = currentState;
 80019f0:	4b84      	ldr	r3, [pc, #528]	@ (8001c04 <handleEvent+0x4c8>)
 80019f2:	781a      	ldrb	r2, [r3, #0]
 80019f4:	4b83      	ldr	r3, [pc, #524]	@ (8001c04 <handleEvent+0x4c8>)
 80019f6:	701a      	strb	r2, [r3, #0]
		break;
 80019f8:	e116      	b.n	8001c28 <handleEvent+0x4ec>

	case STATE_D1:
		if (event == EVENT_AV) {
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d103      	bne.n	8001a08 <handleEvent+0x2cc>
			currentState = STATE_AV1;
 8001a00:	4b80      	ldr	r3, [pc, #512]	@ (8001c04 <handleEvent+0x4c8>)
 8001a02:	2201      	movs	r2, #1
 8001a04:	701a      	strb	r2, [r3, #0]
			currentState = STATE_END;
		}
		else if (event == EVENT_NEUTRAL){
			currentState = currentState;
		}
		break;
 8001a06:	e111      	b.n	8001c2c <handleEvent+0x4f0>
		else if (event == EVENT_R) {
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d103      	bne.n	8001a16 <handleEvent+0x2da>
			currentState = STATE_R1;
 8001a0e:	4b7d      	ldr	r3, [pc, #500]	@ (8001c04 <handleEvent+0x4c8>)
 8001a10:	2204      	movs	r2, #4
 8001a12:	701a      	strb	r2, [r3, #0]
		break;
 8001a14:	e10a      	b.n	8001c2c <handleEvent+0x4f0>
		else if (event == EVENT_D) {
 8001a16:	79fb      	ldrb	r3, [r7, #7]
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d103      	bne.n	8001a24 <handleEvent+0x2e8>
			currentState = STATE_D2;
 8001a1c:	4b79      	ldr	r3, [pc, #484]	@ (8001c04 <handleEvent+0x4c8>)
 8001a1e:	2208      	movs	r2, #8
 8001a20:	701a      	strb	r2, [r3, #0]
		break;
 8001a22:	e103      	b.n	8001c2c <handleEvent+0x4f0>
		else if (event == EVENT_G) {
 8001a24:	79fb      	ldrb	r3, [r7, #7]
 8001a26:	2b03      	cmp	r3, #3
 8001a28:	d103      	bne.n	8001a32 <handleEvent+0x2f6>
			currentState = STATE_NEUTRAL;
 8001a2a:	4b76      	ldr	r3, [pc, #472]	@ (8001c04 <handleEvent+0x4c8>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	701a      	strb	r2, [r3, #0]
		break;
 8001a30:	e0fc      	b.n	8001c2c <handleEvent+0x4f0>
		else if (event == EVENT_END) {
 8001a32:	79fb      	ldrb	r3, [r7, #7]
 8001a34:	2b04      	cmp	r3, #4
 8001a36:	d103      	bne.n	8001a40 <handleEvent+0x304>
			currentState = STATE_END;
 8001a38:	4b72      	ldr	r3, [pc, #456]	@ (8001c04 <handleEvent+0x4c8>)
 8001a3a:	220d      	movs	r2, #13
 8001a3c:	701a      	strb	r2, [r3, #0]
		break;
 8001a3e:	e0f5      	b.n	8001c2c <handleEvent+0x4f0>
		else if (event == EVENT_NEUTRAL){
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	2b05      	cmp	r3, #5
 8001a44:	f040 80f2 	bne.w	8001c2c <handleEvent+0x4f0>
			currentState = currentState;
 8001a48:	4b6e      	ldr	r3, [pc, #440]	@ (8001c04 <handleEvent+0x4c8>)
 8001a4a:	781a      	ldrb	r2, [r3, #0]
 8001a4c:	4b6d      	ldr	r3, [pc, #436]	@ (8001c04 <handleEvent+0x4c8>)
 8001a4e:	701a      	strb	r2, [r3, #0]
		break;
 8001a50:	e0ec      	b.n	8001c2c <handleEvent+0x4f0>

	case STATE_D2:
		if (event == EVENT_AV) {
 8001a52:	79fb      	ldrb	r3, [r7, #7]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d103      	bne.n	8001a60 <handleEvent+0x324>
			currentState = STATE_AV2;
 8001a58:	4b6a      	ldr	r3, [pc, #424]	@ (8001c04 <handleEvent+0x4c8>)
 8001a5a:	2202      	movs	r2, #2
 8001a5c:	701a      	strb	r2, [r3, #0]
			currentState = STATE_END;
		}
		else if (event == EVENT_NEUTRAL){
			currentState = currentState;
		}
		break;
 8001a5e:	e0e7      	b.n	8001c30 <handleEvent+0x4f4>
		else if (event == EVENT_R) {
 8001a60:	79fb      	ldrb	r3, [r7, #7]
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d103      	bne.n	8001a6e <handleEvent+0x332>
			currentState = STATE_R2;
 8001a66:	4b67      	ldr	r3, [pc, #412]	@ (8001c04 <handleEvent+0x4c8>)
 8001a68:	2205      	movs	r2, #5
 8001a6a:	701a      	strb	r2, [r3, #0]
		break;
 8001a6c:	e0e0      	b.n	8001c30 <handleEvent+0x4f4>
		else if (event == EVENT_D) {
 8001a6e:	79fb      	ldrb	r3, [r7, #7]
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d103      	bne.n	8001a7c <handleEvent+0x340>
			currentState = STATE_D3;
 8001a74:	4b63      	ldr	r3, [pc, #396]	@ (8001c04 <handleEvent+0x4c8>)
 8001a76:	2209      	movs	r2, #9
 8001a78:	701a      	strb	r2, [r3, #0]
		break;
 8001a7a:	e0d9      	b.n	8001c30 <handleEvent+0x4f4>
		else if (event == EVENT_G) {
 8001a7c:	79fb      	ldrb	r3, [r7, #7]
 8001a7e:	2b03      	cmp	r3, #3
 8001a80:	d103      	bne.n	8001a8a <handleEvent+0x34e>
			currentState = STATE_D1;
 8001a82:	4b60      	ldr	r3, [pc, #384]	@ (8001c04 <handleEvent+0x4c8>)
 8001a84:	2207      	movs	r2, #7
 8001a86:	701a      	strb	r2, [r3, #0]
		break;
 8001a88:	e0d2      	b.n	8001c30 <handleEvent+0x4f4>
		else if (event == EVENT_END) {
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	2b04      	cmp	r3, #4
 8001a8e:	d103      	bne.n	8001a98 <handleEvent+0x35c>
			currentState = STATE_END;
 8001a90:	4b5c      	ldr	r3, [pc, #368]	@ (8001c04 <handleEvent+0x4c8>)
 8001a92:	220d      	movs	r2, #13
 8001a94:	701a      	strb	r2, [r3, #0]
		break;
 8001a96:	e0cb      	b.n	8001c30 <handleEvent+0x4f4>
		else if (event == EVENT_NEUTRAL){
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	2b05      	cmp	r3, #5
 8001a9c:	f040 80c8 	bne.w	8001c30 <handleEvent+0x4f4>
			currentState = currentState;
 8001aa0:	4b58      	ldr	r3, [pc, #352]	@ (8001c04 <handleEvent+0x4c8>)
 8001aa2:	781a      	ldrb	r2, [r3, #0]
 8001aa4:	4b57      	ldr	r3, [pc, #348]	@ (8001c04 <handleEvent+0x4c8>)
 8001aa6:	701a      	strb	r2, [r3, #0]
		break;
 8001aa8:	e0c2      	b.n	8001c30 <handleEvent+0x4f4>

	case STATE_D3:
		if (event == EVENT_AV) {
 8001aaa:	79fb      	ldrb	r3, [r7, #7]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d103      	bne.n	8001ab8 <handleEvent+0x37c>
			currentState = STATE_AV3;
 8001ab0:	4b54      	ldr	r3, [pc, #336]	@ (8001c04 <handleEvent+0x4c8>)
 8001ab2:	2203      	movs	r2, #3
 8001ab4:	701a      	strb	r2, [r3, #0]
			currentState = STATE_END;
		}
		else if (event == EVENT_NEUTRAL){
			currentState = currentState;
		}
		break;
 8001ab6:	e0bd      	b.n	8001c34 <handleEvent+0x4f8>
		else if (event == EVENT_R) {
 8001ab8:	79fb      	ldrb	r3, [r7, #7]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d103      	bne.n	8001ac6 <handleEvent+0x38a>
			currentState = STATE_R3;
 8001abe:	4b51      	ldr	r3, [pc, #324]	@ (8001c04 <handleEvent+0x4c8>)
 8001ac0:	2206      	movs	r2, #6
 8001ac2:	701a      	strb	r2, [r3, #0]
		break;
 8001ac4:	e0b6      	b.n	8001c34 <handleEvent+0x4f8>
		else if (event == EVENT_D) {
 8001ac6:	79fb      	ldrb	r3, [r7, #7]
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	d103      	bne.n	8001ad4 <handleEvent+0x398>
			currentState = STATE_D3;
 8001acc:	4b4d      	ldr	r3, [pc, #308]	@ (8001c04 <handleEvent+0x4c8>)
 8001ace:	2209      	movs	r2, #9
 8001ad0:	701a      	strb	r2, [r3, #0]
		break;
 8001ad2:	e0af      	b.n	8001c34 <handleEvent+0x4f8>
		else if (event == EVENT_G) {
 8001ad4:	79fb      	ldrb	r3, [r7, #7]
 8001ad6:	2b03      	cmp	r3, #3
 8001ad8:	d103      	bne.n	8001ae2 <handleEvent+0x3a6>
			currentState = STATE_D2;
 8001ada:	4b4a      	ldr	r3, [pc, #296]	@ (8001c04 <handleEvent+0x4c8>)
 8001adc:	2208      	movs	r2, #8
 8001ade:	701a      	strb	r2, [r3, #0]
		break;
 8001ae0:	e0a8      	b.n	8001c34 <handleEvent+0x4f8>
		else if (event == EVENT_END) {
 8001ae2:	79fb      	ldrb	r3, [r7, #7]
 8001ae4:	2b04      	cmp	r3, #4
 8001ae6:	d103      	bne.n	8001af0 <handleEvent+0x3b4>
			currentState = STATE_END;
 8001ae8:	4b46      	ldr	r3, [pc, #280]	@ (8001c04 <handleEvent+0x4c8>)
 8001aea:	220d      	movs	r2, #13
 8001aec:	701a      	strb	r2, [r3, #0]
		break;
 8001aee:	e0a1      	b.n	8001c34 <handleEvent+0x4f8>
		else if (event == EVENT_NEUTRAL){
 8001af0:	79fb      	ldrb	r3, [r7, #7]
 8001af2:	2b05      	cmp	r3, #5
 8001af4:	f040 809e 	bne.w	8001c34 <handleEvent+0x4f8>
			currentState = currentState;
 8001af8:	4b42      	ldr	r3, [pc, #264]	@ (8001c04 <handleEvent+0x4c8>)
 8001afa:	781a      	ldrb	r2, [r3, #0]
 8001afc:	4b41      	ldr	r3, [pc, #260]	@ (8001c04 <handleEvent+0x4c8>)
 8001afe:	701a      	strb	r2, [r3, #0]
		break;
 8001b00:	e098      	b.n	8001c34 <handleEvent+0x4f8>

	case STATE_G1:
		if (event == EVENT_AV) {
 8001b02:	79fb      	ldrb	r3, [r7, #7]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d103      	bne.n	8001b10 <handleEvent+0x3d4>
			currentState = STATE_AV1;
 8001b08:	4b3e      	ldr	r3, [pc, #248]	@ (8001c04 <handleEvent+0x4c8>)
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	701a      	strb	r2, [r3, #0]
			currentState = STATE_END;
		}
		else if (event == EVENT_NEUTRAL){
			currentState = currentState;
		}
		break;
 8001b0e:	e093      	b.n	8001c38 <handleEvent+0x4fc>
		else if (event == EVENT_R) {
 8001b10:	79fb      	ldrb	r3, [r7, #7]
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d103      	bne.n	8001b1e <handleEvent+0x3e2>
			currentState = STATE_R1;
 8001b16:	4b3b      	ldr	r3, [pc, #236]	@ (8001c04 <handleEvent+0x4c8>)
 8001b18:	2204      	movs	r2, #4
 8001b1a:	701a      	strb	r2, [r3, #0]
		break;
 8001b1c:	e08c      	b.n	8001c38 <handleEvent+0x4fc>
		else if (event == EVENT_D) {
 8001b1e:	79fb      	ldrb	r3, [r7, #7]
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d103      	bne.n	8001b2c <handleEvent+0x3f0>
			currentState = STATE_NEUTRAL;
 8001b24:	4b37      	ldr	r3, [pc, #220]	@ (8001c04 <handleEvent+0x4c8>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	701a      	strb	r2, [r3, #0]
		break;
 8001b2a:	e085      	b.n	8001c38 <handleEvent+0x4fc>
		else if (event == EVENT_G) {
 8001b2c:	79fb      	ldrb	r3, [r7, #7]
 8001b2e:	2b03      	cmp	r3, #3
 8001b30:	d103      	bne.n	8001b3a <handleEvent+0x3fe>
			currentState = STATE_G2;
 8001b32:	4b34      	ldr	r3, [pc, #208]	@ (8001c04 <handleEvent+0x4c8>)
 8001b34:	220b      	movs	r2, #11
 8001b36:	701a      	strb	r2, [r3, #0]
		break;
 8001b38:	e07e      	b.n	8001c38 <handleEvent+0x4fc>
		else if (event == EVENT_END) {
 8001b3a:	79fb      	ldrb	r3, [r7, #7]
 8001b3c:	2b04      	cmp	r3, #4
 8001b3e:	d103      	bne.n	8001b48 <handleEvent+0x40c>
			currentState = STATE_END;
 8001b40:	4b30      	ldr	r3, [pc, #192]	@ (8001c04 <handleEvent+0x4c8>)
 8001b42:	220d      	movs	r2, #13
 8001b44:	701a      	strb	r2, [r3, #0]
		break;
 8001b46:	e077      	b.n	8001c38 <handleEvent+0x4fc>
		else if (event == EVENT_NEUTRAL){
 8001b48:	79fb      	ldrb	r3, [r7, #7]
 8001b4a:	2b05      	cmp	r3, #5
 8001b4c:	d174      	bne.n	8001c38 <handleEvent+0x4fc>
			currentState = currentState;
 8001b4e:	4b2d      	ldr	r3, [pc, #180]	@ (8001c04 <handleEvent+0x4c8>)
 8001b50:	781a      	ldrb	r2, [r3, #0]
 8001b52:	4b2c      	ldr	r3, [pc, #176]	@ (8001c04 <handleEvent+0x4c8>)
 8001b54:	701a      	strb	r2, [r3, #0]
		break;
 8001b56:	e06f      	b.n	8001c38 <handleEvent+0x4fc>

	case STATE_G2:
		if (event == EVENT_AV) {
 8001b58:	79fb      	ldrb	r3, [r7, #7]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d103      	bne.n	8001b66 <handleEvent+0x42a>
			currentState = STATE_AV2;
 8001b5e:	4b29      	ldr	r3, [pc, #164]	@ (8001c04 <handleEvent+0x4c8>)
 8001b60:	2202      	movs	r2, #2
 8001b62:	701a      	strb	r2, [r3, #0]
			currentState = STATE_END;
		}
		else if (event == EVENT_NEUTRAL){
			currentState = currentState;
		}
		break;
 8001b64:	e06a      	b.n	8001c3c <handleEvent+0x500>
		else if (event == EVENT_R) {
 8001b66:	79fb      	ldrb	r3, [r7, #7]
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d103      	bne.n	8001b74 <handleEvent+0x438>
			currentState = STATE_R2;
 8001b6c:	4b25      	ldr	r3, [pc, #148]	@ (8001c04 <handleEvent+0x4c8>)
 8001b6e:	2205      	movs	r2, #5
 8001b70:	701a      	strb	r2, [r3, #0]
		break;
 8001b72:	e063      	b.n	8001c3c <handleEvent+0x500>
		else if (event == EVENT_D) {
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d103      	bne.n	8001b82 <handleEvent+0x446>
			currentState = STATE_G1;
 8001b7a:	4b22      	ldr	r3, [pc, #136]	@ (8001c04 <handleEvent+0x4c8>)
 8001b7c:	220a      	movs	r2, #10
 8001b7e:	701a      	strb	r2, [r3, #0]
		break;
 8001b80:	e05c      	b.n	8001c3c <handleEvent+0x500>
		else if (event == EVENT_G) {
 8001b82:	79fb      	ldrb	r3, [r7, #7]
 8001b84:	2b03      	cmp	r3, #3
 8001b86:	d103      	bne.n	8001b90 <handleEvent+0x454>
			currentState = STATE_G3;
 8001b88:	4b1e      	ldr	r3, [pc, #120]	@ (8001c04 <handleEvent+0x4c8>)
 8001b8a:	220c      	movs	r2, #12
 8001b8c:	701a      	strb	r2, [r3, #0]
		break;
 8001b8e:	e055      	b.n	8001c3c <handleEvent+0x500>
		else if (event == EVENT_END) {
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	2b04      	cmp	r3, #4
 8001b94:	d103      	bne.n	8001b9e <handleEvent+0x462>
			currentState = STATE_END;
 8001b96:	4b1b      	ldr	r3, [pc, #108]	@ (8001c04 <handleEvent+0x4c8>)
 8001b98:	220d      	movs	r2, #13
 8001b9a:	701a      	strb	r2, [r3, #0]
		break;
 8001b9c:	e04e      	b.n	8001c3c <handleEvent+0x500>
		else if (event == EVENT_NEUTRAL){
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	2b05      	cmp	r3, #5
 8001ba2:	d14b      	bne.n	8001c3c <handleEvent+0x500>
			currentState = currentState;
 8001ba4:	4b17      	ldr	r3, [pc, #92]	@ (8001c04 <handleEvent+0x4c8>)
 8001ba6:	781a      	ldrb	r2, [r3, #0]
 8001ba8:	4b16      	ldr	r3, [pc, #88]	@ (8001c04 <handleEvent+0x4c8>)
 8001baa:	701a      	strb	r2, [r3, #0]
		break;
 8001bac:	e046      	b.n	8001c3c <handleEvent+0x500>

	case STATE_G3:
		if (event == EVENT_AV) {
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d103      	bne.n	8001bbc <handleEvent+0x480>
			currentState = STATE_AV3;
 8001bb4:	4b13      	ldr	r3, [pc, #76]	@ (8001c04 <handleEvent+0x4c8>)
 8001bb6:	2203      	movs	r2, #3
 8001bb8:	701a      	strb	r2, [r3, #0]
			currentState = STATE_END;
		}
		else if (event == EVENT_NEUTRAL){
			currentState = currentState;
		}
		break;
 8001bba:	e041      	b.n	8001c40 <handleEvent+0x504>
		else if (event == EVENT_R) {
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d103      	bne.n	8001bca <handleEvent+0x48e>
			currentState = STATE_R3;
 8001bc2:	4b10      	ldr	r3, [pc, #64]	@ (8001c04 <handleEvent+0x4c8>)
 8001bc4:	2206      	movs	r2, #6
 8001bc6:	701a      	strb	r2, [r3, #0]
		break;
 8001bc8:	e03a      	b.n	8001c40 <handleEvent+0x504>
		else if (event == EVENT_D) {
 8001bca:	79fb      	ldrb	r3, [r7, #7]
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d103      	bne.n	8001bd8 <handleEvent+0x49c>
			currentState = STATE_G2;
 8001bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c04 <handleEvent+0x4c8>)
 8001bd2:	220b      	movs	r2, #11
 8001bd4:	701a      	strb	r2, [r3, #0]
		break;
 8001bd6:	e033      	b.n	8001c40 <handleEvent+0x504>
		else if (event == EVENT_G) {
 8001bd8:	79fb      	ldrb	r3, [r7, #7]
 8001bda:	2b03      	cmp	r3, #3
 8001bdc:	d103      	bne.n	8001be6 <handleEvent+0x4aa>
			currentState = STATE_G3;
 8001bde:	4b09      	ldr	r3, [pc, #36]	@ (8001c04 <handleEvent+0x4c8>)
 8001be0:	220c      	movs	r2, #12
 8001be2:	701a      	strb	r2, [r3, #0]
		break;
 8001be4:	e02c      	b.n	8001c40 <handleEvent+0x504>
		else if (event == EVENT_END) {
 8001be6:	79fb      	ldrb	r3, [r7, #7]
 8001be8:	2b04      	cmp	r3, #4
 8001bea:	d103      	bne.n	8001bf4 <handleEvent+0x4b8>
			currentState = STATE_END;
 8001bec:	4b05      	ldr	r3, [pc, #20]	@ (8001c04 <handleEvent+0x4c8>)
 8001bee:	220d      	movs	r2, #13
 8001bf0:	701a      	strb	r2, [r3, #0]
		break;
 8001bf2:	e025      	b.n	8001c40 <handleEvent+0x504>
		else if (event == EVENT_NEUTRAL){
 8001bf4:	79fb      	ldrb	r3, [r7, #7]
 8001bf6:	2b05      	cmp	r3, #5
 8001bf8:	d122      	bne.n	8001c40 <handleEvent+0x504>
			currentState = currentState;
 8001bfa:	4b02      	ldr	r3, [pc, #8]	@ (8001c04 <handleEvent+0x4c8>)
 8001bfc:	781a      	ldrb	r2, [r3, #0]
 8001bfe:	4b01      	ldr	r3, [pc, #4]	@ (8001c04 <handleEvent+0x4c8>)
 8001c00:	701a      	strb	r2, [r3, #0]
		break;
 8001c02:	e01d      	b.n	8001c40 <handleEvent+0x504>
 8001c04:	200003d8 	.word	0x200003d8

	default:
		currentState = STATE_NEUTRAL;
 8001c08:	4b11      	ldr	r3, [pc, #68]	@ (8001c50 <handleEvent+0x514>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	701a      	strb	r2, [r3, #0]
		break;
 8001c0e:	e018      	b.n	8001c42 <handleEvent+0x506>
		break;
 8001c10:	bf00      	nop
 8001c12:	e016      	b.n	8001c42 <handleEvent+0x506>
		break;
 8001c14:	bf00      	nop
 8001c16:	e014      	b.n	8001c42 <handleEvent+0x506>
		break;
 8001c18:	bf00      	nop
 8001c1a:	e012      	b.n	8001c42 <handleEvent+0x506>
		break;
 8001c1c:	bf00      	nop
 8001c1e:	e010      	b.n	8001c42 <handleEvent+0x506>
		break;
 8001c20:	bf00      	nop
 8001c22:	e00e      	b.n	8001c42 <handleEvent+0x506>
		break;
 8001c24:	bf00      	nop
 8001c26:	e00c      	b.n	8001c42 <handleEvent+0x506>
		break;
 8001c28:	bf00      	nop
 8001c2a:	e00a      	b.n	8001c42 <handleEvent+0x506>
		break;
 8001c2c:	bf00      	nop
 8001c2e:	e008      	b.n	8001c42 <handleEvent+0x506>
		break;
 8001c30:	bf00      	nop
 8001c32:	e006      	b.n	8001c42 <handleEvent+0x506>
		break;
 8001c34:	bf00      	nop
 8001c36:	e004      	b.n	8001c42 <handleEvent+0x506>
		break;
 8001c38:	bf00      	nop
 8001c3a:	e002      	b.n	8001c42 <handleEvent+0x506>
		break;
 8001c3c:	bf00      	nop
 8001c3e:	e000      	b.n	8001c42 <handleEvent+0x506>
		break;
 8001c40:	bf00      	nop
	}
}
 8001c42:	bf00      	nop
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	200003d8 	.word	0x200003d8

08001c54 <executeStateActions>:

void executeStateActions(void) {
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
	switch (currentState) {
 8001c58:	4b9c      	ldr	r3, [pc, #624]	@ (8001ecc <executeStateActions+0x278>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	2b0c      	cmp	r3, #12
 8001c5e:	f200 812e 	bhi.w	8001ebe <executeStateActions+0x26a>
 8001c62:	a201      	add	r2, pc, #4	@ (adr r2, 8001c68 <executeStateActions+0x14>)
 8001c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c68:	08001c9d 	.word	0x08001c9d
 8001c6c:	08001caf 	.word	0x08001caf
 8001c70:	08001cdb 	.word	0x08001cdb
 8001c74:	08001d07 	.word	0x08001d07
 8001c78:	08001d33 	.word	0x08001d33
 8001c7c:	08001d5f 	.word	0x08001d5f
 8001c80:	08001d8b 	.word	0x08001d8b
 8001c84:	08001db7 	.word	0x08001db7
 8001c88:	08001de3 	.word	0x08001de3
 8001c8c:	08001e0f 	.word	0x08001e0f
 8001c90:	08001e3b 	.word	0x08001e3b
 8001c94:	08001e67 	.word	0x08001e67
 8001c98:	08001e93 	.word	0x08001e93
	case STATE_NEUTRAL:
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,0);
 8001c9c:	4b8c      	ldr	r3, [pc, #560]	@ (8001ed0 <executeStateActions+0x27c>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,0);
 8001ca4:	4b8a      	ldr	r3, [pc, #552]	@ (8001ed0 <executeStateActions+0x27c>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2200      	movs	r2, #0
 8001caa:	641a      	str	r2, [r3, #64]	@ 0x40
		break;
 8001cac:	e10b      	b.n	8001ec6 <executeStateActions+0x272>

	case STATE_AV1:


		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,13333);
 8001cae:	4b88      	ldr	r3, [pc, #544]	@ (8001ed0 <executeStateActions+0x27c>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f243 4215 	movw	r2, #13333	@ 0x3415
 8001cb6:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,13333);
 8001cb8:	4b85      	ldr	r3, [pc, #532]	@ (8001ed0 <executeStateActions+0x27c>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f243 4215 	movw	r2, #13333	@ 0x3415
 8001cc0:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_GPIO_WritePin(DIR2_GPIO_Port,DIR2_Pin,GPIO_PIN_SET);
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	2104      	movs	r1, #4
 8001cc6:	4883      	ldr	r0, [pc, #524]	@ (8001ed4 <executeStateActions+0x280>)
 8001cc8:	f002 fca6 	bl	8004618 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR1_GPIO_Port,DIR1_Pin,GPIO_PIN_SET);
 8001ccc:	2201      	movs	r2, #1
 8001cce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001cd2:	4881      	ldr	r0, [pc, #516]	@ (8001ed8 <executeStateActions+0x284>)
 8001cd4:	f002 fca0 	bl	8004618 <HAL_GPIO_WritePin>
		break;
 8001cd8:	e0f5      	b.n	8001ec6 <executeStateActions+0x272>

	case STATE_AV2:


		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,26666);
 8001cda:	4b7d      	ldr	r3, [pc, #500]	@ (8001ed0 <executeStateActions+0x27c>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f646 022a 	movw	r2, #26666	@ 0x682a
 8001ce2:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,26666);
 8001ce4:	4b7a      	ldr	r3, [pc, #488]	@ (8001ed0 <executeStateActions+0x27c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f646 022a 	movw	r2, #26666	@ 0x682a
 8001cec:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_GPIO_WritePin(DIR2_GPIO_Port,DIR2_Pin,GPIO_PIN_SET);
 8001cee:	2201      	movs	r2, #1
 8001cf0:	2104      	movs	r1, #4
 8001cf2:	4878      	ldr	r0, [pc, #480]	@ (8001ed4 <executeStateActions+0x280>)
 8001cf4:	f002 fc90 	bl	8004618 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR1_GPIO_Port,DIR1_Pin,GPIO_PIN_SET);
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001cfe:	4876      	ldr	r0, [pc, #472]	@ (8001ed8 <executeStateActions+0x284>)
 8001d00:	f002 fc8a 	bl	8004618 <HAL_GPIO_WritePin>
		break;
 8001d04:	e0df      	b.n	8001ec6 <executeStateActions+0x272>

	case STATE_AV3:


		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,39997);
 8001d06:	4b72      	ldr	r3, [pc, #456]	@ (8001ed0 <executeStateActions+0x27c>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f649 423d 	movw	r2, #39997	@ 0x9c3d
 8001d0e:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,39997);
 8001d10:	4b6f      	ldr	r3, [pc, #444]	@ (8001ed0 <executeStateActions+0x27c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f649 423d 	movw	r2, #39997	@ 0x9c3d
 8001d18:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_GPIO_WritePin(DIR2_GPIO_Port,DIR2_Pin,GPIO_PIN_SET);
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	2104      	movs	r1, #4
 8001d1e:	486d      	ldr	r0, [pc, #436]	@ (8001ed4 <executeStateActions+0x280>)
 8001d20:	f002 fc7a 	bl	8004618 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR1_GPIO_Port,DIR1_Pin,GPIO_PIN_SET);
 8001d24:	2201      	movs	r2, #1
 8001d26:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d2a:	486b      	ldr	r0, [pc, #428]	@ (8001ed8 <executeStateActions+0x284>)
 8001d2c:	f002 fc74 	bl	8004618 <HAL_GPIO_WritePin>
		break;
 8001d30:	e0c9      	b.n	8001ec6 <executeStateActions+0x272>

	case STATE_R1:


		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,13333);
 8001d32:	4b67      	ldr	r3, [pc, #412]	@ (8001ed0 <executeStateActions+0x27c>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f243 4215 	movw	r2, #13333	@ 0x3415
 8001d3a:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,13333);
 8001d3c:	4b64      	ldr	r3, [pc, #400]	@ (8001ed0 <executeStateActions+0x27c>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f243 4215 	movw	r2, #13333	@ 0x3415
 8001d44:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_GPIO_WritePin(DIR2_GPIO_Port,DIR2_Pin,GPIO_PIN_RESET);
 8001d46:	2200      	movs	r2, #0
 8001d48:	2104      	movs	r1, #4
 8001d4a:	4862      	ldr	r0, [pc, #392]	@ (8001ed4 <executeStateActions+0x280>)
 8001d4c:	f002 fc64 	bl	8004618 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR1_GPIO_Port,DIR1_Pin,GPIO_PIN_RESET);
 8001d50:	2200      	movs	r2, #0
 8001d52:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d56:	4860      	ldr	r0, [pc, #384]	@ (8001ed8 <executeStateActions+0x284>)
 8001d58:	f002 fc5e 	bl	8004618 <HAL_GPIO_WritePin>
		break;
 8001d5c:	e0b3      	b.n	8001ec6 <executeStateActions+0x272>

	case STATE_R2:


		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,26666);
 8001d5e:	4b5c      	ldr	r3, [pc, #368]	@ (8001ed0 <executeStateActions+0x27c>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f646 022a 	movw	r2, #26666	@ 0x682a
 8001d66:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,26666);
 8001d68:	4b59      	ldr	r3, [pc, #356]	@ (8001ed0 <executeStateActions+0x27c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f646 022a 	movw	r2, #26666	@ 0x682a
 8001d70:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_GPIO_WritePin(DIR2_GPIO_Port,DIR2_Pin,GPIO_PIN_RESET);
 8001d72:	2200      	movs	r2, #0
 8001d74:	2104      	movs	r1, #4
 8001d76:	4857      	ldr	r0, [pc, #348]	@ (8001ed4 <executeStateActions+0x280>)
 8001d78:	f002 fc4e 	bl	8004618 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR1_GPIO_Port,DIR1_Pin,GPIO_PIN_RESET);
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d82:	4855      	ldr	r0, [pc, #340]	@ (8001ed8 <executeStateActions+0x284>)
 8001d84:	f002 fc48 	bl	8004618 <HAL_GPIO_WritePin>
		break;
 8001d88:	e09d      	b.n	8001ec6 <executeStateActions+0x272>

	case STATE_R3:


		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,39997);
 8001d8a:	4b51      	ldr	r3, [pc, #324]	@ (8001ed0 <executeStateActions+0x27c>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f649 423d 	movw	r2, #39997	@ 0x9c3d
 8001d92:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,39997);
 8001d94:	4b4e      	ldr	r3, [pc, #312]	@ (8001ed0 <executeStateActions+0x27c>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f649 423d 	movw	r2, #39997	@ 0x9c3d
 8001d9c:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_GPIO_WritePin(DIR2_GPIO_Port,DIR2_Pin,GPIO_PIN_RESET);
 8001d9e:	2200      	movs	r2, #0
 8001da0:	2104      	movs	r1, #4
 8001da2:	484c      	ldr	r0, [pc, #304]	@ (8001ed4 <executeStateActions+0x280>)
 8001da4:	f002 fc38 	bl	8004618 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR1_GPIO_Port,DIR1_Pin,GPIO_PIN_RESET);
 8001da8:	2200      	movs	r2, #0
 8001daa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001dae:	484a      	ldr	r0, [pc, #296]	@ (8001ed8 <executeStateActions+0x284>)
 8001db0:	f002 fc32 	bl	8004618 <HAL_GPIO_WritePin>
		break;
 8001db4:	e087      	b.n	8001ec6 <executeStateActions+0x272>

	case STATE_D1:


		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,13333);
 8001db6:	4b46      	ldr	r3, [pc, #280]	@ (8001ed0 <executeStateActions+0x27c>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f243 4215 	movw	r2, #13333	@ 0x3415
 8001dbe:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,13333);
 8001dc0:	4b43      	ldr	r3, [pc, #268]	@ (8001ed0 <executeStateActions+0x27c>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f243 4215 	movw	r2, #13333	@ 0x3415
 8001dc8:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_GPIO_WritePin(DIR2_GPIO_Port,DIR2_Pin,GPIO_PIN_SET);
 8001dca:	2201      	movs	r2, #1
 8001dcc:	2104      	movs	r1, #4
 8001dce:	4841      	ldr	r0, [pc, #260]	@ (8001ed4 <executeStateActions+0x280>)
 8001dd0:	f002 fc22 	bl	8004618 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR1_GPIO_Port,DIR1_Pin,GPIO_PIN_RESET);
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001dda:	483f      	ldr	r0, [pc, #252]	@ (8001ed8 <executeStateActions+0x284>)
 8001ddc:	f002 fc1c 	bl	8004618 <HAL_GPIO_WritePin>
		break;
 8001de0:	e071      	b.n	8001ec6 <executeStateActions+0x272>

	case STATE_D2:


		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,26666);
 8001de2:	4b3b      	ldr	r3, [pc, #236]	@ (8001ed0 <executeStateActions+0x27c>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f646 022a 	movw	r2, #26666	@ 0x682a
 8001dea:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,26666);
 8001dec:	4b38      	ldr	r3, [pc, #224]	@ (8001ed0 <executeStateActions+0x27c>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f646 022a 	movw	r2, #26666	@ 0x682a
 8001df4:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_GPIO_WritePin(DIR2_GPIO_Port,DIR2_Pin,GPIO_PIN_SET);
 8001df6:	2201      	movs	r2, #1
 8001df8:	2104      	movs	r1, #4
 8001dfa:	4836      	ldr	r0, [pc, #216]	@ (8001ed4 <executeStateActions+0x280>)
 8001dfc:	f002 fc0c 	bl	8004618 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR1_GPIO_Port,DIR1_Pin,GPIO_PIN_RESET);
 8001e00:	2200      	movs	r2, #0
 8001e02:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e06:	4834      	ldr	r0, [pc, #208]	@ (8001ed8 <executeStateActions+0x284>)
 8001e08:	f002 fc06 	bl	8004618 <HAL_GPIO_WritePin>
		break;
 8001e0c:	e05b      	b.n	8001ec6 <executeStateActions+0x272>

	case STATE_D3:


		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,39997);
 8001e0e:	4b30      	ldr	r3, [pc, #192]	@ (8001ed0 <executeStateActions+0x27c>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f649 423d 	movw	r2, #39997	@ 0x9c3d
 8001e16:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,39997);
 8001e18:	4b2d      	ldr	r3, [pc, #180]	@ (8001ed0 <executeStateActions+0x27c>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f649 423d 	movw	r2, #39997	@ 0x9c3d
 8001e20:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_GPIO_WritePin(DIR2_GPIO_Port,DIR2_Pin,GPIO_PIN_SET);
 8001e22:	2201      	movs	r2, #1
 8001e24:	2104      	movs	r1, #4
 8001e26:	482b      	ldr	r0, [pc, #172]	@ (8001ed4 <executeStateActions+0x280>)
 8001e28:	f002 fbf6 	bl	8004618 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR1_GPIO_Port,DIR1_Pin,GPIO_PIN_RESET);
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e32:	4829      	ldr	r0, [pc, #164]	@ (8001ed8 <executeStateActions+0x284>)
 8001e34:	f002 fbf0 	bl	8004618 <HAL_GPIO_WritePin>
		break;
 8001e38:	e045      	b.n	8001ec6 <executeStateActions+0x272>

	case STATE_G1:


		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,13333);
 8001e3a:	4b25      	ldr	r3, [pc, #148]	@ (8001ed0 <executeStateActions+0x27c>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f243 4215 	movw	r2, #13333	@ 0x3415
 8001e42:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,13333);
 8001e44:	4b22      	ldr	r3, [pc, #136]	@ (8001ed0 <executeStateActions+0x27c>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f243 4215 	movw	r2, #13333	@ 0x3415
 8001e4c:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_GPIO_WritePin(DIR2_GPIO_Port,DIR2_Pin,GPIO_PIN_RESET);
 8001e4e:	2200      	movs	r2, #0
 8001e50:	2104      	movs	r1, #4
 8001e52:	4820      	ldr	r0, [pc, #128]	@ (8001ed4 <executeStateActions+0x280>)
 8001e54:	f002 fbe0 	bl	8004618 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR1_GPIO_Port,DIR1_Pin,GPIO_PIN_SET);
 8001e58:	2201      	movs	r2, #1
 8001e5a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e5e:	481e      	ldr	r0, [pc, #120]	@ (8001ed8 <executeStateActions+0x284>)
 8001e60:	f002 fbda 	bl	8004618 <HAL_GPIO_WritePin>
		break;
 8001e64:	e02f      	b.n	8001ec6 <executeStateActions+0x272>

	case STATE_G2:


		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,26666);
 8001e66:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed0 <executeStateActions+0x27c>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f646 022a 	movw	r2, #26666	@ 0x682a
 8001e6e:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,26666);
 8001e70:	4b17      	ldr	r3, [pc, #92]	@ (8001ed0 <executeStateActions+0x27c>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f646 022a 	movw	r2, #26666	@ 0x682a
 8001e78:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_GPIO_WritePin(DIR2_GPIO_Port,DIR2_Pin,GPIO_PIN_RESET);
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	2104      	movs	r1, #4
 8001e7e:	4815      	ldr	r0, [pc, #84]	@ (8001ed4 <executeStateActions+0x280>)
 8001e80:	f002 fbca 	bl	8004618 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR1_GPIO_Port,DIR1_Pin,GPIO_PIN_SET);
 8001e84:	2201      	movs	r2, #1
 8001e86:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e8a:	4813      	ldr	r0, [pc, #76]	@ (8001ed8 <executeStateActions+0x284>)
 8001e8c:	f002 fbc4 	bl	8004618 <HAL_GPIO_WritePin>
		break;
 8001e90:	e019      	b.n	8001ec6 <executeStateActions+0x272>

	case STATE_G3:


		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,39997);
 8001e92:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed0 <executeStateActions+0x27c>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f649 423d 	movw	r2, #39997	@ 0x9c3d
 8001e9a:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,39997);
 8001e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed0 <executeStateActions+0x27c>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f649 423d 	movw	r2, #39997	@ 0x9c3d
 8001ea4:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_GPIO_WritePin(DIR2_GPIO_Port,DIR2_Pin,GPIO_PIN_RESET);
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	2104      	movs	r1, #4
 8001eaa:	480a      	ldr	r0, [pc, #40]	@ (8001ed4 <executeStateActions+0x280>)
 8001eac:	f002 fbb4 	bl	8004618 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR1_GPIO_Port,DIR1_Pin,GPIO_PIN_SET);
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001eb6:	4808      	ldr	r0, [pc, #32]	@ (8001ed8 <executeStateActions+0x284>)
 8001eb8:	f002 fbae 	bl	8004618 <HAL_GPIO_WritePin>
		break;
 8001ebc:	e003      	b.n	8001ec6 <executeStateActions+0x272>

	default:
		currentState = STATE_NEUTRAL;
 8001ebe:	4b03      	ldr	r3, [pc, #12]	@ (8001ecc <executeStateActions+0x278>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	701a      	strb	r2, [r3, #0]
		break;
 8001ec4:	bf00      	nop
	}
}
 8001ec6:	bf00      	nop
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	200003d8 	.word	0x200003d8
 8001ed0:	20000258 	.word	0x20000258
 8001ed4:	48000400 	.word	0x48000400
 8001ed8:	48000800 	.word	0x48000800
 8001edc:	00000000 	.word	0x00000000

08001ee0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == ENC1A_Pin)
 8001eea:	88fb      	ldrh	r3, [r7, #6]
 8001eec:	2b10      	cmp	r3, #16
 8001eee:	d132      	bne.n	8001f56 <HAL_GPIO_EXTI_Callback+0x76>
    {
        current_capture = __HAL_TIM_GET_COUNTER(&htim6);
 8001ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8001f68 <HAL_GPIO_EXTI_Callback+0x88>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ef6:	4a1d      	ldr	r2, [pc, #116]	@ (8001f6c <HAL_GPIO_EXTI_Callback+0x8c>)
 8001ef8:	6013      	str	r3, [r2, #0]
        uint32_t elapsed_time = current_capture - last_capture;
 8001efa:	4b1c      	ldr	r3, [pc, #112]	@ (8001f6c <HAL_GPIO_EXTI_Callback+0x8c>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	4b1c      	ldr	r3, [pc, #112]	@ (8001f70 <HAL_GPIO_EXTI_Callback+0x90>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	60fb      	str	r3, [r7, #12]
        last_capture = current_capture;
 8001f06:	4b19      	ldr	r3, [pc, #100]	@ (8001f6c <HAL_GPIO_EXTI_Callback+0x8c>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a19      	ldr	r2, [pc, #100]	@ (8001f70 <HAL_GPIO_EXTI_Callback+0x90>)
 8001f0c:	6013      	str	r3, [r2, #0]

        if (elapsed_time > 0)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d01b      	beq.n	8001f4c <HAL_GPIO_EXTI_Callback+0x6c>
        {
            speed = (DISTANCE_PER_PULSE / elapsed_time) * 1000;
 8001f14:	68f8      	ldr	r0, [r7, #12]
 8001f16:	f7fe faf5 	bl	8000504 <__aeabi_ui2d>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	a110      	add	r1, pc, #64	@ (adr r1, 8001f60 <HAL_GPIO_EXTI_Callback+0x80>)
 8001f20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001f24:	f7fe fc92 	bl	800084c <__aeabi_ddiv>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	4610      	mov	r0, r2
 8001f2e:	4619      	mov	r1, r3
 8001f30:	f04f 0200 	mov.w	r2, #0
 8001f34:	4b0f      	ldr	r3, [pc, #60]	@ (8001f74 <HAL_GPIO_EXTI_Callback+0x94>)
 8001f36:	f7fe fb5f 	bl	80005f8 <__aeabi_dmul>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	4610      	mov	r0, r2
 8001f40:	4619      	mov	r1, r3
 8001f42:	f7fe fe51 	bl	8000be8 <__aeabi_d2f>
 8001f46:	4603      	mov	r3, r0
 8001f48:	4a0b      	ldr	r2, [pc, #44]	@ (8001f78 <HAL_GPIO_EXTI_Callback+0x98>)
 8001f4a:	6013      	str	r3, [r2, #0]
        }

        pulse_count++;
 8001f4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f7c <HAL_GPIO_EXTI_Callback+0x9c>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	3301      	adds	r3, #1
 8001f52:	4a0a      	ldr	r2, [pc, #40]	@ (8001f7c <HAL_GPIO_EXTI_Callback+0x9c>)
 8001f54:	6013      	str	r3, [r2, #0]
    }
}
 8001f56:	bf00      	nop
 8001f58:	3710      	adds	r7, #16
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	47ae147b 	.word	0x47ae147b
 8001f64:	3f847ae1 	.word	0x3f847ae1
 8001f68:	200002f0 	.word	0x200002f0
 8001f6c:	200003d0 	.word	0x200003d0
 8001f70:	200003cc 	.word	0x200003cc
 8001f74:	408f4000 	.word	0x408f4000
 8001f78:	200003d4 	.word	0x200003d4
 8001f7c:	200003c8 	.word	0x200003c8

08001f80 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f84:	b672      	cpsid	i
}
 8001f86:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001f88:	bf00      	nop
 8001f8a:	e7fd      	b.n	8001f88 <Error_Handler+0x8>

08001f8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f92:	4b0f      	ldr	r3, [pc, #60]	@ (8001fd0 <HAL_MspInit+0x44>)
 8001f94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f96:	4a0e      	ldr	r2, [pc, #56]	@ (8001fd0 <HAL_MspInit+0x44>)
 8001f98:	f043 0301 	orr.w	r3, r3, #1
 8001f9c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001fd0 <HAL_MspInit+0x44>)
 8001fa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	607b      	str	r3, [r7, #4]
 8001fa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001faa:	4b09      	ldr	r3, [pc, #36]	@ (8001fd0 <HAL_MspInit+0x44>)
 8001fac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fae:	4a08      	ldr	r2, [pc, #32]	@ (8001fd0 <HAL_MspInit+0x44>)
 8001fb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fb6:	4b06      	ldr	r3, [pc, #24]	@ (8001fd0 <HAL_MspInit+0x44>)
 8001fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fbe:	603b      	str	r3, [r7, #0]
 8001fc0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fc2:	bf00      	nop
 8001fc4:	370c      	adds	r7, #12
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	40021000 	.word	0x40021000

08001fd4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b0ac      	sub	sp, #176	@ 0xb0
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fdc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	601a      	str	r2, [r3, #0]
 8001fe4:	605a      	str	r2, [r3, #4]
 8001fe6:	609a      	str	r2, [r3, #8]
 8001fe8:	60da      	str	r2, [r3, #12]
 8001fea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fec:	f107 0314 	add.w	r3, r7, #20
 8001ff0:	2288      	movs	r2, #136	@ 0x88
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f007 fd5e 	bl	8009ab6 <memset>
  if(hadc->Instance==ADC1)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a2b      	ldr	r2, [pc, #172]	@ (80020ac <HAL_ADC_MspInit+0xd8>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d14e      	bne.n	80020a2 <HAL_ADC_MspInit+0xce>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002004:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002008:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800200a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800200e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8002012:	2302      	movs	r3, #2
 8002014:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002016:	2301      	movs	r3, #1
 8002018:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800201a:	2308      	movs	r3, #8
 800201c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800201e:	2307      	movs	r3, #7
 8002020:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002022:	2302      	movs	r3, #2
 8002024:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002026:	2302      	movs	r3, #2
 8002028:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800202a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800202e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002030:	f107 0314 	add.w	r3, r7, #20
 8002034:	4618      	mov	r0, r3
 8002036:	f003 f983 	bl	8005340 <HAL_RCCEx_PeriphCLKConfig>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8002040:	f7ff ff9e 	bl	8001f80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002044:	4b1a      	ldr	r3, [pc, #104]	@ (80020b0 <HAL_ADC_MspInit+0xdc>)
 8002046:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002048:	4a19      	ldr	r2, [pc, #100]	@ (80020b0 <HAL_ADC_MspInit+0xdc>)
 800204a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800204e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002050:	4b17      	ldr	r3, [pc, #92]	@ (80020b0 <HAL_ADC_MspInit+0xdc>)
 8002052:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002054:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002058:	613b      	str	r3, [r7, #16]
 800205a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800205c:	4b14      	ldr	r3, [pc, #80]	@ (80020b0 <HAL_ADC_MspInit+0xdc>)
 800205e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002060:	4a13      	ldr	r2, [pc, #76]	@ (80020b0 <HAL_ADC_MspInit+0xdc>)
 8002062:	f043 0304 	orr.w	r3, r3, #4
 8002066:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002068:	4b11      	ldr	r3, [pc, #68]	@ (80020b0 <HAL_ADC_MspInit+0xdc>)
 800206a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800206c:	f003 0304 	and.w	r3, r3, #4
 8002070:	60fb      	str	r3, [r7, #12]
 8002072:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002074:	2320      	movs	r3, #32
 8002076:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800207a:	230b      	movs	r3, #11
 800207c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002080:	2300      	movs	r3, #0
 8002082:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002086:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800208a:	4619      	mov	r1, r3
 800208c:	4809      	ldr	r0, [pc, #36]	@ (80020b4 <HAL_ADC_MspInit+0xe0>)
 800208e:	f002 f919 	bl	80042c4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002092:	2200      	movs	r2, #0
 8002094:	2100      	movs	r1, #0
 8002096:	2012      	movs	r0, #18
 8002098:	f002 f85f 	bl	800415a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800209c:	2012      	movs	r0, #18
 800209e:	f002 f878 	bl	8004192 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80020a2:	bf00      	nop
 80020a4:	37b0      	adds	r7, #176	@ 0xb0
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	50040000 	.word	0x50040000
 80020b0:	40021000 	.word	0x40021000
 80020b4:	48000800 	.word	0x48000800

080020b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b08c      	sub	sp, #48	@ 0x30
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c0:	f107 031c 	add.w	r3, r7, #28
 80020c4:	2200      	movs	r2, #0
 80020c6:	601a      	str	r2, [r3, #0]
 80020c8:	605a      	str	r2, [r3, #4]
 80020ca:	609a      	str	r2, [r3, #8]
 80020cc:	60da      	str	r2, [r3, #12]
 80020ce:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020d8:	d10c      	bne.n	80020f4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020da:	4b2c      	ldr	r3, [pc, #176]	@ (800218c <HAL_TIM_Base_MspInit+0xd4>)
 80020dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020de:	4a2b      	ldr	r2, [pc, #172]	@ (800218c <HAL_TIM_Base_MspInit+0xd4>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80020e6:	4b29      	ldr	r3, [pc, #164]	@ (800218c <HAL_TIM_Base_MspInit+0xd4>)
 80020e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	61bb      	str	r3, [r7, #24]
 80020f0:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80020f2:	e047      	b.n	8002184 <HAL_TIM_Base_MspInit+0xcc>
  else if(htim_base->Instance==TIM3)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a25      	ldr	r2, [pc, #148]	@ (8002190 <HAL_TIM_Base_MspInit+0xd8>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d129      	bne.n	8002152 <HAL_TIM_Base_MspInit+0x9a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020fe:	4b23      	ldr	r3, [pc, #140]	@ (800218c <HAL_TIM_Base_MspInit+0xd4>)
 8002100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002102:	4a22      	ldr	r2, [pc, #136]	@ (800218c <HAL_TIM_Base_MspInit+0xd4>)
 8002104:	f043 0302 	orr.w	r3, r3, #2
 8002108:	6593      	str	r3, [r2, #88]	@ 0x58
 800210a:	4b20      	ldr	r3, [pc, #128]	@ (800218c <HAL_TIM_Base_MspInit+0xd4>)
 800210c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	617b      	str	r3, [r7, #20]
 8002114:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002116:	4b1d      	ldr	r3, [pc, #116]	@ (800218c <HAL_TIM_Base_MspInit+0xd4>)
 8002118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800211a:	4a1c      	ldr	r2, [pc, #112]	@ (800218c <HAL_TIM_Base_MspInit+0xd4>)
 800211c:	f043 0301 	orr.w	r3, r3, #1
 8002120:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002122:	4b1a      	ldr	r3, [pc, #104]	@ (800218c <HAL_TIM_Base_MspInit+0xd4>)
 8002124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002126:	f003 0301 	and.w	r3, r3, #1
 800212a:	613b      	str	r3, [r7, #16]
 800212c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800212e:	23c0      	movs	r3, #192	@ 0xc0
 8002130:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002132:	2302      	movs	r3, #2
 8002134:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002136:	2300      	movs	r3, #0
 8002138:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213a:	2300      	movs	r3, #0
 800213c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800213e:	2302      	movs	r3, #2
 8002140:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002142:	f107 031c 	add.w	r3, r7, #28
 8002146:	4619      	mov	r1, r3
 8002148:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800214c:	f002 f8ba 	bl	80042c4 <HAL_GPIO_Init>
}
 8002150:	e018      	b.n	8002184 <HAL_TIM_Base_MspInit+0xcc>
  else if(htim_base->Instance==TIM6)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a0f      	ldr	r2, [pc, #60]	@ (8002194 <HAL_TIM_Base_MspInit+0xdc>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d113      	bne.n	8002184 <HAL_TIM_Base_MspInit+0xcc>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800215c:	4b0b      	ldr	r3, [pc, #44]	@ (800218c <HAL_TIM_Base_MspInit+0xd4>)
 800215e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002160:	4a0a      	ldr	r2, [pc, #40]	@ (800218c <HAL_TIM_Base_MspInit+0xd4>)
 8002162:	f043 0310 	orr.w	r3, r3, #16
 8002166:	6593      	str	r3, [r2, #88]	@ 0x58
 8002168:	4b08      	ldr	r3, [pc, #32]	@ (800218c <HAL_TIM_Base_MspInit+0xd4>)
 800216a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800216c:	f003 0310 	and.w	r3, r3, #16
 8002170:	60fb      	str	r3, [r7, #12]
 8002172:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002174:	2200      	movs	r2, #0
 8002176:	2100      	movs	r1, #0
 8002178:	2036      	movs	r0, #54	@ 0x36
 800217a:	f001 ffee 	bl	800415a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800217e:	2036      	movs	r0, #54	@ 0x36
 8002180:	f002 f807 	bl	8004192 <HAL_NVIC_EnableIRQ>
}
 8002184:	bf00      	nop
 8002186:	3730      	adds	r7, #48	@ 0x30
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	40021000 	.word	0x40021000
 8002190:	40000400 	.word	0x40000400
 8002194:	40001000 	.word	0x40001000

08002198 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b08a      	sub	sp, #40	@ 0x28
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a0:	f107 0314 	add.w	r3, r7, #20
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	605a      	str	r2, [r3, #4]
 80021aa:	609a      	str	r2, [r3, #8]
 80021ac:	60da      	str	r2, [r3, #12]
 80021ae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021b8:	d13a      	bne.n	8002230 <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ba:	4b1f      	ldr	r3, [pc, #124]	@ (8002238 <HAL_TIM_MspPostInit+0xa0>)
 80021bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021be:	4a1e      	ldr	r2, [pc, #120]	@ (8002238 <HAL_TIM_MspPostInit+0xa0>)
 80021c0:	f043 0302 	orr.w	r3, r3, #2
 80021c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002238 <HAL_TIM_MspPostInit+0xa0>)
 80021c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	613b      	str	r3, [r7, #16]
 80021d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d2:	4b19      	ldr	r3, [pc, #100]	@ (8002238 <HAL_TIM_MspPostInit+0xa0>)
 80021d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021d6:	4a18      	ldr	r2, [pc, #96]	@ (8002238 <HAL_TIM_MspPostInit+0xa0>)
 80021d8:	f043 0301 	orr.w	r3, r3, #1
 80021dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021de:	4b16      	ldr	r3, [pc, #88]	@ (8002238 <HAL_TIM_MspPostInit+0xa0>)
 80021e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021e2:	f003 0301 	and.w	r3, r3, #1
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = MOT1_Pin;
 80021ea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80021ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f0:	2302      	movs	r3, #2
 80021f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f4:	2300      	movs	r3, #0
 80021f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f8:	2300      	movs	r3, #0
 80021fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021fc:	2301      	movs	r3, #1
 80021fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MOT1_GPIO_Port, &GPIO_InitStruct);
 8002200:	f107 0314 	add.w	r3, r7, #20
 8002204:	4619      	mov	r1, r3
 8002206:	480d      	ldr	r0, [pc, #52]	@ (800223c <HAL_TIM_MspPostInit+0xa4>)
 8002208:	f002 f85c 	bl	80042c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOT2_Pin;
 800220c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002210:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002212:	2302      	movs	r3, #2
 8002214:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002216:	2300      	movs	r3, #0
 8002218:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800221a:	2300      	movs	r3, #0
 800221c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800221e:	2301      	movs	r3, #1
 8002220:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MOT2_GPIO_Port, &GPIO_InitStruct);
 8002222:	f107 0314 	add.w	r3, r7, #20
 8002226:	4619      	mov	r1, r3
 8002228:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800222c:	f002 f84a 	bl	80042c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002230:	bf00      	nop
 8002232:	3728      	adds	r7, #40	@ 0x28
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	40021000 	.word	0x40021000
 800223c:	48000400 	.word	0x48000400

08002240 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b0ac      	sub	sp, #176	@ 0xb0
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002248:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	605a      	str	r2, [r3, #4]
 8002252:	609a      	str	r2, [r3, #8]
 8002254:	60da      	str	r2, [r3, #12]
 8002256:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002258:	f107 0314 	add.w	r3, r7, #20
 800225c:	2288      	movs	r2, #136	@ 0x88
 800225e:	2100      	movs	r1, #0
 8002260:	4618      	mov	r0, r3
 8002262:	f007 fc28 	bl	8009ab6 <memset>
  if(huart->Instance==USART3)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a36      	ldr	r2, [pc, #216]	@ (8002344 <HAL_UART_MspInit+0x104>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d165      	bne.n	800233c <HAL_UART_MspInit+0xfc>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002270:	2304      	movs	r3, #4
 8002272:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002274:	2300      	movs	r3, #0
 8002276:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002278:	f107 0314 	add.w	r3, r7, #20
 800227c:	4618      	mov	r0, r3
 800227e:	f003 f85f 	bl	8005340 <HAL_RCCEx_PeriphCLKConfig>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002288:	f7ff fe7a 	bl	8001f80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800228c:	4b2e      	ldr	r3, [pc, #184]	@ (8002348 <HAL_UART_MspInit+0x108>)
 800228e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002290:	4a2d      	ldr	r2, [pc, #180]	@ (8002348 <HAL_UART_MspInit+0x108>)
 8002292:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002296:	6593      	str	r3, [r2, #88]	@ 0x58
 8002298:	4b2b      	ldr	r3, [pc, #172]	@ (8002348 <HAL_UART_MspInit+0x108>)
 800229a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800229c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022a0:	613b      	str	r3, [r7, #16]
 80022a2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022a4:	4b28      	ldr	r3, [pc, #160]	@ (8002348 <HAL_UART_MspInit+0x108>)
 80022a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022a8:	4a27      	ldr	r2, [pc, #156]	@ (8002348 <HAL_UART_MspInit+0x108>)
 80022aa:	f043 0302 	orr.w	r3, r3, #2
 80022ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022b0:	4b25      	ldr	r3, [pc, #148]	@ (8002348 <HAL_UART_MspInit+0x108>)
 80022b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022bc:	4b22      	ldr	r3, [pc, #136]	@ (8002348 <HAL_UART_MspInit+0x108>)
 80022be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c0:	4a21      	ldr	r2, [pc, #132]	@ (8002348 <HAL_UART_MspInit+0x108>)
 80022c2:	f043 0304 	orr.w	r3, r3, #4
 80022c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002348 <HAL_UART_MspInit+0x108>)
 80022ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022cc:	f003 0304 	and.w	r3, r3, #4
 80022d0:	60bb      	str	r3, [r7, #8]
 80022d2:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB12     ------> USART3_CK
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80022d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022dc:	2302      	movs	r3, #2
 80022de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e2:	2300      	movs	r3, #0
 80022e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022e8:	2303      	movs	r3, #3
 80022ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80022ee:	2307      	movs	r3, #7
 80022f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022f4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80022f8:	4619      	mov	r1, r3
 80022fa:	4814      	ldr	r0, [pc, #80]	@ (800234c <HAL_UART_MspInit+0x10c>)
 80022fc:	f001 ffe2 	bl	80042c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002300:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002304:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002308:	2302      	movs	r3, #2
 800230a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230e:	2300      	movs	r3, #0
 8002310:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002314:	2303      	movs	r3, #3
 8002316:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800231a:	2307      	movs	r3, #7
 800231c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002320:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002324:	4619      	mov	r1, r3
 8002326:	480a      	ldr	r0, [pc, #40]	@ (8002350 <HAL_UART_MspInit+0x110>)
 8002328:	f001 ffcc 	bl	80042c4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800232c:	2200      	movs	r2, #0
 800232e:	2100      	movs	r1, #0
 8002330:	2027      	movs	r0, #39	@ 0x27
 8002332:	f001 ff12 	bl	800415a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002336:	2027      	movs	r0, #39	@ 0x27
 8002338:	f001 ff2b 	bl	8004192 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800233c:	bf00      	nop
 800233e:	37b0      	adds	r7, #176	@ 0xb0
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	40004800 	.word	0x40004800
 8002348:	40021000 	.word	0x40021000
 800234c:	48000400 	.word	0x48000400
 8002350:	48000800 	.word	0x48000800

08002354 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002358:	bf00      	nop
 800235a:	e7fd      	b.n	8002358 <NMI_Handler+0x4>

0800235c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002360:	bf00      	nop
 8002362:	e7fd      	b.n	8002360 <HardFault_Handler+0x4>

08002364 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002368:	bf00      	nop
 800236a:	e7fd      	b.n	8002368 <MemManage_Handler+0x4>

0800236c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002370:	bf00      	nop
 8002372:	e7fd      	b.n	8002370 <BusFault_Handler+0x4>

08002374 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002378:	bf00      	nop
 800237a:	e7fd      	b.n	8002378 <UsageFault_Handler+0x4>

0800237c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002380:	bf00      	nop
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr

0800238a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800238a:	b480      	push	{r7}
 800238c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800238e:	bf00      	nop
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800239c:	bf00      	nop
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr

080023a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023aa:	f000 f987 	bl	80026bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
	...

080023b4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80023b8:	4802      	ldr	r0, [pc, #8]	@ (80023c4 <ADC1_2_IRQHandler+0x10>)
 80023ba:	f000 fe45 	bl	8003048 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80023be:	bf00      	nop
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	200001f4 	.word	0x200001f4

080023c8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80023cc:	4802      	ldr	r0, [pc, #8]	@ (80023d8 <USART3_IRQHandler+0x10>)
 80023ce:	f005 f93d 	bl	800764c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80023d2:	bf00      	nop
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	2000033c 	.word	0x2000033c

080023dc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80023e0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80023e4:	f002 f930 	bl	8004648 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80023e8:	bf00      	nop
 80023ea:	bd80      	pop	{r7, pc}

080023ec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80023f0:	4802      	ldr	r0, [pc, #8]	@ (80023fc <TIM6_DAC_IRQHandler+0x10>)
 80023f2:	f003 fef2 	bl	80061da <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80023f6:	bf00      	nop
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	200002f0 	.word	0x200002f0

08002400 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  return 1;
 8002404:	2301      	movs	r3, #1
}
 8002406:	4618      	mov	r0, r3
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <_kill>:

int _kill(int pid, int sig)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800241a:	f007 fb9f 	bl	8009b5c <__errno>
 800241e:	4603      	mov	r3, r0
 8002420:	2216      	movs	r2, #22
 8002422:	601a      	str	r2, [r3, #0]
  return -1;
 8002424:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002428:	4618      	mov	r0, r3
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <_exit>:

void _exit (int status)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002438:	f04f 31ff 	mov.w	r1, #4294967295
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f7ff ffe7 	bl	8002410 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002442:	bf00      	nop
 8002444:	e7fd      	b.n	8002442 <_exit+0x12>

08002446 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b086      	sub	sp, #24
 800244a:	af00      	add	r7, sp, #0
 800244c:	60f8      	str	r0, [r7, #12]
 800244e:	60b9      	str	r1, [r7, #8]
 8002450:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]
 8002456:	e00a      	b.n	800246e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002458:	f3af 8000 	nop.w
 800245c:	4601      	mov	r1, r0
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	1c5a      	adds	r2, r3, #1
 8002462:	60ba      	str	r2, [r7, #8]
 8002464:	b2ca      	uxtb	r2, r1
 8002466:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	3301      	adds	r3, #1
 800246c:	617b      	str	r3, [r7, #20]
 800246e:	697a      	ldr	r2, [r7, #20]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	429a      	cmp	r2, r3
 8002474:	dbf0      	blt.n	8002458 <_read+0x12>
  }

  return len;
 8002476:	687b      	ldr	r3, [r7, #4]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3718      	adds	r7, #24
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b086      	sub	sp, #24
 8002484:	af00      	add	r7, sp, #0
 8002486:	60f8      	str	r0, [r7, #12]
 8002488:	60b9      	str	r1, [r7, #8]
 800248a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800248c:	2300      	movs	r3, #0
 800248e:	617b      	str	r3, [r7, #20]
 8002490:	e009      	b.n	80024a6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	1c5a      	adds	r2, r3, #1
 8002496:	60ba      	str	r2, [r7, #8]
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	4618      	mov	r0, r3
 800249c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	3301      	adds	r3, #1
 80024a4:	617b      	str	r3, [r7, #20]
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	429a      	cmp	r2, r3
 80024ac:	dbf1      	blt.n	8002492 <_write+0x12>
  }
  return len;
 80024ae:	687b      	ldr	r3, [r7, #4]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3718      	adds	r7, #24
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <_close>:

int _close(int file)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024e0:	605a      	str	r2, [r3, #4]
  return 0;
 80024e2:	2300      	movs	r3, #0
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <_isatty>:

int _isatty(int file)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024f8:	2301      	movs	r3, #1
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr

08002506 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002506:	b480      	push	{r7}
 8002508:	b085      	sub	sp, #20
 800250a:	af00      	add	r7, sp, #0
 800250c:	60f8      	str	r0, [r7, #12]
 800250e:	60b9      	str	r1, [r7, #8]
 8002510:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002512:	2300      	movs	r3, #0
}
 8002514:	4618      	mov	r0, r3
 8002516:	3714      	adds	r7, #20
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b086      	sub	sp, #24
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002528:	4a14      	ldr	r2, [pc, #80]	@ (800257c <_sbrk+0x5c>)
 800252a:	4b15      	ldr	r3, [pc, #84]	@ (8002580 <_sbrk+0x60>)
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002534:	4b13      	ldr	r3, [pc, #76]	@ (8002584 <_sbrk+0x64>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d102      	bne.n	8002542 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800253c:	4b11      	ldr	r3, [pc, #68]	@ (8002584 <_sbrk+0x64>)
 800253e:	4a12      	ldr	r2, [pc, #72]	@ (8002588 <_sbrk+0x68>)
 8002540:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002542:	4b10      	ldr	r3, [pc, #64]	@ (8002584 <_sbrk+0x64>)
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4413      	add	r3, r2
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	429a      	cmp	r2, r3
 800254e:	d207      	bcs.n	8002560 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002550:	f007 fb04 	bl	8009b5c <__errno>
 8002554:	4603      	mov	r3, r0
 8002556:	220c      	movs	r2, #12
 8002558:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800255a:	f04f 33ff 	mov.w	r3, #4294967295
 800255e:	e009      	b.n	8002574 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002560:	4b08      	ldr	r3, [pc, #32]	@ (8002584 <_sbrk+0x64>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002566:	4b07      	ldr	r3, [pc, #28]	@ (8002584 <_sbrk+0x64>)
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4413      	add	r3, r2
 800256e:	4a05      	ldr	r2, [pc, #20]	@ (8002584 <_sbrk+0x64>)
 8002570:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002572:	68fb      	ldr	r3, [r7, #12]
}
 8002574:	4618      	mov	r0, r3
 8002576:	3718      	adds	r7, #24
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	20018000 	.word	0x20018000
 8002580:	00000400 	.word	0x00000400
 8002584:	200003dc 	.word	0x200003dc
 8002588:	20000530 	.word	0x20000530

0800258c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002590:	4b06      	ldr	r3, [pc, #24]	@ (80025ac <SystemInit+0x20>)
 8002592:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002596:	4a05      	ldr	r2, [pc, #20]	@ (80025ac <SystemInit+0x20>)
 8002598:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800259c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80025a0:	bf00      	nop
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80025b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025e8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80025b4:	f7ff ffea 	bl	800258c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025b8:	480c      	ldr	r0, [pc, #48]	@ (80025ec <LoopForever+0x6>)
  ldr r1, =_edata
 80025ba:	490d      	ldr	r1, [pc, #52]	@ (80025f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80025bc:	4a0d      	ldr	r2, [pc, #52]	@ (80025f4 <LoopForever+0xe>)
  movs r3, #0
 80025be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025c0:	e002      	b.n	80025c8 <LoopCopyDataInit>

080025c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025c6:	3304      	adds	r3, #4

080025c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025cc:	d3f9      	bcc.n	80025c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ce:	4a0a      	ldr	r2, [pc, #40]	@ (80025f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80025d0:	4c0a      	ldr	r4, [pc, #40]	@ (80025fc <LoopForever+0x16>)
  movs r3, #0
 80025d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025d4:	e001      	b.n	80025da <LoopFillZerobss>

080025d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025d8:	3204      	adds	r2, #4

080025da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025dc:	d3fb      	bcc.n	80025d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025de:	f007 fac3 	bl	8009b68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80025e2:	f7fe fcff 	bl	8000fe4 <main>

080025e6 <LoopForever>:

LoopForever:
    b LoopForever
 80025e6:	e7fe      	b.n	80025e6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80025e8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80025ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025f0:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80025f4:	0800d708 	.word	0x0800d708
  ldr r2, =_sbss
 80025f8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80025fc:	20000530 	.word	0x20000530

08002600 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002600:	e7fe      	b.n	8002600 <ADC3_IRQHandler>
	...

08002604 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800260a:	2300      	movs	r3, #0
 800260c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800260e:	4b0c      	ldr	r3, [pc, #48]	@ (8002640 <HAL_Init+0x3c>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a0b      	ldr	r2, [pc, #44]	@ (8002640 <HAL_Init+0x3c>)
 8002614:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002618:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800261a:	2003      	movs	r0, #3
 800261c:	f001 fd92 	bl	8004144 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002620:	2000      	movs	r0, #0
 8002622:	f000 f80f 	bl	8002644 <HAL_InitTick>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d002      	beq.n	8002632 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	71fb      	strb	r3, [r7, #7]
 8002630:	e001      	b.n	8002636 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002632:	f7ff fcab 	bl	8001f8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002636:	79fb      	ldrb	r3, [r7, #7]
}
 8002638:	4618      	mov	r0, r3
 800263a:	3708      	adds	r7, #8
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	40022000 	.word	0x40022000

08002644 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800264c:	2300      	movs	r3, #0
 800264e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002650:	4b17      	ldr	r3, [pc, #92]	@ (80026b0 <HAL_InitTick+0x6c>)
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d023      	beq.n	80026a0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002658:	4b16      	ldr	r3, [pc, #88]	@ (80026b4 <HAL_InitTick+0x70>)
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	4b14      	ldr	r3, [pc, #80]	@ (80026b0 <HAL_InitTick+0x6c>)
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	4619      	mov	r1, r3
 8002662:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002666:	fbb3 f3f1 	udiv	r3, r3, r1
 800266a:	fbb2 f3f3 	udiv	r3, r2, r3
 800266e:	4618      	mov	r0, r3
 8002670:	f001 fd9d 	bl	80041ae <HAL_SYSTICK_Config>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d10f      	bne.n	800269a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2b0f      	cmp	r3, #15
 800267e:	d809      	bhi.n	8002694 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002680:	2200      	movs	r2, #0
 8002682:	6879      	ldr	r1, [r7, #4]
 8002684:	f04f 30ff 	mov.w	r0, #4294967295
 8002688:	f001 fd67 	bl	800415a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800268c:	4a0a      	ldr	r2, [pc, #40]	@ (80026b8 <HAL_InitTick+0x74>)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6013      	str	r3, [r2, #0]
 8002692:	e007      	b.n	80026a4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	73fb      	strb	r3, [r7, #15]
 8002698:	e004      	b.n	80026a4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	73fb      	strb	r3, [r7, #15]
 800269e:	e001      	b.n	80026a4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80026a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	2000000c 	.word	0x2000000c
 80026b4:	20000004 	.word	0x20000004
 80026b8:	20000008 	.word	0x20000008

080026bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80026c0:	4b06      	ldr	r3, [pc, #24]	@ (80026dc <HAL_IncTick+0x20>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	461a      	mov	r2, r3
 80026c6:	4b06      	ldr	r3, [pc, #24]	@ (80026e0 <HAL_IncTick+0x24>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4413      	add	r3, r2
 80026cc:	4a04      	ldr	r2, [pc, #16]	@ (80026e0 <HAL_IncTick+0x24>)
 80026ce:	6013      	str	r3, [r2, #0]
}
 80026d0:	bf00      	nop
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	2000000c 	.word	0x2000000c
 80026e0:	200003e0 	.word	0x200003e0

080026e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  return uwTick;
 80026e8:	4b03      	ldr	r3, [pc, #12]	@ (80026f8 <HAL_GetTick+0x14>)
 80026ea:	681b      	ldr	r3, [r3, #0]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	200003e0 	.word	0x200003e0

080026fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002704:	f7ff ffee 	bl	80026e4 <HAL_GetTick>
 8002708:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002714:	d005      	beq.n	8002722 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002716:	4b0a      	ldr	r3, [pc, #40]	@ (8002740 <HAL_Delay+0x44>)
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	461a      	mov	r2, r3
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	4413      	add	r3, r2
 8002720:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002722:	bf00      	nop
 8002724:	f7ff ffde 	bl	80026e4 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	68fa      	ldr	r2, [r7, #12]
 8002730:	429a      	cmp	r2, r3
 8002732:	d8f7      	bhi.n	8002724 <HAL_Delay+0x28>
  {
  }
}
 8002734:	bf00      	nop
 8002736:	bf00      	nop
 8002738:	3710      	adds	r7, #16
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	2000000c 	.word	0x2000000c

08002744 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	431a      	orrs	r2, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	609a      	str	r2, [r3, #8]
}
 800275e:	bf00      	nop
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr

0800276a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800276a:	b480      	push	{r7}
 800276c:	b083      	sub	sp, #12
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
 8002772:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	431a      	orrs	r2, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	609a      	str	r2, [r3, #8]
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	370c      	adds	r7, #12
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b087      	sub	sp, #28
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	60b9      	str	r1, [r7, #8]
 80027b6:	607a      	str	r2, [r7, #4]
 80027b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	3360      	adds	r3, #96	@ 0x60
 80027be:	461a      	mov	r2, r3
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	4413      	add	r3, r2
 80027c6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	4b08      	ldr	r3, [pc, #32]	@ (80027f0 <LL_ADC_SetOffset+0x44>)
 80027ce:	4013      	ands	r3, r2
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80027d6:	683a      	ldr	r2, [r7, #0]
 80027d8:	430a      	orrs	r2, r1
 80027da:	4313      	orrs	r3, r2
 80027dc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80027e4:	bf00      	nop
 80027e6:	371c      	adds	r7, #28
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr
 80027f0:	03fff000 	.word	0x03fff000

080027f4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	3360      	adds	r3, #96	@ 0x60
 8002802:	461a      	mov	r2, r3
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	4413      	add	r3, r2
 800280a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002814:	4618      	mov	r0, r3
 8002816:	3714      	adds	r7, #20
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002820:	b480      	push	{r7}
 8002822:	b087      	sub	sp, #28
 8002824:	af00      	add	r7, sp, #0
 8002826:	60f8      	str	r0, [r7, #12]
 8002828:	60b9      	str	r1, [r7, #8]
 800282a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	3360      	adds	r3, #96	@ 0x60
 8002830:	461a      	mov	r2, r3
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	4413      	add	r3, r2
 8002838:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	431a      	orrs	r2, r3
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800284a:	bf00      	nop
 800284c:	371c      	adds	r7, #28
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr

08002856 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002856:	b480      	push	{r7}
 8002858:	b083      	sub	sp, #12
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	68db      	ldr	r3, [r3, #12]
 8002862:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002866:	2b00      	cmp	r3, #0
 8002868:	d101      	bne.n	800286e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800286a:	2301      	movs	r3, #1
 800286c:	e000      	b.n	8002870 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800286e:	2300      	movs	r3, #0
}
 8002870:	4618      	mov	r0, r3
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800287c:	b480      	push	{r7}
 800287e:	b087      	sub	sp, #28
 8002880:	af00      	add	r7, sp, #0
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	3330      	adds	r3, #48	@ 0x30
 800288c:	461a      	mov	r2, r3
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	0a1b      	lsrs	r3, r3, #8
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	f003 030c 	and.w	r3, r3, #12
 8002898:	4413      	add	r3, r2
 800289a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	f003 031f 	and.w	r3, r3, #31
 80028a6:	211f      	movs	r1, #31
 80028a8:	fa01 f303 	lsl.w	r3, r1, r3
 80028ac:	43db      	mvns	r3, r3
 80028ae:	401a      	ands	r2, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	0e9b      	lsrs	r3, r3, #26
 80028b4:	f003 011f 	and.w	r1, r3, #31
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	f003 031f 	and.w	r3, r3, #31
 80028be:	fa01 f303 	lsl.w	r3, r1, r3
 80028c2:	431a      	orrs	r2, r3
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80028c8:	bf00      	nop
 80028ca:	371c      	adds	r7, #28
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028e0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d101      	bne.n	80028ec <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80028e8:	2301      	movs	r3, #1
 80028ea:	e000      	b.n	80028ee <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr

080028fa <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80028fa:	b480      	push	{r7}
 80028fc:	b087      	sub	sp, #28
 80028fe:	af00      	add	r7, sp, #0
 8002900:	60f8      	str	r0, [r7, #12]
 8002902:	60b9      	str	r1, [r7, #8]
 8002904:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	3314      	adds	r3, #20
 800290a:	461a      	mov	r2, r3
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	0e5b      	lsrs	r3, r3, #25
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	f003 0304 	and.w	r3, r3, #4
 8002916:	4413      	add	r3, r2
 8002918:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	0d1b      	lsrs	r3, r3, #20
 8002922:	f003 031f 	and.w	r3, r3, #31
 8002926:	2107      	movs	r1, #7
 8002928:	fa01 f303 	lsl.w	r3, r1, r3
 800292c:	43db      	mvns	r3, r3
 800292e:	401a      	ands	r2, r3
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	0d1b      	lsrs	r3, r3, #20
 8002934:	f003 031f 	and.w	r3, r3, #31
 8002938:	6879      	ldr	r1, [r7, #4]
 800293a:	fa01 f303 	lsl.w	r3, r1, r3
 800293e:	431a      	orrs	r2, r3
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002944:	bf00      	nop
 8002946:	371c      	adds	r7, #28
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002950:	b480      	push	{r7}
 8002952:	b085      	sub	sp, #20
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002968:	43db      	mvns	r3, r3
 800296a:	401a      	ands	r2, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f003 0318 	and.w	r3, r3, #24
 8002972:	4908      	ldr	r1, [pc, #32]	@ (8002994 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002974:	40d9      	lsrs	r1, r3
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	400b      	ands	r3, r1
 800297a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800297e:	431a      	orrs	r2, r3
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002986:	bf00      	nop
 8002988:	3714      	adds	r7, #20
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	0007ffff 	.word	0x0007ffff

08002998 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f003 031f 	and.w	r3, r3, #31
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80029e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	6093      	str	r3, [r2, #8]
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a08:	d101      	bne.n	8002a0e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e000      	b.n	8002a10 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002a0e:	2300      	movs	r3, #0
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002a2c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a30:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002a38:	bf00      	nop
 8002a3a:	370c      	adds	r7, #12
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr

08002a44 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002a58:	d101      	bne.n	8002a5e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e000      	b.n	8002a60 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002a5e:	2300      	movs	r3, #0
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a7c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a80:	f043 0201 	orr.w	r2, r3, #1
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d101      	bne.n	8002aac <LL_ADC_IsEnabled+0x18>
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e000      	b.n	8002aae <LL_ADC_IsEnabled+0x1a>
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr

08002aba <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b083      	sub	sp, #12
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002aca:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ace:	f043 0204 	orr.w	r2, r3, #4
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002ad6:	bf00      	nop
 8002ad8:	370c      	adds	r7, #12
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr

08002ae2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	b083      	sub	sp, #12
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 0304 	and.w	r3, r3, #4
 8002af2:	2b04      	cmp	r3, #4
 8002af4:	d101      	bne.n	8002afa <LL_ADC_REG_IsConversionOngoing+0x18>
 8002af6:	2301      	movs	r3, #1
 8002af8:	e000      	b.n	8002afc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002afa:	2300      	movs	r3, #0
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f003 0308 	and.w	r3, r3, #8
 8002b18:	2b08      	cmp	r3, #8
 8002b1a:	d101      	bne.n	8002b20 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e000      	b.n	8002b22 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
	...

08002b30 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b30:	b590      	push	{r4, r7, lr}
 8002b32:	b089      	sub	sp, #36	@ 0x24
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e130      	b.n	8002dac <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	691b      	ldr	r3, [r3, #16]
 8002b4e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d109      	bne.n	8002b6c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f7ff fa3b 	bl	8001fd4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4618      	mov	r0, r3
 8002b72:	f7ff ff3f 	bl	80029f4 <LL_ADC_IsDeepPowerDownEnabled>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d004      	beq.n	8002b86 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7ff ff25 	bl	80029d0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7ff ff5a 	bl	8002a44 <LL_ADC_IsInternalRegulatorEnabled>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d115      	bne.n	8002bc2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7ff ff3e 	bl	8002a1c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ba0:	4b84      	ldr	r3, [pc, #528]	@ (8002db4 <HAL_ADC_Init+0x284>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	099b      	lsrs	r3, r3, #6
 8002ba6:	4a84      	ldr	r2, [pc, #528]	@ (8002db8 <HAL_ADC_Init+0x288>)
 8002ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bac:	099b      	lsrs	r3, r3, #6
 8002bae:	3301      	adds	r3, #1
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002bb4:	e002      	b.n	8002bbc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	3b01      	subs	r3, #1
 8002bba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1f9      	bne.n	8002bb6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff ff3c 	bl	8002a44 <LL_ADC_IsInternalRegulatorEnabled>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d10d      	bne.n	8002bee <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bd6:	f043 0210 	orr.w	r2, r3, #16
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be2:	f043 0201 	orr.w	r2, r3, #1
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7ff ff75 	bl	8002ae2 <LL_ADC_REG_IsConversionOngoing>
 8002bf8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bfe:	f003 0310 	and.w	r3, r3, #16
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	f040 80c9 	bne.w	8002d9a <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f040 80c5 	bne.w	8002d9a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c14:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002c18:	f043 0202 	orr.w	r2, r3, #2
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff ff35 	bl	8002a94 <LL_ADC_IsEnabled>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d115      	bne.n	8002c5c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c30:	4862      	ldr	r0, [pc, #392]	@ (8002dbc <HAL_ADC_Init+0x28c>)
 8002c32:	f7ff ff2f 	bl	8002a94 <LL_ADC_IsEnabled>
 8002c36:	4604      	mov	r4, r0
 8002c38:	4861      	ldr	r0, [pc, #388]	@ (8002dc0 <HAL_ADC_Init+0x290>)
 8002c3a:	f7ff ff2b 	bl	8002a94 <LL_ADC_IsEnabled>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	431c      	orrs	r4, r3
 8002c42:	4860      	ldr	r0, [pc, #384]	@ (8002dc4 <HAL_ADC_Init+0x294>)
 8002c44:	f7ff ff26 	bl	8002a94 <LL_ADC_IsEnabled>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	4323      	orrs	r3, r4
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d105      	bne.n	8002c5c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	4619      	mov	r1, r3
 8002c56:	485c      	ldr	r0, [pc, #368]	@ (8002dc8 <HAL_ADC_Init+0x298>)
 8002c58:	f7ff fd74 	bl	8002744 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	7e5b      	ldrb	r3, [r3, #25]
 8002c60:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c66:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002c6c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002c72:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c7a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d106      	bne.n	8002c98 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c8e:	3b01      	subs	r3, #1
 8002c90:	045b      	lsls	r3, r3, #17
 8002c92:	69ba      	ldr	r2, [r7, #24]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d009      	beq.n	8002cb4 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cac:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002cae:	69ba      	ldr	r2, [r7, #24]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	68da      	ldr	r2, [r3, #12]
 8002cba:	4b44      	ldr	r3, [pc, #272]	@ (8002dcc <HAL_ADC_Init+0x29c>)
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	6812      	ldr	r2, [r2, #0]
 8002cc2:	69b9      	ldr	r1, [r7, #24]
 8002cc4:	430b      	orrs	r3, r1
 8002cc6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7ff ff1b 	bl	8002b08 <LL_ADC_INJ_IsConversionOngoing>
 8002cd2:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d13d      	bne.n	8002d56 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d13a      	bne.n	8002d56 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002ce4:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002cec:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002cfc:	f023 0302 	bic.w	r3, r3, #2
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	6812      	ldr	r2, [r2, #0]
 8002d04:	69b9      	ldr	r1, [r7, #24]
 8002d06:	430b      	orrs	r3, r1
 8002d08:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d118      	bne.n	8002d46 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	691b      	ldr	r3, [r3, #16]
 8002d1a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002d1e:	f023 0304 	bic.w	r3, r3, #4
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002d2a:	4311      	orrs	r1, r2
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002d30:	4311      	orrs	r1, r2
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002d36:	430a      	orrs	r2, r1
 8002d38:	431a      	orrs	r2, r3
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f042 0201 	orr.w	r2, r2, #1
 8002d42:	611a      	str	r2, [r3, #16]
 8002d44:	e007      	b.n	8002d56 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	691a      	ldr	r2, [r3, #16]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f022 0201 	bic.w	r2, r2, #1
 8002d54:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	691b      	ldr	r3, [r3, #16]
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d10c      	bne.n	8002d78 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d64:	f023 010f 	bic.w	r1, r3, #15
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	69db      	ldr	r3, [r3, #28]
 8002d6c:	1e5a      	subs	r2, r3, #1
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	430a      	orrs	r2, r1
 8002d74:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d76:	e007      	b.n	8002d88 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f022 020f 	bic.w	r2, r2, #15
 8002d86:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d8c:	f023 0303 	bic.w	r3, r3, #3
 8002d90:	f043 0201 	orr.w	r2, r3, #1
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	655a      	str	r2, [r3, #84]	@ 0x54
 8002d98:	e007      	b.n	8002daa <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d9e:	f043 0210 	orr.w	r2, r3, #16
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002daa:	7ffb      	ldrb	r3, [r7, #31]
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	3724      	adds	r7, #36	@ 0x24
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd90      	pop	{r4, r7, pc}
 8002db4:	20000004 	.word	0x20000004
 8002db8:	053e2d63 	.word	0x053e2d63
 8002dbc:	50040000 	.word	0x50040000
 8002dc0:	50040100 	.word	0x50040100
 8002dc4:	50040200 	.word	0x50040200
 8002dc8:	50040300 	.word	0x50040300
 8002dcc:	fff0c007 	.word	0xfff0c007

08002dd0 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b086      	sub	sp, #24
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002dd8:	4891      	ldr	r0, [pc, #580]	@ (8003020 <HAL_ADC_Start_IT+0x250>)
 8002dda:	f7ff fddd 	bl	8002998 <LL_ADC_GetMultimode>
 8002dde:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7ff fe7c 	bl	8002ae2 <LL_ADC_REG_IsConversionOngoing>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	f040 8110 	bne.w	8003012 <HAL_ADC_Start_IT+0x242>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d101      	bne.n	8002e00 <HAL_ADC_Start_IT+0x30>
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	e10b      	b.n	8003018 <HAL_ADC_Start_IT+0x248>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2201      	movs	r2, #1
 8002e04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f000 ff3d 	bl	8003c88 <ADC_Enable>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002e12:	7dfb      	ldrb	r3, [r7, #23]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f040 80f7 	bne.w	8003008 <HAL_ADC_Start_IT+0x238>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e1e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002e22:	f023 0301 	bic.w	r3, r3, #1
 8002e26:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a7c      	ldr	r2, [pc, #496]	@ (8003024 <HAL_ADC_Start_IT+0x254>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d002      	beq.n	8002e3e <HAL_ADC_Start_IT+0x6e>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	e000      	b.n	8002e40 <HAL_ADC_Start_IT+0x70>
 8002e3e:	4b7a      	ldr	r3, [pc, #488]	@ (8003028 <HAL_ADC_Start_IT+0x258>)
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	6812      	ldr	r2, [r2, #0]
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d002      	beq.n	8002e4e <HAL_ADC_Start_IT+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d105      	bne.n	8002e5a <HAL_ADC_Start_IT+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e52:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d006      	beq.n	8002e74 <HAL_ADC_Start_IT+0xa4>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e6a:	f023 0206 	bic.w	r2, r3, #6
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	659a      	str	r2, [r3, #88]	@ 0x58
 8002e72:	e002      	b.n	8002e7a <HAL_ADC_Start_IT+0xaa>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	221c      	movs	r2, #28
 8002e80:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	685a      	ldr	r2, [r3, #4]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f022 021c 	bic.w	r2, r2, #28
 8002e98:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	2b08      	cmp	r3, #8
 8002ea0:	d108      	bne.n	8002eb4 <HAL_ADC_Start_IT+0xe4>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f042 0208 	orr.w	r2, r2, #8
 8002eb0:	605a      	str	r2, [r3, #4]
          break;
 8002eb2:	e008      	b.n	8002ec6 <HAL_ADC_Start_IT+0xf6>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	685a      	ldr	r2, [r3, #4]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f042 0204 	orr.w	r2, r2, #4
 8002ec2:	605a      	str	r2, [r3, #4]
          break;
 8002ec4:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d107      	bne.n	8002ede <HAL_ADC_Start_IT+0x10e>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	685a      	ldr	r2, [r3, #4]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f042 0210 	orr.w	r2, r2, #16
 8002edc:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a50      	ldr	r2, [pc, #320]	@ (8003024 <HAL_ADC_Start_IT+0x254>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d002      	beq.n	8002eee <HAL_ADC_Start_IT+0x11e>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	e000      	b.n	8002ef0 <HAL_ADC_Start_IT+0x120>
 8002eee:	4b4e      	ldr	r3, [pc, #312]	@ (8003028 <HAL_ADC_Start_IT+0x258>)
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	6812      	ldr	r2, [r2, #0]
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d008      	beq.n	8002f0a <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d005      	beq.n	8002f0a <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	2b05      	cmp	r3, #5
 8002f02:	d002      	beq.n	8002f0a <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	2b09      	cmp	r3, #9
 8002f08:	d13a      	bne.n	8002f80 <HAL_ADC_Start_IT+0x1b0>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d02d      	beq.n	8002f74 <HAL_ADC_Start_IT+0x1a4>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f1c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002f20:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	695b      	ldr	r3, [r3, #20]
 8002f2c:	2b08      	cmp	r3, #8
 8002f2e:	d110      	bne.n	8002f52 <HAL_ADC_Start_IT+0x182>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	685a      	ldr	r2, [r3, #4]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f022 0220 	bic.w	r2, r2, #32
 8002f3e:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	685a      	ldr	r2, [r3, #4]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f4e:	605a      	str	r2, [r3, #4]
              break;
 8002f50:	e010      	b.n	8002f74 <HAL_ADC_Start_IT+0x1a4>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	685a      	ldr	r2, [r3, #4]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f60:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f042 0220 	orr.w	r2, r2, #32
 8002f70:	605a      	str	r2, [r3, #4]
              break;
 8002f72:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f7ff fd9e 	bl	8002aba <LL_ADC_REG_StartConversion>
 8002f7e:	e04a      	b.n	8003016 <HAL_ADC_Start_IT+0x246>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f84:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a24      	ldr	r2, [pc, #144]	@ (8003024 <HAL_ADC_Start_IT+0x254>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d002      	beq.n	8002f9c <HAL_ADC_Start_IT+0x1cc>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	e000      	b.n	8002f9e <HAL_ADC_Start_IT+0x1ce>
 8002f9c:	4b22      	ldr	r3, [pc, #136]	@ (8003028 <HAL_ADC_Start_IT+0x258>)
 8002f9e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d034      	beq.n	8003016 <HAL_ADC_Start_IT+0x246>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fb0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002fb4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	655a      	str	r2, [r3, #84]	@ 0x54
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	695b      	ldr	r3, [r3, #20]
 8002fc0:	2b08      	cmp	r3, #8
 8002fc2:	d110      	bne.n	8002fe6 <HAL_ADC_Start_IT+0x216>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	685a      	ldr	r2, [r3, #4]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f022 0220 	bic.w	r2, r2, #32
 8002fd2:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	685a      	ldr	r2, [r3, #4]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fe2:	605a      	str	r2, [r3, #4]
              break;
 8002fe4:	e017      	b.n	8003016 <HAL_ADC_Start_IT+0x246>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	685a      	ldr	r2, [r3, #4]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ff4:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	685a      	ldr	r2, [r3, #4]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f042 0220 	orr.w	r2, r2, #32
 8003004:	605a      	str	r2, [r3, #4]
              break;
 8003006:	e006      	b.n	8003016 <HAL_ADC_Start_IT+0x246>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8003010:	e001      	b.n	8003016 <HAL_ADC_Start_IT+0x246>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003012:	2302      	movs	r3, #2
 8003014:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003016:	7dfb      	ldrb	r3, [r7, #23]
}
 8003018:	4618      	mov	r0, r3
 800301a:	3718      	adds	r7, #24
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	50040300 	.word	0x50040300
 8003024:	50040100 	.word	0x50040100
 8003028:	50040000 	.word	0x50040000

0800302c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800303a:	4618      	mov	r0, r3
 800303c:	370c      	adds	r7, #12
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
	...

08003048 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b08a      	sub	sp, #40	@ 0x28
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003050:	2300      	movs	r3, #0
 8003052:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003064:	4882      	ldr	r0, [pc, #520]	@ (8003270 <HAL_ADC_IRQHandler+0x228>)
 8003066:	f7ff fc97 	bl	8002998 <LL_ADC_GetMultimode>
 800306a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	2b00      	cmp	r3, #0
 8003074:	d017      	beq.n	80030a6 <HAL_ADC_IRQHandler+0x5e>
 8003076:	69bb      	ldr	r3, [r7, #24]
 8003078:	f003 0302 	and.w	r3, r3, #2
 800307c:	2b00      	cmp	r3, #0
 800307e:	d012      	beq.n	80030a6 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003084:	f003 0310 	and.w	r3, r3, #16
 8003088:	2b00      	cmp	r3, #0
 800308a:	d105      	bne.n	8003098 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003090:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f000 fec9 	bl	8003e30 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	2202      	movs	r2, #2
 80030a4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	f003 0304 	and.w	r3, r3, #4
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d004      	beq.n	80030ba <HAL_ADC_IRQHandler+0x72>
 80030b0:	69bb      	ldr	r3, [r7, #24]
 80030b2:	f003 0304 	and.w	r3, r3, #4
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d10a      	bne.n	80030d0 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	f000 8083 	beq.w	80031cc <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80030c6:	69bb      	ldr	r3, [r7, #24]
 80030c8:	f003 0308 	and.w	r3, r3, #8
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d07d      	beq.n	80031cc <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030d4:	f003 0310 	and.w	r3, r3, #16
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d105      	bne.n	80030e8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030e0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7ff fbb2 	bl	8002856 <LL_ADC_REG_IsTriggerSourceSWStart>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d062      	beq.n	80031be <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a5d      	ldr	r2, [pc, #372]	@ (8003274 <HAL_ADC_IRQHandler+0x22c>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d002      	beq.n	8003108 <HAL_ADC_IRQHandler+0xc0>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	e000      	b.n	800310a <HAL_ADC_IRQHandler+0xc2>
 8003108:	4b5b      	ldr	r3, [pc, #364]	@ (8003278 <HAL_ADC_IRQHandler+0x230>)
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	6812      	ldr	r2, [r2, #0]
 800310e:	4293      	cmp	r3, r2
 8003110:	d008      	beq.n	8003124 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d005      	beq.n	8003124 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	2b05      	cmp	r3, #5
 800311c:	d002      	beq.n	8003124 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	2b09      	cmp	r3, #9
 8003122:	d104      	bne.n	800312e <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	623b      	str	r3, [r7, #32]
 800312c:	e00c      	b.n	8003148 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a50      	ldr	r2, [pc, #320]	@ (8003274 <HAL_ADC_IRQHandler+0x22c>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d002      	beq.n	800313e <HAL_ADC_IRQHandler+0xf6>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	e000      	b.n	8003140 <HAL_ADC_IRQHandler+0xf8>
 800313e:	4b4e      	ldr	r3, [pc, #312]	@ (8003278 <HAL_ADC_IRQHandler+0x230>)
 8003140:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003148:	6a3b      	ldr	r3, [r7, #32]
 800314a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d135      	bne.n	80031be <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0308 	and.w	r3, r3, #8
 800315c:	2b08      	cmp	r3, #8
 800315e:	d12e      	bne.n	80031be <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4618      	mov	r0, r3
 8003166:	f7ff fcbc 	bl	8002ae2 <LL_ADC_REG_IsConversionOngoing>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d11a      	bne.n	80031a6 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	685a      	ldr	r2, [r3, #4]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f022 020c 	bic.w	r2, r2, #12
 800317e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003184:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003190:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d112      	bne.n	80031be <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800319c:	f043 0201 	orr.w	r2, r3, #1
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	655a      	str	r2, [r3, #84]	@ 0x54
 80031a4:	e00b      	b.n	80031be <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031aa:	f043 0210 	orr.w	r2, r3, #16
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b6:	f043 0201 	orr.w	r2, r3, #1
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f7fe fa66 	bl	8001690 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	220c      	movs	r2, #12
 80031ca:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80031cc:	69fb      	ldr	r3, [r7, #28]
 80031ce:	f003 0320 	and.w	r3, r3, #32
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d004      	beq.n	80031e0 <HAL_ADC_IRQHandler+0x198>
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	f003 0320 	and.w	r3, r3, #32
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d10b      	bne.n	80031f8 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	f000 809f 	beq.w	800332a <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80031ec:	69bb      	ldr	r3, [r7, #24]
 80031ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	f000 8099 	beq.w	800332a <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031fc:	f003 0310 	and.w	r3, r3, #16
 8003200:	2b00      	cmp	r3, #0
 8003202:	d105      	bne.n	8003210 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003208:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4618      	mov	r0, r3
 8003216:	f7ff fb5d 	bl	80028d4 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800321a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4618      	mov	r0, r3
 8003222:	f7ff fb18 	bl	8002856 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003226:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a11      	ldr	r2, [pc, #68]	@ (8003274 <HAL_ADC_IRQHandler+0x22c>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d002      	beq.n	8003238 <HAL_ADC_IRQHandler+0x1f0>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	e000      	b.n	800323a <HAL_ADC_IRQHandler+0x1f2>
 8003238:	4b0f      	ldr	r3, [pc, #60]	@ (8003278 <HAL_ADC_IRQHandler+0x230>)
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	6812      	ldr	r2, [r2, #0]
 800323e:	4293      	cmp	r3, r2
 8003240:	d008      	beq.n	8003254 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d005      	beq.n	8003254 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	2b06      	cmp	r3, #6
 800324c:	d002      	beq.n	8003254 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	2b07      	cmp	r3, #7
 8003252:	d104      	bne.n	800325e <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	623b      	str	r3, [r7, #32]
 800325c:	e013      	b.n	8003286 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a04      	ldr	r2, [pc, #16]	@ (8003274 <HAL_ADC_IRQHandler+0x22c>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d009      	beq.n	800327c <HAL_ADC_IRQHandler+0x234>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	e007      	b.n	800327e <HAL_ADC_IRQHandler+0x236>
 800326e:	bf00      	nop
 8003270:	50040300 	.word	0x50040300
 8003274:	50040100 	.word	0x50040100
 8003278:	50040000 	.word	0x50040000
 800327c:	4b7d      	ldr	r3, [pc, #500]	@ (8003474 <HAL_ADC_IRQHandler+0x42c>)
 800327e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d047      	beq.n	800331c <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800328c:	6a3b      	ldr	r3, [r7, #32]
 800328e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d007      	beq.n	80032a6 <HAL_ADC_IRQHandler+0x25e>
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d03f      	beq.n	800331c <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800329c:	6a3b      	ldr	r3, [r7, #32]
 800329e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d13a      	bne.n	800331c <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032b0:	2b40      	cmp	r3, #64	@ 0x40
 80032b2:	d133      	bne.n	800331c <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80032b4:	6a3b      	ldr	r3, [r7, #32]
 80032b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d12e      	bne.n	800331c <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4618      	mov	r0, r3
 80032c4:	f7ff fc20 	bl	8002b08 <LL_ADC_INJ_IsConversionOngoing>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d11a      	bne.n	8003304 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	685a      	ldr	r2, [r3, #4]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80032dc:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032e2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d112      	bne.n	800331c <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032fa:	f043 0201 	orr.w	r2, r3, #1
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	655a      	str	r2, [r3, #84]	@ 0x54
 8003302:	e00b      	b.n	800331c <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003308:	f043 0210 	orr.w	r2, r3, #16
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003314:	f043 0201 	orr.w	r2, r3, #1
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f000 fd5f 	bl	8003de0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2260      	movs	r2, #96	@ 0x60
 8003328:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003330:	2b00      	cmp	r3, #0
 8003332:	d011      	beq.n	8003358 <HAL_ADC_IRQHandler+0x310>
 8003334:	69bb      	ldr	r3, [r7, #24]
 8003336:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00c      	beq.n	8003358 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003342:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f000 f896 	bl	800347c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2280      	movs	r2, #128	@ 0x80
 8003356:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800335e:	2b00      	cmp	r3, #0
 8003360:	d012      	beq.n	8003388 <HAL_ADC_IRQHandler+0x340>
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003368:	2b00      	cmp	r3, #0
 800336a:	d00d      	beq.n	8003388 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003370:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f000 fd45 	bl	8003e08 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003386:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800338e:	2b00      	cmp	r3, #0
 8003390:	d012      	beq.n	80033b8 <HAL_ADC_IRQHandler+0x370>
 8003392:	69bb      	ldr	r3, [r7, #24]
 8003394:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003398:	2b00      	cmp	r3, #0
 800339a:	d00d      	beq.n	80033b8 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033a0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f000 fd37 	bl	8003e1c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033b6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	f003 0310 	and.w	r3, r3, #16
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d036      	beq.n	8003430 <HAL_ADC_IRQHandler+0x3e8>
 80033c2:	69bb      	ldr	r3, [r7, #24]
 80033c4:	f003 0310 	and.w	r3, r3, #16
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d031      	beq.n	8003430 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d102      	bne.n	80033da <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80033d4:	2301      	movs	r3, #1
 80033d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80033d8:	e014      	b.n	8003404 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d008      	beq.n	80033f2 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80033e0:	4825      	ldr	r0, [pc, #148]	@ (8003478 <HAL_ADC_IRQHandler+0x430>)
 80033e2:	f7ff fae7 	bl	80029b4 <LL_ADC_GetMultiDMATransfer>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d00b      	beq.n	8003404 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80033ec:	2301      	movs	r3, #1
 80033ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80033f0:	e008      	b.n	8003404 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	f003 0301 	and.w	r3, r3, #1
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d001      	beq.n	8003404 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003400:	2301      	movs	r3, #1
 8003402:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003406:	2b01      	cmp	r3, #1
 8003408:	d10e      	bne.n	8003428 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800340e:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800341a:	f043 0202 	orr.w	r2, r3, #2
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 f834 	bl	8003490 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2210      	movs	r2, #16
 800342e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003436:	2b00      	cmp	r3, #0
 8003438:	d018      	beq.n	800346c <HAL_ADC_IRQHandler+0x424>
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003440:	2b00      	cmp	r3, #0
 8003442:	d013      	beq.n	800346c <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003448:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003454:	f043 0208 	orr.w	r2, r3, #8
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003464:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f000 fcc4 	bl	8003df4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800346c:	bf00      	nop
 800346e:	3728      	adds	r7, #40	@ 0x28
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}
 8003474:	50040000 	.word	0x50040000
 8003478:	50040300 	.word	0x50040300

0800347c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003484:	bf00      	nop
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003498:	bf00      	nop
 800349a:	370c      	adds	r7, #12
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr

080034a4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b0b6      	sub	sp, #216	@ 0xd8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034ae:	2300      	movs	r3, #0
 80034b0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80034b4:	2300      	movs	r3, #0
 80034b6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d101      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x22>
 80034c2:	2302      	movs	r3, #2
 80034c4:	e3c9      	b.n	8003c5a <HAL_ADC_ConfigChannel+0x7b6>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2201      	movs	r2, #1
 80034ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7ff fb05 	bl	8002ae2 <LL_ADC_REG_IsConversionOngoing>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	f040 83aa 	bne.w	8003c34 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	2b05      	cmp	r3, #5
 80034ee:	d824      	bhi.n	800353a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	3b02      	subs	r3, #2
 80034f6:	2b03      	cmp	r3, #3
 80034f8:	d81b      	bhi.n	8003532 <HAL_ADC_ConfigChannel+0x8e>
 80034fa:	a201      	add	r2, pc, #4	@ (adr r2, 8003500 <HAL_ADC_ConfigChannel+0x5c>)
 80034fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003500:	08003511 	.word	0x08003511
 8003504:	08003519 	.word	0x08003519
 8003508:	08003521 	.word	0x08003521
 800350c:	08003529 	.word	0x08003529
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003510:	230c      	movs	r3, #12
 8003512:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003516:	e010      	b.n	800353a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003518:	2312      	movs	r3, #18
 800351a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800351e:	e00c      	b.n	800353a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003520:	2318      	movs	r3, #24
 8003522:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003526:	e008      	b.n	800353a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003528:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800352c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003530:	e003      	b.n	800353a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003532:	2306      	movs	r3, #6
 8003534:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003538:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6818      	ldr	r0, [r3, #0]
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	461a      	mov	r2, r3
 8003544:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003548:	f7ff f998 	bl	800287c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4618      	mov	r0, r3
 8003552:	f7ff fac6 	bl	8002ae2 <LL_ADC_REG_IsConversionOngoing>
 8003556:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4618      	mov	r0, r3
 8003560:	f7ff fad2 	bl	8002b08 <LL_ADC_INJ_IsConversionOngoing>
 8003564:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003568:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800356c:	2b00      	cmp	r3, #0
 800356e:	f040 81a4 	bne.w	80038ba <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003572:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003576:	2b00      	cmp	r3, #0
 8003578:	f040 819f 	bne.w	80038ba <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6818      	ldr	r0, [r3, #0]
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	6819      	ldr	r1, [r3, #0]
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	461a      	mov	r2, r3
 800358a:	f7ff f9b6 	bl	80028fa <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	695a      	ldr	r2, [r3, #20]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	08db      	lsrs	r3, r3, #3
 800359a:	f003 0303 	and.w	r3, r3, #3
 800359e:	005b      	lsls	r3, r3, #1
 80035a0:	fa02 f303 	lsl.w	r3, r2, r3
 80035a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	691b      	ldr	r3, [r3, #16]
 80035ac:	2b04      	cmp	r3, #4
 80035ae:	d00a      	beq.n	80035c6 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6818      	ldr	r0, [r3, #0]
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	6919      	ldr	r1, [r3, #16]
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035c0:	f7ff f8f4 	bl	80027ac <LL_ADC_SetOffset>
 80035c4:	e179      	b.n	80038ba <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2100      	movs	r1, #0
 80035cc:	4618      	mov	r0, r3
 80035ce:	f7ff f911 	bl	80027f4 <LL_ADC_GetOffsetChannel>
 80035d2:	4603      	mov	r3, r0
 80035d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d10a      	bne.n	80035f2 <HAL_ADC_ConfigChannel+0x14e>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	2100      	movs	r1, #0
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7ff f906 	bl	80027f4 <LL_ADC_GetOffsetChannel>
 80035e8:	4603      	mov	r3, r0
 80035ea:	0e9b      	lsrs	r3, r3, #26
 80035ec:	f003 021f 	and.w	r2, r3, #31
 80035f0:	e01e      	b.n	8003630 <HAL_ADC_ConfigChannel+0x18c>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2100      	movs	r1, #0
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7ff f8fb 	bl	80027f4 <LL_ADC_GetOffsetChannel>
 80035fe:	4603      	mov	r3, r0
 8003600:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003604:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003608:	fa93 f3a3 	rbit	r3, r3
 800360c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003610:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003614:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003618:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800361c:	2b00      	cmp	r3, #0
 800361e:	d101      	bne.n	8003624 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8003620:	2320      	movs	r3, #32
 8003622:	e004      	b.n	800362e <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8003624:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003628:	fab3 f383 	clz	r3, r3
 800362c:	b2db      	uxtb	r3, r3
 800362e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003638:	2b00      	cmp	r3, #0
 800363a:	d105      	bne.n	8003648 <HAL_ADC_ConfigChannel+0x1a4>
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	0e9b      	lsrs	r3, r3, #26
 8003642:	f003 031f 	and.w	r3, r3, #31
 8003646:	e018      	b.n	800367a <HAL_ADC_ConfigChannel+0x1d6>
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003650:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003654:	fa93 f3a3 	rbit	r3, r3
 8003658:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800365c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003660:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003664:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d101      	bne.n	8003670 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 800366c:	2320      	movs	r3, #32
 800366e:	e004      	b.n	800367a <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8003670:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003674:	fab3 f383 	clz	r3, r3
 8003678:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800367a:	429a      	cmp	r2, r3
 800367c:	d106      	bne.n	800368c <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2200      	movs	r2, #0
 8003684:	2100      	movs	r1, #0
 8003686:	4618      	mov	r0, r3
 8003688:	f7ff f8ca 	bl	8002820 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2101      	movs	r1, #1
 8003692:	4618      	mov	r0, r3
 8003694:	f7ff f8ae 	bl	80027f4 <LL_ADC_GetOffsetChannel>
 8003698:	4603      	mov	r3, r0
 800369a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d10a      	bne.n	80036b8 <HAL_ADC_ConfigChannel+0x214>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2101      	movs	r1, #1
 80036a8:	4618      	mov	r0, r3
 80036aa:	f7ff f8a3 	bl	80027f4 <LL_ADC_GetOffsetChannel>
 80036ae:	4603      	mov	r3, r0
 80036b0:	0e9b      	lsrs	r3, r3, #26
 80036b2:	f003 021f 	and.w	r2, r3, #31
 80036b6:	e01e      	b.n	80036f6 <HAL_ADC_ConfigChannel+0x252>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2101      	movs	r1, #1
 80036be:	4618      	mov	r0, r3
 80036c0:	f7ff f898 	bl	80027f4 <LL_ADC_GetOffsetChannel>
 80036c4:	4603      	mov	r3, r0
 80036c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80036ce:	fa93 f3a3 	rbit	r3, r3
 80036d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80036d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80036da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80036de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d101      	bne.n	80036ea <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80036e6:	2320      	movs	r3, #32
 80036e8:	e004      	b.n	80036f4 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80036ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80036ee:	fab3 f383 	clz	r3, r3
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d105      	bne.n	800370e <HAL_ADC_ConfigChannel+0x26a>
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	0e9b      	lsrs	r3, r3, #26
 8003708:	f003 031f 	and.w	r3, r3, #31
 800370c:	e018      	b.n	8003740 <HAL_ADC_ConfigChannel+0x29c>
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003716:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800371a:	fa93 f3a3 	rbit	r3, r3
 800371e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003722:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003726:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800372a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800372e:	2b00      	cmp	r3, #0
 8003730:	d101      	bne.n	8003736 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003732:	2320      	movs	r3, #32
 8003734:	e004      	b.n	8003740 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8003736:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800373a:	fab3 f383 	clz	r3, r3
 800373e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003740:	429a      	cmp	r2, r3
 8003742:	d106      	bne.n	8003752 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	2200      	movs	r2, #0
 800374a:	2101      	movs	r1, #1
 800374c:	4618      	mov	r0, r3
 800374e:	f7ff f867 	bl	8002820 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	2102      	movs	r1, #2
 8003758:	4618      	mov	r0, r3
 800375a:	f7ff f84b 	bl	80027f4 <LL_ADC_GetOffsetChannel>
 800375e:	4603      	mov	r3, r0
 8003760:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003764:	2b00      	cmp	r3, #0
 8003766:	d10a      	bne.n	800377e <HAL_ADC_ConfigChannel+0x2da>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2102      	movs	r1, #2
 800376e:	4618      	mov	r0, r3
 8003770:	f7ff f840 	bl	80027f4 <LL_ADC_GetOffsetChannel>
 8003774:	4603      	mov	r3, r0
 8003776:	0e9b      	lsrs	r3, r3, #26
 8003778:	f003 021f 	and.w	r2, r3, #31
 800377c:	e01e      	b.n	80037bc <HAL_ADC_ConfigChannel+0x318>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2102      	movs	r1, #2
 8003784:	4618      	mov	r0, r3
 8003786:	f7ff f835 	bl	80027f4 <LL_ADC_GetOffsetChannel>
 800378a:	4603      	mov	r3, r0
 800378c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003790:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003794:	fa93 f3a3 	rbit	r3, r3
 8003798:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800379c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80037a0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80037a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d101      	bne.n	80037b0 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80037ac:	2320      	movs	r3, #32
 80037ae:	e004      	b.n	80037ba <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80037b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037b4:	fab3 f383 	clz	r3, r3
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d105      	bne.n	80037d4 <HAL_ADC_ConfigChannel+0x330>
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	0e9b      	lsrs	r3, r3, #26
 80037ce:	f003 031f 	and.w	r3, r3, #31
 80037d2:	e014      	b.n	80037fe <HAL_ADC_ConfigChannel+0x35a>
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80037dc:	fa93 f3a3 	rbit	r3, r3
 80037e0:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80037e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80037e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80037e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d101      	bne.n	80037f4 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80037f0:	2320      	movs	r3, #32
 80037f2:	e004      	b.n	80037fe <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80037f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037f8:	fab3 f383 	clz	r3, r3
 80037fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80037fe:	429a      	cmp	r2, r3
 8003800:	d106      	bne.n	8003810 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2200      	movs	r2, #0
 8003808:	2102      	movs	r1, #2
 800380a:	4618      	mov	r0, r3
 800380c:	f7ff f808 	bl	8002820 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	2103      	movs	r1, #3
 8003816:	4618      	mov	r0, r3
 8003818:	f7fe ffec 	bl	80027f4 <LL_ADC_GetOffsetChannel>
 800381c:	4603      	mov	r3, r0
 800381e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003822:	2b00      	cmp	r3, #0
 8003824:	d10a      	bne.n	800383c <HAL_ADC_ConfigChannel+0x398>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	2103      	movs	r1, #3
 800382c:	4618      	mov	r0, r3
 800382e:	f7fe ffe1 	bl	80027f4 <LL_ADC_GetOffsetChannel>
 8003832:	4603      	mov	r3, r0
 8003834:	0e9b      	lsrs	r3, r3, #26
 8003836:	f003 021f 	and.w	r2, r3, #31
 800383a:	e017      	b.n	800386c <HAL_ADC_ConfigChannel+0x3c8>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2103      	movs	r1, #3
 8003842:	4618      	mov	r0, r3
 8003844:	f7fe ffd6 	bl	80027f4 <LL_ADC_GetOffsetChannel>
 8003848:	4603      	mov	r3, r0
 800384a:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800384c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800384e:	fa93 f3a3 	rbit	r3, r3
 8003852:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003854:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003856:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003858:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800385a:	2b00      	cmp	r3, #0
 800385c:	d101      	bne.n	8003862 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800385e:	2320      	movs	r3, #32
 8003860:	e003      	b.n	800386a <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8003862:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003864:	fab3 f383 	clz	r3, r3
 8003868:	b2db      	uxtb	r3, r3
 800386a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003874:	2b00      	cmp	r3, #0
 8003876:	d105      	bne.n	8003884 <HAL_ADC_ConfigChannel+0x3e0>
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	0e9b      	lsrs	r3, r3, #26
 800387e:	f003 031f 	and.w	r3, r3, #31
 8003882:	e011      	b.n	80038a8 <HAL_ADC_ConfigChannel+0x404>
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800388a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800388c:	fa93 f3a3 	rbit	r3, r3
 8003890:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003892:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003894:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003896:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003898:	2b00      	cmp	r3, #0
 800389a:	d101      	bne.n	80038a0 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800389c:	2320      	movs	r3, #32
 800389e:	e003      	b.n	80038a8 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80038a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80038a2:	fab3 f383 	clz	r3, r3
 80038a6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d106      	bne.n	80038ba <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2200      	movs	r2, #0
 80038b2:	2103      	movs	r1, #3
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7fe ffb3 	bl	8002820 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4618      	mov	r0, r3
 80038c0:	f7ff f8e8 	bl	8002a94 <LL_ADC_IsEnabled>
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	f040 8140 	bne.w	8003b4c <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6818      	ldr	r0, [r3, #0]
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	6819      	ldr	r1, [r3, #0]
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	461a      	mov	r2, r3
 80038da:	f7ff f839 	bl	8002950 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	4a8f      	ldr	r2, [pc, #572]	@ (8003b20 <HAL_ADC_ConfigChannel+0x67c>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	f040 8131 	bne.w	8003b4c <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d10b      	bne.n	8003912 <HAL_ADC_ConfigChannel+0x46e>
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	0e9b      	lsrs	r3, r3, #26
 8003900:	3301      	adds	r3, #1
 8003902:	f003 031f 	and.w	r3, r3, #31
 8003906:	2b09      	cmp	r3, #9
 8003908:	bf94      	ite	ls
 800390a:	2301      	movls	r3, #1
 800390c:	2300      	movhi	r3, #0
 800390e:	b2db      	uxtb	r3, r3
 8003910:	e019      	b.n	8003946 <HAL_ADC_ConfigChannel+0x4a2>
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003918:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800391a:	fa93 f3a3 	rbit	r3, r3
 800391e:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003920:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003922:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003924:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800392a:	2320      	movs	r3, #32
 800392c:	e003      	b.n	8003936 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800392e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003930:	fab3 f383 	clz	r3, r3
 8003934:	b2db      	uxtb	r3, r3
 8003936:	3301      	adds	r3, #1
 8003938:	f003 031f 	and.w	r3, r3, #31
 800393c:	2b09      	cmp	r3, #9
 800393e:	bf94      	ite	ls
 8003940:	2301      	movls	r3, #1
 8003942:	2300      	movhi	r3, #0
 8003944:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003946:	2b00      	cmp	r3, #0
 8003948:	d079      	beq.n	8003a3e <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003952:	2b00      	cmp	r3, #0
 8003954:	d107      	bne.n	8003966 <HAL_ADC_ConfigChannel+0x4c2>
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	0e9b      	lsrs	r3, r3, #26
 800395c:	3301      	adds	r3, #1
 800395e:	069b      	lsls	r3, r3, #26
 8003960:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003964:	e015      	b.n	8003992 <HAL_ADC_ConfigChannel+0x4ee>
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800396c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800396e:	fa93 f3a3 	rbit	r3, r3
 8003972:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003974:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003976:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003978:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800397a:	2b00      	cmp	r3, #0
 800397c:	d101      	bne.n	8003982 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800397e:	2320      	movs	r3, #32
 8003980:	e003      	b.n	800398a <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8003982:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003984:	fab3 f383 	clz	r3, r3
 8003988:	b2db      	uxtb	r3, r3
 800398a:	3301      	adds	r3, #1
 800398c:	069b      	lsls	r3, r3, #26
 800398e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800399a:	2b00      	cmp	r3, #0
 800399c:	d109      	bne.n	80039b2 <HAL_ADC_ConfigChannel+0x50e>
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	0e9b      	lsrs	r3, r3, #26
 80039a4:	3301      	adds	r3, #1
 80039a6:	f003 031f 	and.w	r3, r3, #31
 80039aa:	2101      	movs	r1, #1
 80039ac:	fa01 f303 	lsl.w	r3, r1, r3
 80039b0:	e017      	b.n	80039e2 <HAL_ADC_ConfigChannel+0x53e>
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039ba:	fa93 f3a3 	rbit	r3, r3
 80039be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80039c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039c2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80039c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d101      	bne.n	80039ce <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80039ca:	2320      	movs	r3, #32
 80039cc:	e003      	b.n	80039d6 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80039ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039d0:	fab3 f383 	clz	r3, r3
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	3301      	adds	r3, #1
 80039d8:	f003 031f 	and.w	r3, r3, #31
 80039dc:	2101      	movs	r1, #1
 80039de:	fa01 f303 	lsl.w	r3, r1, r3
 80039e2:	ea42 0103 	orr.w	r1, r2, r3
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d10a      	bne.n	8003a08 <HAL_ADC_ConfigChannel+0x564>
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	0e9b      	lsrs	r3, r3, #26
 80039f8:	3301      	adds	r3, #1
 80039fa:	f003 021f 	and.w	r2, r3, #31
 80039fe:	4613      	mov	r3, r2
 8003a00:	005b      	lsls	r3, r3, #1
 8003a02:	4413      	add	r3, r2
 8003a04:	051b      	lsls	r3, r3, #20
 8003a06:	e018      	b.n	8003a3a <HAL_ADC_ConfigChannel+0x596>
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a10:	fa93 f3a3 	rbit	r3, r3
 8003a14:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a18:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003a1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d101      	bne.n	8003a24 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003a20:	2320      	movs	r3, #32
 8003a22:	e003      	b.n	8003a2c <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003a24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a26:	fab3 f383 	clz	r3, r3
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	f003 021f 	and.w	r2, r3, #31
 8003a32:	4613      	mov	r3, r2
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	4413      	add	r3, r2
 8003a38:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a3a:	430b      	orrs	r3, r1
 8003a3c:	e081      	b.n	8003b42 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d107      	bne.n	8003a5a <HAL_ADC_ConfigChannel+0x5b6>
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	0e9b      	lsrs	r3, r3, #26
 8003a50:	3301      	adds	r3, #1
 8003a52:	069b      	lsls	r3, r3, #26
 8003a54:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a58:	e015      	b.n	8003a86 <HAL_ADC_ConfigChannel+0x5e2>
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a62:	fa93 f3a3 	rbit	r3, r3
 8003a66:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003a6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8003a72:	2320      	movs	r3, #32
 8003a74:	e003      	b.n	8003a7e <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8003a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a78:	fab3 f383 	clz	r3, r3
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	3301      	adds	r3, #1
 8003a80:	069b      	lsls	r3, r3, #26
 8003a82:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d109      	bne.n	8003aa6 <HAL_ADC_ConfigChannel+0x602>
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	0e9b      	lsrs	r3, r3, #26
 8003a98:	3301      	adds	r3, #1
 8003a9a:	f003 031f 	and.w	r3, r3, #31
 8003a9e:	2101      	movs	r1, #1
 8003aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8003aa4:	e017      	b.n	8003ad6 <HAL_ADC_ConfigChannel+0x632>
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	fa93 f3a3 	rbit	r3, r3
 8003ab2:	61bb      	str	r3, [r7, #24]
  return result;
 8003ab4:	69bb      	ldr	r3, [r7, #24]
 8003ab6:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003ab8:	6a3b      	ldr	r3, [r7, #32]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d101      	bne.n	8003ac2 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8003abe:	2320      	movs	r3, #32
 8003ac0:	e003      	b.n	8003aca <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8003ac2:	6a3b      	ldr	r3, [r7, #32]
 8003ac4:	fab3 f383 	clz	r3, r3
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	3301      	adds	r3, #1
 8003acc:	f003 031f 	and.w	r3, r3, #31
 8003ad0:	2101      	movs	r1, #1
 8003ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ad6:	ea42 0103 	orr.w	r1, r2, r3
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d10d      	bne.n	8003b02 <HAL_ADC_ConfigChannel+0x65e>
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	0e9b      	lsrs	r3, r3, #26
 8003aec:	3301      	adds	r3, #1
 8003aee:	f003 021f 	and.w	r2, r3, #31
 8003af2:	4613      	mov	r3, r2
 8003af4:	005b      	lsls	r3, r3, #1
 8003af6:	4413      	add	r3, r2
 8003af8:	3b1e      	subs	r3, #30
 8003afa:	051b      	lsls	r3, r3, #20
 8003afc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003b00:	e01e      	b.n	8003b40 <HAL_ADC_ConfigChannel+0x69c>
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	fa93 f3a3 	rbit	r3, r3
 8003b0e:	60fb      	str	r3, [r7, #12]
  return result;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d104      	bne.n	8003b24 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8003b1a:	2320      	movs	r3, #32
 8003b1c:	e006      	b.n	8003b2c <HAL_ADC_ConfigChannel+0x688>
 8003b1e:	bf00      	nop
 8003b20:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	fab3 f383 	clz	r3, r3
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	f003 021f 	and.w	r2, r3, #31
 8003b32:	4613      	mov	r3, r2
 8003b34:	005b      	lsls	r3, r3, #1
 8003b36:	4413      	add	r3, r2
 8003b38:	3b1e      	subs	r3, #30
 8003b3a:	051b      	lsls	r3, r3, #20
 8003b3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b40:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003b42:	683a      	ldr	r2, [r7, #0]
 8003b44:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b46:	4619      	mov	r1, r3
 8003b48:	f7fe fed7 	bl	80028fa <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	4b44      	ldr	r3, [pc, #272]	@ (8003c64 <HAL_ADC_ConfigChannel+0x7c0>)
 8003b52:	4013      	ands	r3, r2
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d07a      	beq.n	8003c4e <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b58:	4843      	ldr	r0, [pc, #268]	@ (8003c68 <HAL_ADC_ConfigChannel+0x7c4>)
 8003b5a:	f7fe fe19 	bl	8002790 <LL_ADC_GetCommonPathInternalCh>
 8003b5e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a41      	ldr	r2, [pc, #260]	@ (8003c6c <HAL_ADC_ConfigChannel+0x7c8>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d12c      	bne.n	8003bc6 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003b6c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003b70:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d126      	bne.n	8003bc6 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a3c      	ldr	r2, [pc, #240]	@ (8003c70 <HAL_ADC_ConfigChannel+0x7cc>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d004      	beq.n	8003b8c <HAL_ADC_ConfigChannel+0x6e8>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a3b      	ldr	r2, [pc, #236]	@ (8003c74 <HAL_ADC_ConfigChannel+0x7d0>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d15d      	bne.n	8003c48 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b8c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003b90:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003b94:	4619      	mov	r1, r3
 8003b96:	4834      	ldr	r0, [pc, #208]	@ (8003c68 <HAL_ADC_ConfigChannel+0x7c4>)
 8003b98:	f7fe fde7 	bl	800276a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003b9c:	4b36      	ldr	r3, [pc, #216]	@ (8003c78 <HAL_ADC_ConfigChannel+0x7d4>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	099b      	lsrs	r3, r3, #6
 8003ba2:	4a36      	ldr	r2, [pc, #216]	@ (8003c7c <HAL_ADC_ConfigChannel+0x7d8>)
 8003ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba8:	099b      	lsrs	r3, r3, #6
 8003baa:	1c5a      	adds	r2, r3, #1
 8003bac:	4613      	mov	r3, r2
 8003bae:	005b      	lsls	r3, r3, #1
 8003bb0:	4413      	add	r3, r2
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003bb6:	e002      	b.n	8003bbe <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d1f9      	bne.n	8003bb8 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003bc4:	e040      	b.n	8003c48 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a2d      	ldr	r2, [pc, #180]	@ (8003c80 <HAL_ADC_ConfigChannel+0x7dc>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d118      	bne.n	8003c02 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003bd0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003bd4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d112      	bne.n	8003c02 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a23      	ldr	r2, [pc, #140]	@ (8003c70 <HAL_ADC_ConfigChannel+0x7cc>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d004      	beq.n	8003bf0 <HAL_ADC_ConfigChannel+0x74c>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a22      	ldr	r2, [pc, #136]	@ (8003c74 <HAL_ADC_ConfigChannel+0x7d0>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d12d      	bne.n	8003c4c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003bf0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003bf4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003bf8:	4619      	mov	r1, r3
 8003bfa:	481b      	ldr	r0, [pc, #108]	@ (8003c68 <HAL_ADC_ConfigChannel+0x7c4>)
 8003bfc:	f7fe fdb5 	bl	800276a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003c00:	e024      	b.n	8003c4c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a1f      	ldr	r2, [pc, #124]	@ (8003c84 <HAL_ADC_ConfigChannel+0x7e0>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d120      	bne.n	8003c4e <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003c0c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003c10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d11a      	bne.n	8003c4e <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a14      	ldr	r2, [pc, #80]	@ (8003c70 <HAL_ADC_ConfigChannel+0x7cc>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d115      	bne.n	8003c4e <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c22:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003c26:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	480e      	ldr	r0, [pc, #56]	@ (8003c68 <HAL_ADC_ConfigChannel+0x7c4>)
 8003c2e:	f7fe fd9c 	bl	800276a <LL_ADC_SetCommonPathInternalCh>
 8003c32:	e00c      	b.n	8003c4e <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c38:	f043 0220 	orr.w	r2, r3, #32
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003c46:	e002      	b.n	8003c4e <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c48:	bf00      	nop
 8003c4a:	e000      	b.n	8003c4e <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003c4c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003c56:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	37d8      	adds	r7, #216	@ 0xd8
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	80080000 	.word	0x80080000
 8003c68:	50040300 	.word	0x50040300
 8003c6c:	c7520000 	.word	0xc7520000
 8003c70:	50040000 	.word	0x50040000
 8003c74:	50040200 	.word	0x50040200
 8003c78:	20000004 	.word	0x20000004
 8003c7c:	053e2d63 	.word	0x053e2d63
 8003c80:	cb840000 	.word	0xcb840000
 8003c84:	80000001 	.word	0x80000001

08003c88 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003c90:	2300      	movs	r3, #0
 8003c92:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f7fe fefb 	bl	8002a94 <LL_ADC_IsEnabled>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d169      	bne.n	8003d78 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	689a      	ldr	r2, [r3, #8]
 8003caa:	4b36      	ldr	r3, [pc, #216]	@ (8003d84 <ADC_Enable+0xfc>)
 8003cac:	4013      	ands	r3, r2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d00d      	beq.n	8003cce <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cb6:	f043 0210 	orr.w	r2, r3, #16
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc2:	f043 0201 	orr.w	r2, r3, #1
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e055      	b.n	8003d7a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f7fe feca 	bl	8002a6c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003cd8:	482b      	ldr	r0, [pc, #172]	@ (8003d88 <ADC_Enable+0x100>)
 8003cda:	f7fe fd59 	bl	8002790 <LL_ADC_GetCommonPathInternalCh>
 8003cde:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003ce0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d013      	beq.n	8003d10 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ce8:	4b28      	ldr	r3, [pc, #160]	@ (8003d8c <ADC_Enable+0x104>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	099b      	lsrs	r3, r3, #6
 8003cee:	4a28      	ldr	r2, [pc, #160]	@ (8003d90 <ADC_Enable+0x108>)
 8003cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf4:	099b      	lsrs	r3, r3, #6
 8003cf6:	1c5a      	adds	r2, r3, #1
 8003cf8:	4613      	mov	r3, r2
 8003cfa:	005b      	lsls	r3, r3, #1
 8003cfc:	4413      	add	r3, r2
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003d02:	e002      	b.n	8003d0a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	3b01      	subs	r3, #1
 8003d08:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d1f9      	bne.n	8003d04 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003d10:	f7fe fce8 	bl	80026e4 <HAL_GetTick>
 8003d14:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003d16:	e028      	b.n	8003d6a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f7fe feb9 	bl	8002a94 <LL_ADC_IsEnabled>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d104      	bne.n	8003d32 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7fe fe9d 	bl	8002a6c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003d32:	f7fe fcd7 	bl	80026e4 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d914      	bls.n	8003d6a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0301 	and.w	r3, r3, #1
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d00d      	beq.n	8003d6a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d52:	f043 0210 	orr.w	r2, r3, #16
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d5e:	f043 0201 	orr.w	r2, r3, #1
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e007      	b.n	8003d7a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0301 	and.w	r3, r3, #1
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d1cf      	bne.n	8003d18 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3710      	adds	r7, #16
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	8000003f 	.word	0x8000003f
 8003d88:	50040300 	.word	0x50040300
 8003d8c:	20000004 	.word	0x20000004
 8003d90:	053e2d63 	.word	0x053e2d63

08003d94 <LL_ADC_IsEnabled>:
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	f003 0301 	and.w	r3, r3, #1
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d101      	bne.n	8003dac <LL_ADC_IsEnabled+0x18>
 8003da8:	2301      	movs	r3, #1
 8003daa:	e000      	b.n	8003dae <LL_ADC_IsEnabled+0x1a>
 8003dac:	2300      	movs	r3, #0
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	370c      	adds	r7, #12
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr

08003dba <LL_ADC_REG_IsConversionOngoing>:
{
 8003dba:	b480      	push	{r7}
 8003dbc:	b083      	sub	sp, #12
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	f003 0304 	and.w	r3, r3, #4
 8003dca:	2b04      	cmp	r3, #4
 8003dcc:	d101      	bne.n	8003dd2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e000      	b.n	8003dd4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003dd2:	2300      	movs	r3, #0
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	370c      	adds	r7, #12
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr

08003de0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003de8:	bf00      	nop
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003dfc:	bf00      	nop
 8003dfe:	370c      	adds	r7, #12
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr

08003e08 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003e10:	bf00      	nop
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003e24:	bf00      	nop
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003e38:	bf00      	nop
 8003e3a:	370c      	adds	r7, #12
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr

08003e44 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003e44:	b590      	push	{r4, r7, lr}
 8003e46:	b09f      	sub	sp, #124	@ 0x7c
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d101      	bne.n	8003e62 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003e5e:	2302      	movs	r3, #2
 8003e60:	e093      	b.n	8003f8a <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2201      	movs	r2, #1
 8003e66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003e6e:	2300      	movs	r3, #0
 8003e70:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a47      	ldr	r2, [pc, #284]	@ (8003f94 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d102      	bne.n	8003e82 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003e7c:	4b46      	ldr	r3, [pc, #280]	@ (8003f98 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003e7e:	60bb      	str	r3, [r7, #8]
 8003e80:	e001      	b.n	8003e86 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003e82:	2300      	movs	r3, #0
 8003e84:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d10b      	bne.n	8003ea4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e90:	f043 0220 	orr.w	r2, r3, #32
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e072      	b.n	8003f8a <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7ff ff87 	bl	8003dba <LL_ADC_REG_IsConversionOngoing>
 8003eac:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f7ff ff81 	bl	8003dba <LL_ADC_REG_IsConversionOngoing>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d154      	bne.n	8003f68 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003ebe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d151      	bne.n	8003f68 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003ec4:	4b35      	ldr	r3, [pc, #212]	@ (8003f9c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8003ec6:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d02c      	beq.n	8003f2a <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003ed0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	6859      	ldr	r1, [r3, #4]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003ee2:	035b      	lsls	r3, r3, #13
 8003ee4:	430b      	orrs	r3, r1
 8003ee6:	431a      	orrs	r2, r3
 8003ee8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003eea:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003eec:	4829      	ldr	r0, [pc, #164]	@ (8003f94 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003eee:	f7ff ff51 	bl	8003d94 <LL_ADC_IsEnabled>
 8003ef2:	4604      	mov	r4, r0
 8003ef4:	4828      	ldr	r0, [pc, #160]	@ (8003f98 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003ef6:	f7ff ff4d 	bl	8003d94 <LL_ADC_IsEnabled>
 8003efa:	4603      	mov	r3, r0
 8003efc:	431c      	orrs	r4, r3
 8003efe:	4828      	ldr	r0, [pc, #160]	@ (8003fa0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003f00:	f7ff ff48 	bl	8003d94 <LL_ADC_IsEnabled>
 8003f04:	4603      	mov	r3, r0
 8003f06:	4323      	orrs	r3, r4
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d137      	bne.n	8003f7c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003f0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003f14:	f023 030f 	bic.w	r3, r3, #15
 8003f18:	683a      	ldr	r2, [r7, #0]
 8003f1a:	6811      	ldr	r1, [r2, #0]
 8003f1c:	683a      	ldr	r2, [r7, #0]
 8003f1e:	6892      	ldr	r2, [r2, #8]
 8003f20:	430a      	orrs	r2, r1
 8003f22:	431a      	orrs	r2, r3
 8003f24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f26:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003f28:	e028      	b.n	8003f7c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003f2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f34:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f36:	4817      	ldr	r0, [pc, #92]	@ (8003f94 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003f38:	f7ff ff2c 	bl	8003d94 <LL_ADC_IsEnabled>
 8003f3c:	4604      	mov	r4, r0
 8003f3e:	4816      	ldr	r0, [pc, #88]	@ (8003f98 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003f40:	f7ff ff28 	bl	8003d94 <LL_ADC_IsEnabled>
 8003f44:	4603      	mov	r3, r0
 8003f46:	431c      	orrs	r4, r3
 8003f48:	4815      	ldr	r0, [pc, #84]	@ (8003fa0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003f4a:	f7ff ff23 	bl	8003d94 <LL_ADC_IsEnabled>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	4323      	orrs	r3, r4
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d112      	bne.n	8003f7c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003f56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003f5e:	f023 030f 	bic.w	r3, r3, #15
 8003f62:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003f64:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003f66:	e009      	b.n	8003f7c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f6c:	f043 0220 	orr.w	r2, r3, #32
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8003f7a:	e000      	b.n	8003f7e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003f7c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003f86:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	377c      	adds	r7, #124	@ 0x7c
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd90      	pop	{r4, r7, pc}
 8003f92:	bf00      	nop
 8003f94:	50040000 	.word	0x50040000
 8003f98:	50040100 	.word	0x50040100
 8003f9c:	50040300 	.word	0x50040300
 8003fa0:	50040200 	.word	0x50040200

08003fa4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b085      	sub	sp, #20
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f003 0307 	and.w	r3, r3, #7
 8003fb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8003fe8 <__NVIC_SetPriorityGrouping+0x44>)
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fba:	68ba      	ldr	r2, [r7, #8]
 8003fbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003fcc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003fd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003fd6:	4a04      	ldr	r2, [pc, #16]	@ (8003fe8 <__NVIC_SetPriorityGrouping+0x44>)
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	60d3      	str	r3, [r2, #12]
}
 8003fdc:	bf00      	nop
 8003fde:	3714      	adds	r7, #20
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr
 8003fe8:	e000ed00 	.word	0xe000ed00

08003fec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003fec:	b480      	push	{r7}
 8003fee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ff0:	4b04      	ldr	r3, [pc, #16]	@ (8004004 <__NVIC_GetPriorityGrouping+0x18>)
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	0a1b      	lsrs	r3, r3, #8
 8003ff6:	f003 0307 	and.w	r3, r3, #7
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr
 8004004:	e000ed00 	.word	0xe000ed00

08004008 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	4603      	mov	r3, r0
 8004010:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004016:	2b00      	cmp	r3, #0
 8004018:	db0b      	blt.n	8004032 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800401a:	79fb      	ldrb	r3, [r7, #7]
 800401c:	f003 021f 	and.w	r2, r3, #31
 8004020:	4907      	ldr	r1, [pc, #28]	@ (8004040 <__NVIC_EnableIRQ+0x38>)
 8004022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004026:	095b      	lsrs	r3, r3, #5
 8004028:	2001      	movs	r0, #1
 800402a:	fa00 f202 	lsl.w	r2, r0, r2
 800402e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004032:	bf00      	nop
 8004034:	370c      	adds	r7, #12
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	e000e100 	.word	0xe000e100

08004044 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
 800404a:	4603      	mov	r3, r0
 800404c:	6039      	str	r1, [r7, #0]
 800404e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004050:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004054:	2b00      	cmp	r3, #0
 8004056:	db0a      	blt.n	800406e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	b2da      	uxtb	r2, r3
 800405c:	490c      	ldr	r1, [pc, #48]	@ (8004090 <__NVIC_SetPriority+0x4c>)
 800405e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004062:	0112      	lsls	r2, r2, #4
 8004064:	b2d2      	uxtb	r2, r2
 8004066:	440b      	add	r3, r1
 8004068:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800406c:	e00a      	b.n	8004084 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	b2da      	uxtb	r2, r3
 8004072:	4908      	ldr	r1, [pc, #32]	@ (8004094 <__NVIC_SetPriority+0x50>)
 8004074:	79fb      	ldrb	r3, [r7, #7]
 8004076:	f003 030f 	and.w	r3, r3, #15
 800407a:	3b04      	subs	r3, #4
 800407c:	0112      	lsls	r2, r2, #4
 800407e:	b2d2      	uxtb	r2, r2
 8004080:	440b      	add	r3, r1
 8004082:	761a      	strb	r2, [r3, #24]
}
 8004084:	bf00      	nop
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr
 8004090:	e000e100 	.word	0xe000e100
 8004094:	e000ed00 	.word	0xe000ed00

08004098 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004098:	b480      	push	{r7}
 800409a:	b089      	sub	sp, #36	@ 0x24
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	60b9      	str	r1, [r7, #8]
 80040a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f003 0307 	and.w	r3, r3, #7
 80040aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	f1c3 0307 	rsb	r3, r3, #7
 80040b2:	2b04      	cmp	r3, #4
 80040b4:	bf28      	it	cs
 80040b6:	2304      	movcs	r3, #4
 80040b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	3304      	adds	r3, #4
 80040be:	2b06      	cmp	r3, #6
 80040c0:	d902      	bls.n	80040c8 <NVIC_EncodePriority+0x30>
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	3b03      	subs	r3, #3
 80040c6:	e000      	b.n	80040ca <NVIC_EncodePriority+0x32>
 80040c8:	2300      	movs	r3, #0
 80040ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040cc:	f04f 32ff 	mov.w	r2, #4294967295
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	fa02 f303 	lsl.w	r3, r2, r3
 80040d6:	43da      	mvns	r2, r3
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	401a      	ands	r2, r3
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040e0:	f04f 31ff 	mov.w	r1, #4294967295
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	fa01 f303 	lsl.w	r3, r1, r3
 80040ea:	43d9      	mvns	r1, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040f0:	4313      	orrs	r3, r2
         );
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3724      	adds	r7, #36	@ 0x24
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
	...

08004100 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	3b01      	subs	r3, #1
 800410c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004110:	d301      	bcc.n	8004116 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004112:	2301      	movs	r3, #1
 8004114:	e00f      	b.n	8004136 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004116:	4a0a      	ldr	r2, [pc, #40]	@ (8004140 <SysTick_Config+0x40>)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	3b01      	subs	r3, #1
 800411c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800411e:	210f      	movs	r1, #15
 8004120:	f04f 30ff 	mov.w	r0, #4294967295
 8004124:	f7ff ff8e 	bl	8004044 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004128:	4b05      	ldr	r3, [pc, #20]	@ (8004140 <SysTick_Config+0x40>)
 800412a:	2200      	movs	r2, #0
 800412c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800412e:	4b04      	ldr	r3, [pc, #16]	@ (8004140 <SysTick_Config+0x40>)
 8004130:	2207      	movs	r2, #7
 8004132:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3708      	adds	r7, #8
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	e000e010 	.word	0xe000e010

08004144 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f7ff ff29 	bl	8003fa4 <__NVIC_SetPriorityGrouping>
}
 8004152:	bf00      	nop
 8004154:	3708      	adds	r7, #8
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800415a:	b580      	push	{r7, lr}
 800415c:	b086      	sub	sp, #24
 800415e:	af00      	add	r7, sp, #0
 8004160:	4603      	mov	r3, r0
 8004162:	60b9      	str	r1, [r7, #8]
 8004164:	607a      	str	r2, [r7, #4]
 8004166:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004168:	2300      	movs	r3, #0
 800416a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800416c:	f7ff ff3e 	bl	8003fec <__NVIC_GetPriorityGrouping>
 8004170:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	68b9      	ldr	r1, [r7, #8]
 8004176:	6978      	ldr	r0, [r7, #20]
 8004178:	f7ff ff8e 	bl	8004098 <NVIC_EncodePriority>
 800417c:	4602      	mov	r2, r0
 800417e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004182:	4611      	mov	r1, r2
 8004184:	4618      	mov	r0, r3
 8004186:	f7ff ff5d 	bl	8004044 <__NVIC_SetPriority>
}
 800418a:	bf00      	nop
 800418c:	3718      	adds	r7, #24
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}

08004192 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004192:	b580      	push	{r7, lr}
 8004194:	b082      	sub	sp, #8
 8004196:	af00      	add	r7, sp, #0
 8004198:	4603      	mov	r3, r0
 800419a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800419c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a0:	4618      	mov	r0, r3
 80041a2:	f7ff ff31 	bl	8004008 <__NVIC_EnableIRQ>
}
 80041a6:	bf00      	nop
 80041a8:	3708      	adds	r7, #8
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041ae:	b580      	push	{r7, lr}
 80041b0:	b082      	sub	sp, #8
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f7ff ffa2 	bl	8004100 <SysTick_Config>
 80041bc:	4603      	mov	r3, r0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3708      	adds	r7, #8
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80041c6:	b480      	push	{r7}
 80041c8:	b085      	sub	sp, #20
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041ce:	2300      	movs	r3, #0
 80041d0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	2b02      	cmp	r3, #2
 80041dc:	d008      	beq.n	80041f0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2204      	movs	r2, #4
 80041e2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e022      	b.n	8004236 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f022 020e 	bic.w	r2, r2, #14
 80041fe:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f022 0201 	bic.w	r2, r2, #1
 800420e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004214:	f003 021c 	and.w	r2, r3, #28
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800421c:	2101      	movs	r1, #1
 800421e:	fa01 f202 	lsl.w	r2, r1, r2
 8004222:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8004234:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004236:	4618      	mov	r0, r3
 8004238:	3714      	adds	r7, #20
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr

08004242 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004242:	b580      	push	{r7, lr}
 8004244:	b084      	sub	sp, #16
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800424a:	2300      	movs	r3, #0
 800424c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b02      	cmp	r3, #2
 8004258:	d005      	beq.n	8004266 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2204      	movs	r2, #4
 800425e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	73fb      	strb	r3, [r7, #15]
 8004264:	e029      	b.n	80042ba <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f022 020e 	bic.w	r2, r2, #14
 8004274:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f022 0201 	bic.w	r2, r2, #1
 8004284:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800428a:	f003 021c 	and.w	r2, r3, #28
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004292:	2101      	movs	r1, #1
 8004294:	fa01 f202 	lsl.w	r2, r1, r2
 8004298:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2201      	movs	r2, #1
 800429e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d003      	beq.n	80042ba <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	4798      	blx	r3
    }
  }
  return status;
 80042ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3710      	adds	r7, #16
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b087      	sub	sp, #28
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80042ce:	2300      	movs	r3, #0
 80042d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042d2:	e17f      	b.n	80045d4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	2101      	movs	r1, #1
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	fa01 f303 	lsl.w	r3, r1, r3
 80042e0:	4013      	ands	r3, r2
 80042e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	f000 8171 	beq.w	80045ce <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	f003 0303 	and.w	r3, r3, #3
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d005      	beq.n	8004304 <HAL_GPIO_Init+0x40>
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f003 0303 	and.w	r3, r3, #3
 8004300:	2b02      	cmp	r3, #2
 8004302:	d130      	bne.n	8004366 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	005b      	lsls	r3, r3, #1
 800430e:	2203      	movs	r2, #3
 8004310:	fa02 f303 	lsl.w	r3, r2, r3
 8004314:	43db      	mvns	r3, r3
 8004316:	693a      	ldr	r2, [r7, #16]
 8004318:	4013      	ands	r3, r2
 800431a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	68da      	ldr	r2, [r3, #12]
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	005b      	lsls	r3, r3, #1
 8004324:	fa02 f303 	lsl.w	r3, r2, r3
 8004328:	693a      	ldr	r2, [r7, #16]
 800432a:	4313      	orrs	r3, r2
 800432c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	693a      	ldr	r2, [r7, #16]
 8004332:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800433a:	2201      	movs	r2, #1
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	fa02 f303 	lsl.w	r3, r2, r3
 8004342:	43db      	mvns	r3, r3
 8004344:	693a      	ldr	r2, [r7, #16]
 8004346:	4013      	ands	r3, r2
 8004348:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	091b      	lsrs	r3, r3, #4
 8004350:	f003 0201 	and.w	r2, r3, #1
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	fa02 f303 	lsl.w	r3, r2, r3
 800435a:	693a      	ldr	r2, [r7, #16]
 800435c:	4313      	orrs	r3, r2
 800435e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	693a      	ldr	r2, [r7, #16]
 8004364:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	f003 0303 	and.w	r3, r3, #3
 800436e:	2b03      	cmp	r3, #3
 8004370:	d118      	bne.n	80043a4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004376:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004378:	2201      	movs	r2, #1
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	fa02 f303 	lsl.w	r3, r2, r3
 8004380:	43db      	mvns	r3, r3
 8004382:	693a      	ldr	r2, [r7, #16]
 8004384:	4013      	ands	r3, r2
 8004386:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	08db      	lsrs	r3, r3, #3
 800438e:	f003 0201 	and.w	r2, r3, #1
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	fa02 f303 	lsl.w	r3, r2, r3
 8004398:	693a      	ldr	r2, [r7, #16]
 800439a:	4313      	orrs	r3, r2
 800439c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	693a      	ldr	r2, [r7, #16]
 80043a2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f003 0303 	and.w	r3, r3, #3
 80043ac:	2b03      	cmp	r3, #3
 80043ae:	d017      	beq.n	80043e0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	005b      	lsls	r3, r3, #1
 80043ba:	2203      	movs	r2, #3
 80043bc:	fa02 f303 	lsl.w	r3, r2, r3
 80043c0:	43db      	mvns	r3, r3
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	4013      	ands	r3, r2
 80043c6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	689a      	ldr	r2, [r3, #8]
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	005b      	lsls	r3, r3, #1
 80043d0:	fa02 f303 	lsl.w	r3, r2, r3
 80043d4:	693a      	ldr	r2, [r7, #16]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	693a      	ldr	r2, [r7, #16]
 80043de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	f003 0303 	and.w	r3, r3, #3
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d123      	bne.n	8004434 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	08da      	lsrs	r2, r3, #3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	3208      	adds	r2, #8
 80043f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	f003 0307 	and.w	r3, r3, #7
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	220f      	movs	r2, #15
 8004404:	fa02 f303 	lsl.w	r3, r2, r3
 8004408:	43db      	mvns	r3, r3
 800440a:	693a      	ldr	r2, [r7, #16]
 800440c:	4013      	ands	r3, r2
 800440e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	691a      	ldr	r2, [r3, #16]
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	f003 0307 	and.w	r3, r3, #7
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	fa02 f303 	lsl.w	r3, r2, r3
 8004420:	693a      	ldr	r2, [r7, #16]
 8004422:	4313      	orrs	r3, r2
 8004424:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	08da      	lsrs	r2, r3, #3
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	3208      	adds	r2, #8
 800442e:	6939      	ldr	r1, [r7, #16]
 8004430:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	005b      	lsls	r3, r3, #1
 800443e:	2203      	movs	r2, #3
 8004440:	fa02 f303 	lsl.w	r3, r2, r3
 8004444:	43db      	mvns	r3, r3
 8004446:	693a      	ldr	r2, [r7, #16]
 8004448:	4013      	ands	r3, r2
 800444a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f003 0203 	and.w	r2, r3, #3
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	005b      	lsls	r3, r3, #1
 8004458:	fa02 f303 	lsl.w	r3, r2, r3
 800445c:	693a      	ldr	r2, [r7, #16]
 800445e:	4313      	orrs	r3, r2
 8004460:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004470:	2b00      	cmp	r3, #0
 8004472:	f000 80ac 	beq.w	80045ce <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004476:	4b5f      	ldr	r3, [pc, #380]	@ (80045f4 <HAL_GPIO_Init+0x330>)
 8004478:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800447a:	4a5e      	ldr	r2, [pc, #376]	@ (80045f4 <HAL_GPIO_Init+0x330>)
 800447c:	f043 0301 	orr.w	r3, r3, #1
 8004480:	6613      	str	r3, [r2, #96]	@ 0x60
 8004482:	4b5c      	ldr	r3, [pc, #368]	@ (80045f4 <HAL_GPIO_Init+0x330>)
 8004484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	60bb      	str	r3, [r7, #8]
 800448c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800448e:	4a5a      	ldr	r2, [pc, #360]	@ (80045f8 <HAL_GPIO_Init+0x334>)
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	089b      	lsrs	r3, r3, #2
 8004494:	3302      	adds	r3, #2
 8004496:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800449a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	f003 0303 	and.w	r3, r3, #3
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	220f      	movs	r2, #15
 80044a6:	fa02 f303 	lsl.w	r3, r2, r3
 80044aa:	43db      	mvns	r3, r3
 80044ac:	693a      	ldr	r2, [r7, #16]
 80044ae:	4013      	ands	r3, r2
 80044b0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80044b8:	d025      	beq.n	8004506 <HAL_GPIO_Init+0x242>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a4f      	ldr	r2, [pc, #316]	@ (80045fc <HAL_GPIO_Init+0x338>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d01f      	beq.n	8004502 <HAL_GPIO_Init+0x23e>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a4e      	ldr	r2, [pc, #312]	@ (8004600 <HAL_GPIO_Init+0x33c>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d019      	beq.n	80044fe <HAL_GPIO_Init+0x23a>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a4d      	ldr	r2, [pc, #308]	@ (8004604 <HAL_GPIO_Init+0x340>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d013      	beq.n	80044fa <HAL_GPIO_Init+0x236>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	4a4c      	ldr	r2, [pc, #304]	@ (8004608 <HAL_GPIO_Init+0x344>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d00d      	beq.n	80044f6 <HAL_GPIO_Init+0x232>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4a4b      	ldr	r2, [pc, #300]	@ (800460c <HAL_GPIO_Init+0x348>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d007      	beq.n	80044f2 <HAL_GPIO_Init+0x22e>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a4a      	ldr	r2, [pc, #296]	@ (8004610 <HAL_GPIO_Init+0x34c>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d101      	bne.n	80044ee <HAL_GPIO_Init+0x22a>
 80044ea:	2306      	movs	r3, #6
 80044ec:	e00c      	b.n	8004508 <HAL_GPIO_Init+0x244>
 80044ee:	2307      	movs	r3, #7
 80044f0:	e00a      	b.n	8004508 <HAL_GPIO_Init+0x244>
 80044f2:	2305      	movs	r3, #5
 80044f4:	e008      	b.n	8004508 <HAL_GPIO_Init+0x244>
 80044f6:	2304      	movs	r3, #4
 80044f8:	e006      	b.n	8004508 <HAL_GPIO_Init+0x244>
 80044fa:	2303      	movs	r3, #3
 80044fc:	e004      	b.n	8004508 <HAL_GPIO_Init+0x244>
 80044fe:	2302      	movs	r3, #2
 8004500:	e002      	b.n	8004508 <HAL_GPIO_Init+0x244>
 8004502:	2301      	movs	r3, #1
 8004504:	e000      	b.n	8004508 <HAL_GPIO_Init+0x244>
 8004506:	2300      	movs	r3, #0
 8004508:	697a      	ldr	r2, [r7, #20]
 800450a:	f002 0203 	and.w	r2, r2, #3
 800450e:	0092      	lsls	r2, r2, #2
 8004510:	4093      	lsls	r3, r2
 8004512:	693a      	ldr	r2, [r7, #16]
 8004514:	4313      	orrs	r3, r2
 8004516:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004518:	4937      	ldr	r1, [pc, #220]	@ (80045f8 <HAL_GPIO_Init+0x334>)
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	089b      	lsrs	r3, r3, #2
 800451e:	3302      	adds	r3, #2
 8004520:	693a      	ldr	r2, [r7, #16]
 8004522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004526:	4b3b      	ldr	r3, [pc, #236]	@ (8004614 <HAL_GPIO_Init+0x350>)
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	43db      	mvns	r3, r3
 8004530:	693a      	ldr	r2, [r7, #16]
 8004532:	4013      	ands	r3, r2
 8004534:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d003      	beq.n	800454a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004542:	693a      	ldr	r2, [r7, #16]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	4313      	orrs	r3, r2
 8004548:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800454a:	4a32      	ldr	r2, [pc, #200]	@ (8004614 <HAL_GPIO_Init+0x350>)
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004550:	4b30      	ldr	r3, [pc, #192]	@ (8004614 <HAL_GPIO_Init+0x350>)
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	43db      	mvns	r3, r3
 800455a:	693a      	ldr	r2, [r7, #16]
 800455c:	4013      	ands	r3, r2
 800455e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d003      	beq.n	8004574 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800456c:	693a      	ldr	r2, [r7, #16]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	4313      	orrs	r3, r2
 8004572:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004574:	4a27      	ldr	r2, [pc, #156]	@ (8004614 <HAL_GPIO_Init+0x350>)
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800457a:	4b26      	ldr	r3, [pc, #152]	@ (8004614 <HAL_GPIO_Init+0x350>)
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	43db      	mvns	r3, r3
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	4013      	ands	r3, r2
 8004588:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d003      	beq.n	800459e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004596:	693a      	ldr	r2, [r7, #16]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	4313      	orrs	r3, r2
 800459c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800459e:	4a1d      	ldr	r2, [pc, #116]	@ (8004614 <HAL_GPIO_Init+0x350>)
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80045a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004614 <HAL_GPIO_Init+0x350>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	43db      	mvns	r3, r3
 80045ae:	693a      	ldr	r2, [r7, #16]
 80045b0:	4013      	ands	r3, r2
 80045b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d003      	beq.n	80045c8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80045c0:	693a      	ldr	r2, [r7, #16]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80045c8:	4a12      	ldr	r2, [pc, #72]	@ (8004614 <HAL_GPIO_Init+0x350>)
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	3301      	adds	r3, #1
 80045d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	fa22 f303 	lsr.w	r3, r2, r3
 80045de:	2b00      	cmp	r3, #0
 80045e0:	f47f ae78 	bne.w	80042d4 <HAL_GPIO_Init+0x10>
  }
}
 80045e4:	bf00      	nop
 80045e6:	bf00      	nop
 80045e8:	371c      	adds	r7, #28
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr
 80045f2:	bf00      	nop
 80045f4:	40021000 	.word	0x40021000
 80045f8:	40010000 	.word	0x40010000
 80045fc:	48000400 	.word	0x48000400
 8004600:	48000800 	.word	0x48000800
 8004604:	48000c00 	.word	0x48000c00
 8004608:	48001000 	.word	0x48001000
 800460c:	48001400 	.word	0x48001400
 8004610:	48001800 	.word	0x48001800
 8004614:	40010400 	.word	0x40010400

08004618 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004618:	b480      	push	{r7}
 800461a:	b083      	sub	sp, #12
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	460b      	mov	r3, r1
 8004622:	807b      	strh	r3, [r7, #2]
 8004624:	4613      	mov	r3, r2
 8004626:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004628:	787b      	ldrb	r3, [r7, #1]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d003      	beq.n	8004636 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800462e:	887a      	ldrh	r2, [r7, #2]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004634:	e002      	b.n	800463c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004636:	887a      	ldrh	r2, [r7, #2]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800463c:	bf00      	nop
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b082      	sub	sp, #8
 800464c:	af00      	add	r7, sp, #0
 800464e:	4603      	mov	r3, r0
 8004650:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004652:	4b08      	ldr	r3, [pc, #32]	@ (8004674 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004654:	695a      	ldr	r2, [r3, #20]
 8004656:	88fb      	ldrh	r3, [r7, #6]
 8004658:	4013      	ands	r3, r2
 800465a:	2b00      	cmp	r3, #0
 800465c:	d006      	beq.n	800466c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800465e:	4a05      	ldr	r2, [pc, #20]	@ (8004674 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004660:	88fb      	ldrh	r3, [r7, #6]
 8004662:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004664:	88fb      	ldrh	r3, [r7, #6]
 8004666:	4618      	mov	r0, r3
 8004668:	f7fd fc3a 	bl	8001ee0 <HAL_GPIO_EXTI_Callback>
  }
}
 800466c:	bf00      	nop
 800466e:	3708      	adds	r7, #8
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}
 8004674:	40010400 	.word	0x40010400

08004678 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004678:	b480      	push	{r7}
 800467a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800467c:	4b04      	ldr	r3, [pc, #16]	@ (8004690 <HAL_PWREx_GetVoltageRange+0x18>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004684:	4618      	mov	r0, r3
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
 800468e:	bf00      	nop
 8004690:	40007000 	.word	0x40007000

08004694 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004694:	b480      	push	{r7}
 8004696:	b085      	sub	sp, #20
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046a2:	d130      	bne.n	8004706 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80046a4:	4b23      	ldr	r3, [pc, #140]	@ (8004734 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80046ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046b0:	d038      	beq.n	8004724 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80046b2:	4b20      	ldr	r3, [pc, #128]	@ (8004734 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80046ba:	4a1e      	ldr	r2, [pc, #120]	@ (8004734 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046bc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80046c0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80046c2:	4b1d      	ldr	r3, [pc, #116]	@ (8004738 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2232      	movs	r2, #50	@ 0x32
 80046c8:	fb02 f303 	mul.w	r3, r2, r3
 80046cc:	4a1b      	ldr	r2, [pc, #108]	@ (800473c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80046ce:	fba2 2303 	umull	r2, r3, r2, r3
 80046d2:	0c9b      	lsrs	r3, r3, #18
 80046d4:	3301      	adds	r3, #1
 80046d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046d8:	e002      	b.n	80046e0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	3b01      	subs	r3, #1
 80046de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046e0:	4b14      	ldr	r3, [pc, #80]	@ (8004734 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046e2:	695b      	ldr	r3, [r3, #20]
 80046e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046ec:	d102      	bne.n	80046f4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d1f2      	bne.n	80046da <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80046f4:	4b0f      	ldr	r3, [pc, #60]	@ (8004734 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046f6:	695b      	ldr	r3, [r3, #20]
 80046f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004700:	d110      	bne.n	8004724 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e00f      	b.n	8004726 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004706:	4b0b      	ldr	r3, [pc, #44]	@ (8004734 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800470e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004712:	d007      	beq.n	8004724 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004714:	4b07      	ldr	r3, [pc, #28]	@ (8004734 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800471c:	4a05      	ldr	r2, [pc, #20]	@ (8004734 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800471e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004722:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004724:	2300      	movs	r3, #0
}
 8004726:	4618      	mov	r0, r3
 8004728:	3714      	adds	r7, #20
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop
 8004734:	40007000 	.word	0x40007000
 8004738:	20000004 	.word	0x20000004
 800473c:	431bde83 	.word	0x431bde83

08004740 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b088      	sub	sp, #32
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d101      	bne.n	8004752 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e3ca      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004752:	4b97      	ldr	r3, [pc, #604]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f003 030c 	and.w	r3, r3, #12
 800475a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800475c:	4b94      	ldr	r3, [pc, #592]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	f003 0303 	and.w	r3, r3, #3
 8004764:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 0310 	and.w	r3, r3, #16
 800476e:	2b00      	cmp	r3, #0
 8004770:	f000 80e4 	beq.w	800493c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004774:	69bb      	ldr	r3, [r7, #24]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d007      	beq.n	800478a <HAL_RCC_OscConfig+0x4a>
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	2b0c      	cmp	r3, #12
 800477e:	f040 808b 	bne.w	8004898 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	2b01      	cmp	r3, #1
 8004786:	f040 8087 	bne.w	8004898 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800478a:	4b89      	ldr	r3, [pc, #548]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 0302 	and.w	r3, r3, #2
 8004792:	2b00      	cmp	r3, #0
 8004794:	d005      	beq.n	80047a2 <HAL_RCC_OscConfig+0x62>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	699b      	ldr	r3, [r3, #24]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d101      	bne.n	80047a2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e3a2      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6a1a      	ldr	r2, [r3, #32]
 80047a6:	4b82      	ldr	r3, [pc, #520]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 0308 	and.w	r3, r3, #8
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d004      	beq.n	80047bc <HAL_RCC_OscConfig+0x7c>
 80047b2:	4b7f      	ldr	r3, [pc, #508]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047ba:	e005      	b.n	80047c8 <HAL_RCC_OscConfig+0x88>
 80047bc:	4b7c      	ldr	r3, [pc, #496]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 80047be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047c2:	091b      	lsrs	r3, r3, #4
 80047c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d223      	bcs.n	8004814 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6a1b      	ldr	r3, [r3, #32]
 80047d0:	4618      	mov	r0, r3
 80047d2:	f000 fd55 	bl	8005280 <RCC_SetFlashLatencyFromMSIRange>
 80047d6:	4603      	mov	r3, r0
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d001      	beq.n	80047e0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e383      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80047e0:	4b73      	ldr	r3, [pc, #460]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a72      	ldr	r2, [pc, #456]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 80047e6:	f043 0308 	orr.w	r3, r3, #8
 80047ea:	6013      	str	r3, [r2, #0]
 80047ec:	4b70      	ldr	r3, [pc, #448]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a1b      	ldr	r3, [r3, #32]
 80047f8:	496d      	ldr	r1, [pc, #436]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 80047fa:	4313      	orrs	r3, r2
 80047fc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80047fe:	4b6c      	ldr	r3, [pc, #432]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	69db      	ldr	r3, [r3, #28]
 800480a:	021b      	lsls	r3, r3, #8
 800480c:	4968      	ldr	r1, [pc, #416]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 800480e:	4313      	orrs	r3, r2
 8004810:	604b      	str	r3, [r1, #4]
 8004812:	e025      	b.n	8004860 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004814:	4b66      	ldr	r3, [pc, #408]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a65      	ldr	r2, [pc, #404]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 800481a:	f043 0308 	orr.w	r3, r3, #8
 800481e:	6013      	str	r3, [r2, #0]
 8004820:	4b63      	ldr	r3, [pc, #396]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a1b      	ldr	r3, [r3, #32]
 800482c:	4960      	ldr	r1, [pc, #384]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 800482e:	4313      	orrs	r3, r2
 8004830:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004832:	4b5f      	ldr	r3, [pc, #380]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	69db      	ldr	r3, [r3, #28]
 800483e:	021b      	lsls	r3, r3, #8
 8004840:	495b      	ldr	r1, [pc, #364]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 8004842:	4313      	orrs	r3, r2
 8004844:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004846:	69bb      	ldr	r3, [r7, #24]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d109      	bne.n	8004860 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6a1b      	ldr	r3, [r3, #32]
 8004850:	4618      	mov	r0, r3
 8004852:	f000 fd15 	bl	8005280 <RCC_SetFlashLatencyFromMSIRange>
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d001      	beq.n	8004860 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	e343      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004860:	f000 fc4a 	bl	80050f8 <HAL_RCC_GetSysClockFreq>
 8004864:	4602      	mov	r2, r0
 8004866:	4b52      	ldr	r3, [pc, #328]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	091b      	lsrs	r3, r3, #4
 800486c:	f003 030f 	and.w	r3, r3, #15
 8004870:	4950      	ldr	r1, [pc, #320]	@ (80049b4 <HAL_RCC_OscConfig+0x274>)
 8004872:	5ccb      	ldrb	r3, [r1, r3]
 8004874:	f003 031f 	and.w	r3, r3, #31
 8004878:	fa22 f303 	lsr.w	r3, r2, r3
 800487c:	4a4e      	ldr	r2, [pc, #312]	@ (80049b8 <HAL_RCC_OscConfig+0x278>)
 800487e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004880:	4b4e      	ldr	r3, [pc, #312]	@ (80049bc <HAL_RCC_OscConfig+0x27c>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4618      	mov	r0, r3
 8004886:	f7fd fedd 	bl	8002644 <HAL_InitTick>
 800488a:	4603      	mov	r3, r0
 800488c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800488e:	7bfb      	ldrb	r3, [r7, #15]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d052      	beq.n	800493a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004894:	7bfb      	ldrb	r3, [r7, #15]
 8004896:	e327      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	699b      	ldr	r3, [r3, #24]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d032      	beq.n	8004906 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80048a0:	4b43      	ldr	r3, [pc, #268]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a42      	ldr	r2, [pc, #264]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 80048a6:	f043 0301 	orr.w	r3, r3, #1
 80048aa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80048ac:	f7fd ff1a 	bl	80026e4 <HAL_GetTick>
 80048b0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80048b2:	e008      	b.n	80048c6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80048b4:	f7fd ff16 	bl	80026e4 <HAL_GetTick>
 80048b8:	4602      	mov	r2, r0
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	2b02      	cmp	r3, #2
 80048c0:	d901      	bls.n	80048c6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80048c2:	2303      	movs	r3, #3
 80048c4:	e310      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80048c6:	4b3a      	ldr	r3, [pc, #232]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d0f0      	beq.n	80048b4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80048d2:	4b37      	ldr	r3, [pc, #220]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a36      	ldr	r2, [pc, #216]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 80048d8:	f043 0308 	orr.w	r3, r3, #8
 80048dc:	6013      	str	r3, [r2, #0]
 80048de:	4b34      	ldr	r3, [pc, #208]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	4931      	ldr	r1, [pc, #196]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 80048ec:	4313      	orrs	r3, r2
 80048ee:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048f0:	4b2f      	ldr	r3, [pc, #188]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	69db      	ldr	r3, [r3, #28]
 80048fc:	021b      	lsls	r3, r3, #8
 80048fe:	492c      	ldr	r1, [pc, #176]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 8004900:	4313      	orrs	r3, r2
 8004902:	604b      	str	r3, [r1, #4]
 8004904:	e01a      	b.n	800493c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004906:	4b2a      	ldr	r3, [pc, #168]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a29      	ldr	r2, [pc, #164]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 800490c:	f023 0301 	bic.w	r3, r3, #1
 8004910:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004912:	f7fd fee7 	bl	80026e4 <HAL_GetTick>
 8004916:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004918:	e008      	b.n	800492c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800491a:	f7fd fee3 	bl	80026e4 <HAL_GetTick>
 800491e:	4602      	mov	r2, r0
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	1ad3      	subs	r3, r2, r3
 8004924:	2b02      	cmp	r3, #2
 8004926:	d901      	bls.n	800492c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	e2dd      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800492c:	4b20      	ldr	r3, [pc, #128]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 0302 	and.w	r3, r3, #2
 8004934:	2b00      	cmp	r3, #0
 8004936:	d1f0      	bne.n	800491a <HAL_RCC_OscConfig+0x1da>
 8004938:	e000      	b.n	800493c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800493a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0301 	and.w	r3, r3, #1
 8004944:	2b00      	cmp	r3, #0
 8004946:	d074      	beq.n	8004a32 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	2b08      	cmp	r3, #8
 800494c:	d005      	beq.n	800495a <HAL_RCC_OscConfig+0x21a>
 800494e:	69bb      	ldr	r3, [r7, #24]
 8004950:	2b0c      	cmp	r3, #12
 8004952:	d10e      	bne.n	8004972 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	2b03      	cmp	r3, #3
 8004958:	d10b      	bne.n	8004972 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800495a:	4b15      	ldr	r3, [pc, #84]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d064      	beq.n	8004a30 <HAL_RCC_OscConfig+0x2f0>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d160      	bne.n	8004a30 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	e2ba      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800497a:	d106      	bne.n	800498a <HAL_RCC_OscConfig+0x24a>
 800497c:	4b0c      	ldr	r3, [pc, #48]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a0b      	ldr	r2, [pc, #44]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 8004982:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004986:	6013      	str	r3, [r2, #0]
 8004988:	e026      	b.n	80049d8 <HAL_RCC_OscConfig+0x298>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004992:	d115      	bne.n	80049c0 <HAL_RCC_OscConfig+0x280>
 8004994:	4b06      	ldr	r3, [pc, #24]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a05      	ldr	r2, [pc, #20]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 800499a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800499e:	6013      	str	r3, [r2, #0]
 80049a0:	4b03      	ldr	r3, [pc, #12]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a02      	ldr	r2, [pc, #8]	@ (80049b0 <HAL_RCC_OscConfig+0x270>)
 80049a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049aa:	6013      	str	r3, [r2, #0]
 80049ac:	e014      	b.n	80049d8 <HAL_RCC_OscConfig+0x298>
 80049ae:	bf00      	nop
 80049b0:	40021000 	.word	0x40021000
 80049b4:	0800d280 	.word	0x0800d280
 80049b8:	20000004 	.word	0x20000004
 80049bc:	20000008 	.word	0x20000008
 80049c0:	4ba0      	ldr	r3, [pc, #640]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a9f      	ldr	r2, [pc, #636]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 80049c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049ca:	6013      	str	r3, [r2, #0]
 80049cc:	4b9d      	ldr	r3, [pc, #628]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a9c      	ldr	r2, [pc, #624]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 80049d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80049d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d013      	beq.n	8004a08 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049e0:	f7fd fe80 	bl	80026e4 <HAL_GetTick>
 80049e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049e6:	e008      	b.n	80049fa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049e8:	f7fd fe7c 	bl	80026e4 <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	2b64      	cmp	r3, #100	@ 0x64
 80049f4:	d901      	bls.n	80049fa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80049f6:	2303      	movs	r3, #3
 80049f8:	e276      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049fa:	4b92      	ldr	r3, [pc, #584]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d0f0      	beq.n	80049e8 <HAL_RCC_OscConfig+0x2a8>
 8004a06:	e014      	b.n	8004a32 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a08:	f7fd fe6c 	bl	80026e4 <HAL_GetTick>
 8004a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a0e:	e008      	b.n	8004a22 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a10:	f7fd fe68 	bl	80026e4 <HAL_GetTick>
 8004a14:	4602      	mov	r2, r0
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	1ad3      	subs	r3, r2, r3
 8004a1a:	2b64      	cmp	r3, #100	@ 0x64
 8004a1c:	d901      	bls.n	8004a22 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e262      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a22:	4b88      	ldr	r3, [pc, #544]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d1f0      	bne.n	8004a10 <HAL_RCC_OscConfig+0x2d0>
 8004a2e:	e000      	b.n	8004a32 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0302 	and.w	r3, r3, #2
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d060      	beq.n	8004b00 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	2b04      	cmp	r3, #4
 8004a42:	d005      	beq.n	8004a50 <HAL_RCC_OscConfig+0x310>
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	2b0c      	cmp	r3, #12
 8004a48:	d119      	bne.n	8004a7e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d116      	bne.n	8004a7e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a50:	4b7c      	ldr	r3, [pc, #496]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d005      	beq.n	8004a68 <HAL_RCC_OscConfig+0x328>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d101      	bne.n	8004a68 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	e23f      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a68:	4b76      	ldr	r3, [pc, #472]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	691b      	ldr	r3, [r3, #16]
 8004a74:	061b      	lsls	r3, r3, #24
 8004a76:	4973      	ldr	r1, [pc, #460]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a7c:	e040      	b.n	8004b00 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	68db      	ldr	r3, [r3, #12]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d023      	beq.n	8004ace <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a86:	4b6f      	ldr	r3, [pc, #444]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a6e      	ldr	r2, [pc, #440]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004a8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a92:	f7fd fe27 	bl	80026e4 <HAL_GetTick>
 8004a96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a98:	e008      	b.n	8004aac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a9a:	f7fd fe23 	bl	80026e4 <HAL_GetTick>
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	1ad3      	subs	r3, r2, r3
 8004aa4:	2b02      	cmp	r3, #2
 8004aa6:	d901      	bls.n	8004aac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004aa8:	2303      	movs	r3, #3
 8004aaa:	e21d      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004aac:	4b65      	ldr	r3, [pc, #404]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d0f0      	beq.n	8004a9a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ab8:	4b62      	ldr	r3, [pc, #392]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	691b      	ldr	r3, [r3, #16]
 8004ac4:	061b      	lsls	r3, r3, #24
 8004ac6:	495f      	ldr	r1, [pc, #380]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	604b      	str	r3, [r1, #4]
 8004acc:	e018      	b.n	8004b00 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ace:	4b5d      	ldr	r3, [pc, #372]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a5c      	ldr	r2, [pc, #368]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004ad4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ad8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ada:	f7fd fe03 	bl	80026e4 <HAL_GetTick>
 8004ade:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ae0:	e008      	b.n	8004af4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ae2:	f7fd fdff 	bl	80026e4 <HAL_GetTick>
 8004ae6:	4602      	mov	r2, r0
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	1ad3      	subs	r3, r2, r3
 8004aec:	2b02      	cmp	r3, #2
 8004aee:	d901      	bls.n	8004af4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004af0:	2303      	movs	r3, #3
 8004af2:	e1f9      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004af4:	4b53      	ldr	r3, [pc, #332]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d1f0      	bne.n	8004ae2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0308 	and.w	r3, r3, #8
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d03c      	beq.n	8004b86 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	695b      	ldr	r3, [r3, #20]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d01c      	beq.n	8004b4e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b14:	4b4b      	ldr	r3, [pc, #300]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004b16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b1a:	4a4a      	ldr	r2, [pc, #296]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004b1c:	f043 0301 	orr.w	r3, r3, #1
 8004b20:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b24:	f7fd fdde 	bl	80026e4 <HAL_GetTick>
 8004b28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b2a:	e008      	b.n	8004b3e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b2c:	f7fd fdda 	bl	80026e4 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d901      	bls.n	8004b3e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e1d4      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b3e:	4b41      	ldr	r3, [pc, #260]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004b40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b44:	f003 0302 	and.w	r3, r3, #2
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d0ef      	beq.n	8004b2c <HAL_RCC_OscConfig+0x3ec>
 8004b4c:	e01b      	b.n	8004b86 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b4e:	4b3d      	ldr	r3, [pc, #244]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004b50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b54:	4a3b      	ldr	r2, [pc, #236]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004b56:	f023 0301 	bic.w	r3, r3, #1
 8004b5a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b5e:	f7fd fdc1 	bl	80026e4 <HAL_GetTick>
 8004b62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b64:	e008      	b.n	8004b78 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b66:	f7fd fdbd 	bl	80026e4 <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d901      	bls.n	8004b78 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e1b7      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b78:	4b32      	ldr	r3, [pc, #200]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004b7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b7e:	f003 0302 	and.w	r3, r3, #2
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d1ef      	bne.n	8004b66 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0304 	and.w	r3, r3, #4
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	f000 80a6 	beq.w	8004ce0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b94:	2300      	movs	r3, #0
 8004b96:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004b98:	4b2a      	ldr	r3, [pc, #168]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d10d      	bne.n	8004bc0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ba4:	4b27      	ldr	r3, [pc, #156]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004ba6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ba8:	4a26      	ldr	r2, [pc, #152]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004baa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bae:	6593      	str	r3, [r2, #88]	@ 0x58
 8004bb0:	4b24      	ldr	r3, [pc, #144]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004bb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bb8:	60bb      	str	r3, [r7, #8]
 8004bba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bc0:	4b21      	ldr	r3, [pc, #132]	@ (8004c48 <HAL_RCC_OscConfig+0x508>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d118      	bne.n	8004bfe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004bcc:	4b1e      	ldr	r3, [pc, #120]	@ (8004c48 <HAL_RCC_OscConfig+0x508>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a1d      	ldr	r2, [pc, #116]	@ (8004c48 <HAL_RCC_OscConfig+0x508>)
 8004bd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bd6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bd8:	f7fd fd84 	bl	80026e4 <HAL_GetTick>
 8004bdc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bde:	e008      	b.n	8004bf2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004be0:	f7fd fd80 	bl	80026e4 <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	2b02      	cmp	r3, #2
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e17a      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bf2:	4b15      	ldr	r3, [pc, #84]	@ (8004c48 <HAL_RCC_OscConfig+0x508>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d0f0      	beq.n	8004be0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d108      	bne.n	8004c18 <HAL_RCC_OscConfig+0x4d8>
 8004c06:	4b0f      	ldr	r3, [pc, #60]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004c08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c0c:	4a0d      	ldr	r2, [pc, #52]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004c0e:	f043 0301 	orr.w	r3, r3, #1
 8004c12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c16:	e029      	b.n	8004c6c <HAL_RCC_OscConfig+0x52c>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	2b05      	cmp	r3, #5
 8004c1e:	d115      	bne.n	8004c4c <HAL_RCC_OscConfig+0x50c>
 8004c20:	4b08      	ldr	r3, [pc, #32]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c26:	4a07      	ldr	r2, [pc, #28]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004c28:	f043 0304 	orr.w	r3, r3, #4
 8004c2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c30:	4b04      	ldr	r3, [pc, #16]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c36:	4a03      	ldr	r2, [pc, #12]	@ (8004c44 <HAL_RCC_OscConfig+0x504>)
 8004c38:	f043 0301 	orr.w	r3, r3, #1
 8004c3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c40:	e014      	b.n	8004c6c <HAL_RCC_OscConfig+0x52c>
 8004c42:	bf00      	nop
 8004c44:	40021000 	.word	0x40021000
 8004c48:	40007000 	.word	0x40007000
 8004c4c:	4b9c      	ldr	r3, [pc, #624]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c52:	4a9b      	ldr	r2, [pc, #620]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004c54:	f023 0301 	bic.w	r3, r3, #1
 8004c58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c5c:	4b98      	ldr	r3, [pc, #608]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004c5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c62:	4a97      	ldr	r2, [pc, #604]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004c64:	f023 0304 	bic.w	r3, r3, #4
 8004c68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d016      	beq.n	8004ca2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c74:	f7fd fd36 	bl	80026e4 <HAL_GetTick>
 8004c78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c7a:	e00a      	b.n	8004c92 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c7c:	f7fd fd32 	bl	80026e4 <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d901      	bls.n	8004c92 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	e12a      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c92:	4b8b      	ldr	r3, [pc, #556]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c98:	f003 0302 	and.w	r3, r3, #2
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d0ed      	beq.n	8004c7c <HAL_RCC_OscConfig+0x53c>
 8004ca0:	e015      	b.n	8004cce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ca2:	f7fd fd1f 	bl	80026e4 <HAL_GetTick>
 8004ca6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ca8:	e00a      	b.n	8004cc0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004caa:	f7fd fd1b 	bl	80026e4 <HAL_GetTick>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d901      	bls.n	8004cc0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004cbc:	2303      	movs	r3, #3
 8004cbe:	e113      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cc0:	4b7f      	ldr	r3, [pc, #508]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cc6:	f003 0302 	and.w	r3, r3, #2
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d1ed      	bne.n	8004caa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004cce:	7ffb      	ldrb	r3, [r7, #31]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d105      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cd4:	4b7a      	ldr	r3, [pc, #488]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cd8:	4a79      	ldr	r2, [pc, #484]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004cda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cde:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	f000 80fe 	beq.w	8004ee6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cee:	2b02      	cmp	r3, #2
 8004cf0:	f040 80d0 	bne.w	8004e94 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004cf4:	4b72      	ldr	r3, [pc, #456]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	f003 0203 	and.w	r2, r3, #3
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d130      	bne.n	8004d6a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d12:	3b01      	subs	r3, #1
 8004d14:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d127      	bne.n	8004d6a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d24:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d11f      	bne.n	8004d6a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d30:	687a      	ldr	r2, [r7, #4]
 8004d32:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004d34:	2a07      	cmp	r2, #7
 8004d36:	bf14      	ite	ne
 8004d38:	2201      	movne	r2, #1
 8004d3a:	2200      	moveq	r2, #0
 8004d3c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d113      	bne.n	8004d6a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d4c:	085b      	lsrs	r3, r3, #1
 8004d4e:	3b01      	subs	r3, #1
 8004d50:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d109      	bne.n	8004d6a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d60:	085b      	lsrs	r3, r3, #1
 8004d62:	3b01      	subs	r3, #1
 8004d64:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d66:	429a      	cmp	r2, r3
 8004d68:	d06e      	beq.n	8004e48 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	2b0c      	cmp	r3, #12
 8004d6e:	d069      	beq.n	8004e44 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004d70:	4b53      	ldr	r3, [pc, #332]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d105      	bne.n	8004d88 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004d7c:	4b50      	ldr	r3, [pc, #320]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d001      	beq.n	8004d8c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e0ad      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004d8c:	4b4c      	ldr	r3, [pc, #304]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a4b      	ldr	r2, [pc, #300]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004d92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d96:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004d98:	f7fd fca4 	bl	80026e4 <HAL_GetTick>
 8004d9c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d9e:	e008      	b.n	8004db2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004da0:	f7fd fca0 	bl	80026e4 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	d901      	bls.n	8004db2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e09a      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004db2:	4b43      	ldr	r3, [pc, #268]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d1f0      	bne.n	8004da0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004dbe:	4b40      	ldr	r3, [pc, #256]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004dc0:	68da      	ldr	r2, [r3, #12]
 8004dc2:	4b40      	ldr	r3, [pc, #256]	@ (8004ec4 <HAL_RCC_OscConfig+0x784>)
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004dce:	3a01      	subs	r2, #1
 8004dd0:	0112      	lsls	r2, r2, #4
 8004dd2:	4311      	orrs	r1, r2
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004dd8:	0212      	lsls	r2, r2, #8
 8004dda:	4311      	orrs	r1, r2
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004de0:	0852      	lsrs	r2, r2, #1
 8004de2:	3a01      	subs	r2, #1
 8004de4:	0552      	lsls	r2, r2, #21
 8004de6:	4311      	orrs	r1, r2
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004dec:	0852      	lsrs	r2, r2, #1
 8004dee:	3a01      	subs	r2, #1
 8004df0:	0652      	lsls	r2, r2, #25
 8004df2:	4311      	orrs	r1, r2
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004df8:	0912      	lsrs	r2, r2, #4
 8004dfa:	0452      	lsls	r2, r2, #17
 8004dfc:	430a      	orrs	r2, r1
 8004dfe:	4930      	ldr	r1, [pc, #192]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004e00:	4313      	orrs	r3, r2
 8004e02:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004e04:	4b2e      	ldr	r3, [pc, #184]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a2d      	ldr	r2, [pc, #180]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004e0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e0e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e10:	4b2b      	ldr	r3, [pc, #172]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	4a2a      	ldr	r2, [pc, #168]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004e16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e1a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004e1c:	f7fd fc62 	bl	80026e4 <HAL_GetTick>
 8004e20:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e22:	e008      	b.n	8004e36 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e24:	f7fd fc5e 	bl	80026e4 <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	2b02      	cmp	r3, #2
 8004e30:	d901      	bls.n	8004e36 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	e058      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e36:	4b22      	ldr	r3, [pc, #136]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d0f0      	beq.n	8004e24 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e42:	e050      	b.n	8004ee6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e04f      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e48:	4b1d      	ldr	r3, [pc, #116]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d148      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004e54:	4b1a      	ldr	r3, [pc, #104]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a19      	ldr	r2, [pc, #100]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004e5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e5e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e60:	4b17      	ldr	r3, [pc, #92]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	4a16      	ldr	r2, [pc, #88]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004e66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e6a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004e6c:	f7fd fc3a 	bl	80026e4 <HAL_GetTick>
 8004e70:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e72:	e008      	b.n	8004e86 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e74:	f7fd fc36 	bl	80026e4 <HAL_GetTick>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	1ad3      	subs	r3, r2, r3
 8004e7e:	2b02      	cmp	r3, #2
 8004e80:	d901      	bls.n	8004e86 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004e82:	2303      	movs	r3, #3
 8004e84:	e030      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e86:	4b0e      	ldr	r3, [pc, #56]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d0f0      	beq.n	8004e74 <HAL_RCC_OscConfig+0x734>
 8004e92:	e028      	b.n	8004ee6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e94:	69bb      	ldr	r3, [r7, #24]
 8004e96:	2b0c      	cmp	r3, #12
 8004e98:	d023      	beq.n	8004ee2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e9a:	4b09      	ldr	r3, [pc, #36]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a08      	ldr	r2, [pc, #32]	@ (8004ec0 <HAL_RCC_OscConfig+0x780>)
 8004ea0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ea4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ea6:	f7fd fc1d 	bl	80026e4 <HAL_GetTick>
 8004eaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004eac:	e00c      	b.n	8004ec8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eae:	f7fd fc19 	bl	80026e4 <HAL_GetTick>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d905      	bls.n	8004ec8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	e013      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
 8004ec0:	40021000 	.word	0x40021000
 8004ec4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ec8:	4b09      	ldr	r3, [pc, #36]	@ (8004ef0 <HAL_RCC_OscConfig+0x7b0>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d1ec      	bne.n	8004eae <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004ed4:	4b06      	ldr	r3, [pc, #24]	@ (8004ef0 <HAL_RCC_OscConfig+0x7b0>)
 8004ed6:	68da      	ldr	r2, [r3, #12]
 8004ed8:	4905      	ldr	r1, [pc, #20]	@ (8004ef0 <HAL_RCC_OscConfig+0x7b0>)
 8004eda:	4b06      	ldr	r3, [pc, #24]	@ (8004ef4 <HAL_RCC_OscConfig+0x7b4>)
 8004edc:	4013      	ands	r3, r2
 8004ede:	60cb      	str	r3, [r1, #12]
 8004ee0:	e001      	b.n	8004ee6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e000      	b.n	8004ee8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004ee6:	2300      	movs	r3, #0
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3720      	adds	r7, #32
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	40021000 	.word	0x40021000
 8004ef4:	feeefffc 	.word	0xfeeefffc

08004ef8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b084      	sub	sp, #16
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d101      	bne.n	8004f0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e0e7      	b.n	80050dc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f0c:	4b75      	ldr	r3, [pc, #468]	@ (80050e4 <HAL_RCC_ClockConfig+0x1ec>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 0307 	and.w	r3, r3, #7
 8004f14:	683a      	ldr	r2, [r7, #0]
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d910      	bls.n	8004f3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f1a:	4b72      	ldr	r3, [pc, #456]	@ (80050e4 <HAL_RCC_ClockConfig+0x1ec>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f023 0207 	bic.w	r2, r3, #7
 8004f22:	4970      	ldr	r1, [pc, #448]	@ (80050e4 <HAL_RCC_ClockConfig+0x1ec>)
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f2a:	4b6e      	ldr	r3, [pc, #440]	@ (80050e4 <HAL_RCC_ClockConfig+0x1ec>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0307 	and.w	r3, r3, #7
 8004f32:	683a      	ldr	r2, [r7, #0]
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d001      	beq.n	8004f3c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e0cf      	b.n	80050dc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0302 	and.w	r3, r3, #2
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d010      	beq.n	8004f6a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	689a      	ldr	r2, [r3, #8]
 8004f4c:	4b66      	ldr	r3, [pc, #408]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d908      	bls.n	8004f6a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f58:	4b63      	ldr	r3, [pc, #396]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	4960      	ldr	r1, [pc, #384]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f66:	4313      	orrs	r3, r2
 8004f68:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0301 	and.w	r3, r3, #1
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d04c      	beq.n	8005010 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	2b03      	cmp	r3, #3
 8004f7c:	d107      	bne.n	8004f8e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f7e:	4b5a      	ldr	r3, [pc, #360]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d121      	bne.n	8004fce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e0a6      	b.n	80050dc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	2b02      	cmp	r3, #2
 8004f94:	d107      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f96:	4b54      	ldr	r3, [pc, #336]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d115      	bne.n	8004fce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e09a      	b.n	80050dc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d107      	bne.n	8004fbe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004fae:	4b4e      	ldr	r3, [pc, #312]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 0302 	and.w	r3, r3, #2
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d109      	bne.n	8004fce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e08e      	b.n	80050dc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fbe:	4b4a      	ldr	r3, [pc, #296]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d101      	bne.n	8004fce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e086      	b.n	80050dc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004fce:	4b46      	ldr	r3, [pc, #280]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f023 0203 	bic.w	r2, r3, #3
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	4943      	ldr	r1, [pc, #268]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fe0:	f7fd fb80 	bl	80026e4 <HAL_GetTick>
 8004fe4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fe6:	e00a      	b.n	8004ffe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fe8:	f7fd fb7c 	bl	80026e4 <HAL_GetTick>
 8004fec:	4602      	mov	r2, r0
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d901      	bls.n	8004ffe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004ffa:	2303      	movs	r3, #3
 8004ffc:	e06e      	b.n	80050dc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ffe:	4b3a      	ldr	r3, [pc, #232]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f003 020c 	and.w	r2, r3, #12
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	429a      	cmp	r2, r3
 800500e:	d1eb      	bne.n	8004fe8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0302 	and.w	r3, r3, #2
 8005018:	2b00      	cmp	r3, #0
 800501a:	d010      	beq.n	800503e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	689a      	ldr	r2, [r3, #8]
 8005020:	4b31      	ldr	r3, [pc, #196]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005028:	429a      	cmp	r2, r3
 800502a:	d208      	bcs.n	800503e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800502c:	4b2e      	ldr	r3, [pc, #184]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	492b      	ldr	r1, [pc, #172]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 800503a:	4313      	orrs	r3, r2
 800503c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800503e:	4b29      	ldr	r3, [pc, #164]	@ (80050e4 <HAL_RCC_ClockConfig+0x1ec>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f003 0307 	and.w	r3, r3, #7
 8005046:	683a      	ldr	r2, [r7, #0]
 8005048:	429a      	cmp	r2, r3
 800504a:	d210      	bcs.n	800506e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800504c:	4b25      	ldr	r3, [pc, #148]	@ (80050e4 <HAL_RCC_ClockConfig+0x1ec>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f023 0207 	bic.w	r2, r3, #7
 8005054:	4923      	ldr	r1, [pc, #140]	@ (80050e4 <HAL_RCC_ClockConfig+0x1ec>)
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	4313      	orrs	r3, r2
 800505a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800505c:	4b21      	ldr	r3, [pc, #132]	@ (80050e4 <HAL_RCC_ClockConfig+0x1ec>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0307 	and.w	r3, r3, #7
 8005064:	683a      	ldr	r2, [r7, #0]
 8005066:	429a      	cmp	r2, r3
 8005068:	d001      	beq.n	800506e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e036      	b.n	80050dc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 0304 	and.w	r3, r3, #4
 8005076:	2b00      	cmp	r3, #0
 8005078:	d008      	beq.n	800508c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800507a:	4b1b      	ldr	r3, [pc, #108]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	4918      	ldr	r1, [pc, #96]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 8005088:	4313      	orrs	r3, r2
 800508a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 0308 	and.w	r3, r3, #8
 8005094:	2b00      	cmp	r3, #0
 8005096:	d009      	beq.n	80050ac <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005098:	4b13      	ldr	r3, [pc, #76]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	691b      	ldr	r3, [r3, #16]
 80050a4:	00db      	lsls	r3, r3, #3
 80050a6:	4910      	ldr	r1, [pc, #64]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 80050a8:	4313      	orrs	r3, r2
 80050aa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80050ac:	f000 f824 	bl	80050f8 <HAL_RCC_GetSysClockFreq>
 80050b0:	4602      	mov	r2, r0
 80050b2:	4b0d      	ldr	r3, [pc, #52]	@ (80050e8 <HAL_RCC_ClockConfig+0x1f0>)
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	091b      	lsrs	r3, r3, #4
 80050b8:	f003 030f 	and.w	r3, r3, #15
 80050bc:	490b      	ldr	r1, [pc, #44]	@ (80050ec <HAL_RCC_ClockConfig+0x1f4>)
 80050be:	5ccb      	ldrb	r3, [r1, r3]
 80050c0:	f003 031f 	and.w	r3, r3, #31
 80050c4:	fa22 f303 	lsr.w	r3, r2, r3
 80050c8:	4a09      	ldr	r2, [pc, #36]	@ (80050f0 <HAL_RCC_ClockConfig+0x1f8>)
 80050ca:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80050cc:	4b09      	ldr	r3, [pc, #36]	@ (80050f4 <HAL_RCC_ClockConfig+0x1fc>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4618      	mov	r0, r3
 80050d2:	f7fd fab7 	bl	8002644 <HAL_InitTick>
 80050d6:	4603      	mov	r3, r0
 80050d8:	72fb      	strb	r3, [r7, #11]

  return status;
 80050da:	7afb      	ldrb	r3, [r7, #11]
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3710      	adds	r7, #16
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	40022000 	.word	0x40022000
 80050e8:	40021000 	.word	0x40021000
 80050ec:	0800d280 	.word	0x0800d280
 80050f0:	20000004 	.word	0x20000004
 80050f4:	20000008 	.word	0x20000008

080050f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b089      	sub	sp, #36	@ 0x24
 80050fc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80050fe:	2300      	movs	r3, #0
 8005100:	61fb      	str	r3, [r7, #28]
 8005102:	2300      	movs	r3, #0
 8005104:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005106:	4b3e      	ldr	r3, [pc, #248]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x108>)
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	f003 030c 	and.w	r3, r3, #12
 800510e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005110:	4b3b      	ldr	r3, [pc, #236]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x108>)
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	f003 0303 	and.w	r3, r3, #3
 8005118:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d005      	beq.n	800512c <HAL_RCC_GetSysClockFreq+0x34>
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	2b0c      	cmp	r3, #12
 8005124:	d121      	bne.n	800516a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2b01      	cmp	r3, #1
 800512a:	d11e      	bne.n	800516a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800512c:	4b34      	ldr	r3, [pc, #208]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x108>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f003 0308 	and.w	r3, r3, #8
 8005134:	2b00      	cmp	r3, #0
 8005136:	d107      	bne.n	8005148 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005138:	4b31      	ldr	r3, [pc, #196]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x108>)
 800513a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800513e:	0a1b      	lsrs	r3, r3, #8
 8005140:	f003 030f 	and.w	r3, r3, #15
 8005144:	61fb      	str	r3, [r7, #28]
 8005146:	e005      	b.n	8005154 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005148:	4b2d      	ldr	r3, [pc, #180]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x108>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	091b      	lsrs	r3, r3, #4
 800514e:	f003 030f 	and.w	r3, r3, #15
 8005152:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005154:	4a2b      	ldr	r2, [pc, #172]	@ (8005204 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800515c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d10d      	bne.n	8005180 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005164:	69fb      	ldr	r3, [r7, #28]
 8005166:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005168:	e00a      	b.n	8005180 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	2b04      	cmp	r3, #4
 800516e:	d102      	bne.n	8005176 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005170:	4b25      	ldr	r3, [pc, #148]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x110>)
 8005172:	61bb      	str	r3, [r7, #24]
 8005174:	e004      	b.n	8005180 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	2b08      	cmp	r3, #8
 800517a:	d101      	bne.n	8005180 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800517c:	4b23      	ldr	r3, [pc, #140]	@ (800520c <HAL_RCC_GetSysClockFreq+0x114>)
 800517e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	2b0c      	cmp	r3, #12
 8005184:	d134      	bne.n	80051f0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005186:	4b1e      	ldr	r3, [pc, #120]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x108>)
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	f003 0303 	and.w	r3, r3, #3
 800518e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	2b02      	cmp	r3, #2
 8005194:	d003      	beq.n	800519e <HAL_RCC_GetSysClockFreq+0xa6>
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	2b03      	cmp	r3, #3
 800519a:	d003      	beq.n	80051a4 <HAL_RCC_GetSysClockFreq+0xac>
 800519c:	e005      	b.n	80051aa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800519e:	4b1a      	ldr	r3, [pc, #104]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x110>)
 80051a0:	617b      	str	r3, [r7, #20]
      break;
 80051a2:	e005      	b.n	80051b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80051a4:	4b19      	ldr	r3, [pc, #100]	@ (800520c <HAL_RCC_GetSysClockFreq+0x114>)
 80051a6:	617b      	str	r3, [r7, #20]
      break;
 80051a8:	e002      	b.n	80051b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80051aa:	69fb      	ldr	r3, [r7, #28]
 80051ac:	617b      	str	r3, [r7, #20]
      break;
 80051ae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051b0:	4b13      	ldr	r3, [pc, #76]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x108>)
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	091b      	lsrs	r3, r3, #4
 80051b6:	f003 0307 	and.w	r3, r3, #7
 80051ba:	3301      	adds	r3, #1
 80051bc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80051be:	4b10      	ldr	r3, [pc, #64]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x108>)
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	0a1b      	lsrs	r3, r3, #8
 80051c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	fb03 f202 	mul.w	r2, r3, r2
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051d4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x108>)
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	0e5b      	lsrs	r3, r3, #25
 80051dc:	f003 0303 	and.w	r3, r3, #3
 80051e0:	3301      	adds	r3, #1
 80051e2:	005b      	lsls	r3, r3, #1
 80051e4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80051e6:	697a      	ldr	r2, [r7, #20]
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80051f0:	69bb      	ldr	r3, [r7, #24]
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3724      	adds	r7, #36	@ 0x24
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop
 8005200:	40021000 	.word	0x40021000
 8005204:	0800d298 	.word	0x0800d298
 8005208:	00f42400 	.word	0x00f42400
 800520c:	007a1200 	.word	0x007a1200

08005210 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005210:	b480      	push	{r7}
 8005212:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005214:	4b03      	ldr	r3, [pc, #12]	@ (8005224 <HAL_RCC_GetHCLKFreq+0x14>)
 8005216:	681b      	ldr	r3, [r3, #0]
}
 8005218:	4618      	mov	r0, r3
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr
 8005222:	bf00      	nop
 8005224:	20000004 	.word	0x20000004

08005228 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800522c:	f7ff fff0 	bl	8005210 <HAL_RCC_GetHCLKFreq>
 8005230:	4602      	mov	r2, r0
 8005232:	4b06      	ldr	r3, [pc, #24]	@ (800524c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	0a1b      	lsrs	r3, r3, #8
 8005238:	f003 0307 	and.w	r3, r3, #7
 800523c:	4904      	ldr	r1, [pc, #16]	@ (8005250 <HAL_RCC_GetPCLK1Freq+0x28>)
 800523e:	5ccb      	ldrb	r3, [r1, r3]
 8005240:	f003 031f 	and.w	r3, r3, #31
 8005244:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005248:	4618      	mov	r0, r3
 800524a:	bd80      	pop	{r7, pc}
 800524c:	40021000 	.word	0x40021000
 8005250:	0800d290 	.word	0x0800d290

08005254 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005258:	f7ff ffda 	bl	8005210 <HAL_RCC_GetHCLKFreq>
 800525c:	4602      	mov	r2, r0
 800525e:	4b06      	ldr	r3, [pc, #24]	@ (8005278 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	0adb      	lsrs	r3, r3, #11
 8005264:	f003 0307 	and.w	r3, r3, #7
 8005268:	4904      	ldr	r1, [pc, #16]	@ (800527c <HAL_RCC_GetPCLK2Freq+0x28>)
 800526a:	5ccb      	ldrb	r3, [r1, r3]
 800526c:	f003 031f 	and.w	r3, r3, #31
 8005270:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005274:	4618      	mov	r0, r3
 8005276:	bd80      	pop	{r7, pc}
 8005278:	40021000 	.word	0x40021000
 800527c:	0800d290 	.word	0x0800d290

08005280 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b086      	sub	sp, #24
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005288:	2300      	movs	r3, #0
 800528a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800528c:	4b2a      	ldr	r3, [pc, #168]	@ (8005338 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800528e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005290:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005294:	2b00      	cmp	r3, #0
 8005296:	d003      	beq.n	80052a0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005298:	f7ff f9ee 	bl	8004678 <HAL_PWREx_GetVoltageRange>
 800529c:	6178      	str	r0, [r7, #20]
 800529e:	e014      	b.n	80052ca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80052a0:	4b25      	ldr	r3, [pc, #148]	@ (8005338 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052a4:	4a24      	ldr	r2, [pc, #144]	@ (8005338 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80052ac:	4b22      	ldr	r3, [pc, #136]	@ (8005338 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052b4:	60fb      	str	r3, [r7, #12]
 80052b6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80052b8:	f7ff f9de 	bl	8004678 <HAL_PWREx_GetVoltageRange>
 80052bc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80052be:	4b1e      	ldr	r3, [pc, #120]	@ (8005338 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052c2:	4a1d      	ldr	r2, [pc, #116]	@ (8005338 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052c8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052d0:	d10b      	bne.n	80052ea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2b80      	cmp	r3, #128	@ 0x80
 80052d6:	d919      	bls.n	800530c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2ba0      	cmp	r3, #160	@ 0xa0
 80052dc:	d902      	bls.n	80052e4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80052de:	2302      	movs	r3, #2
 80052e0:	613b      	str	r3, [r7, #16]
 80052e2:	e013      	b.n	800530c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80052e4:	2301      	movs	r3, #1
 80052e6:	613b      	str	r3, [r7, #16]
 80052e8:	e010      	b.n	800530c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2b80      	cmp	r3, #128	@ 0x80
 80052ee:	d902      	bls.n	80052f6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80052f0:	2303      	movs	r3, #3
 80052f2:	613b      	str	r3, [r7, #16]
 80052f4:	e00a      	b.n	800530c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2b80      	cmp	r3, #128	@ 0x80
 80052fa:	d102      	bne.n	8005302 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80052fc:	2302      	movs	r3, #2
 80052fe:	613b      	str	r3, [r7, #16]
 8005300:	e004      	b.n	800530c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2b70      	cmp	r3, #112	@ 0x70
 8005306:	d101      	bne.n	800530c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005308:	2301      	movs	r3, #1
 800530a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800530c:	4b0b      	ldr	r3, [pc, #44]	@ (800533c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f023 0207 	bic.w	r2, r3, #7
 8005314:	4909      	ldr	r1, [pc, #36]	@ (800533c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	4313      	orrs	r3, r2
 800531a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800531c:	4b07      	ldr	r3, [pc, #28]	@ (800533c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0307 	and.w	r3, r3, #7
 8005324:	693a      	ldr	r2, [r7, #16]
 8005326:	429a      	cmp	r2, r3
 8005328:	d001      	beq.n	800532e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e000      	b.n	8005330 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	3718      	adds	r7, #24
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}
 8005338:	40021000 	.word	0x40021000
 800533c:	40022000 	.word	0x40022000

08005340 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b086      	sub	sp, #24
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005348:	2300      	movs	r3, #0
 800534a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800534c:	2300      	movs	r3, #0
 800534e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005358:	2b00      	cmp	r3, #0
 800535a:	d041      	beq.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005360:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005364:	d02a      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005366:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800536a:	d824      	bhi.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800536c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005370:	d008      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005372:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005376:	d81e      	bhi.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005378:	2b00      	cmp	r3, #0
 800537a:	d00a      	beq.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800537c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005380:	d010      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005382:	e018      	b.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005384:	4b86      	ldr	r3, [pc, #536]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	4a85      	ldr	r2, [pc, #532]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800538a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800538e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005390:	e015      	b.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	3304      	adds	r3, #4
 8005396:	2100      	movs	r1, #0
 8005398:	4618      	mov	r0, r3
 800539a:	f000 fabb 	bl	8005914 <RCCEx_PLLSAI1_Config>
 800539e:	4603      	mov	r3, r0
 80053a0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80053a2:	e00c      	b.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	3320      	adds	r3, #32
 80053a8:	2100      	movs	r1, #0
 80053aa:	4618      	mov	r0, r3
 80053ac:	f000 fba6 	bl	8005afc <RCCEx_PLLSAI2_Config>
 80053b0:	4603      	mov	r3, r0
 80053b2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80053b4:	e003      	b.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	74fb      	strb	r3, [r7, #19]
      break;
 80053ba:	e000      	b.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80053bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80053be:	7cfb      	ldrb	r3, [r7, #19]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d10b      	bne.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80053c4:	4b76      	ldr	r3, [pc, #472]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053d2:	4973      	ldr	r1, [pc, #460]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80053da:	e001      	b.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053dc:	7cfb      	ldrb	r3, [r7, #19]
 80053de:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d041      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053f0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80053f4:	d02a      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80053f6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80053fa:	d824      	bhi.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80053fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005400:	d008      	beq.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005402:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005406:	d81e      	bhi.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005408:	2b00      	cmp	r3, #0
 800540a:	d00a      	beq.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800540c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005410:	d010      	beq.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005412:	e018      	b.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005414:	4b62      	ldr	r3, [pc, #392]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	4a61      	ldr	r2, [pc, #388]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800541a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800541e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005420:	e015      	b.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	3304      	adds	r3, #4
 8005426:	2100      	movs	r1, #0
 8005428:	4618      	mov	r0, r3
 800542a:	f000 fa73 	bl	8005914 <RCCEx_PLLSAI1_Config>
 800542e:	4603      	mov	r3, r0
 8005430:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005432:	e00c      	b.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	3320      	adds	r3, #32
 8005438:	2100      	movs	r1, #0
 800543a:	4618      	mov	r0, r3
 800543c:	f000 fb5e 	bl	8005afc <RCCEx_PLLSAI2_Config>
 8005440:	4603      	mov	r3, r0
 8005442:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005444:	e003      	b.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	74fb      	strb	r3, [r7, #19]
      break;
 800544a:	e000      	b.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800544c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800544e:	7cfb      	ldrb	r3, [r7, #19]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d10b      	bne.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005454:	4b52      	ldr	r3, [pc, #328]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005456:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800545a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005462:	494f      	ldr	r1, [pc, #316]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005464:	4313      	orrs	r3, r2
 8005466:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800546a:	e001      	b.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800546c:	7cfb      	ldrb	r3, [r7, #19]
 800546e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005478:	2b00      	cmp	r3, #0
 800547a:	f000 80a0 	beq.w	80055be <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800547e:	2300      	movs	r3, #0
 8005480:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005482:	4b47      	ldr	r3, [pc, #284]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005486:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800548a:	2b00      	cmp	r3, #0
 800548c:	d101      	bne.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800548e:	2301      	movs	r3, #1
 8005490:	e000      	b.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005492:	2300      	movs	r3, #0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d00d      	beq.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005498:	4b41      	ldr	r3, [pc, #260]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800549a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800549c:	4a40      	ldr	r2, [pc, #256]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800549e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80054a4:	4b3e      	ldr	r3, [pc, #248]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054ac:	60bb      	str	r3, [r7, #8]
 80054ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054b0:	2301      	movs	r3, #1
 80054b2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80054b4:	4b3b      	ldr	r3, [pc, #236]	@ (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a3a      	ldr	r2, [pc, #232]	@ (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80054ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054be:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80054c0:	f7fd f910 	bl	80026e4 <HAL_GetTick>
 80054c4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80054c6:	e009      	b.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054c8:	f7fd f90c 	bl	80026e4 <HAL_GetTick>
 80054cc:	4602      	mov	r2, r0
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	1ad3      	subs	r3, r2, r3
 80054d2:	2b02      	cmp	r3, #2
 80054d4:	d902      	bls.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80054d6:	2303      	movs	r3, #3
 80054d8:	74fb      	strb	r3, [r7, #19]
        break;
 80054da:	e005      	b.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80054dc:	4b31      	ldr	r3, [pc, #196]	@ (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d0ef      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80054e8:	7cfb      	ldrb	r3, [r7, #19]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d15c      	bne.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80054ee:	4b2c      	ldr	r3, [pc, #176]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054f8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d01f      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005506:	697a      	ldr	r2, [r7, #20]
 8005508:	429a      	cmp	r2, r3
 800550a:	d019      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800550c:	4b24      	ldr	r3, [pc, #144]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800550e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005512:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005516:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005518:	4b21      	ldr	r3, [pc, #132]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800551a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800551e:	4a20      	ldr	r2, [pc, #128]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005520:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005524:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005528:	4b1d      	ldr	r3, [pc, #116]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800552a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800552e:	4a1c      	ldr	r2, [pc, #112]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005530:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005534:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005538:	4a19      	ldr	r2, [pc, #100]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	f003 0301 	and.w	r3, r3, #1
 8005546:	2b00      	cmp	r3, #0
 8005548:	d016      	beq.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800554a:	f7fd f8cb 	bl	80026e4 <HAL_GetTick>
 800554e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005550:	e00b      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005552:	f7fd f8c7 	bl	80026e4 <HAL_GetTick>
 8005556:	4602      	mov	r2, r0
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005560:	4293      	cmp	r3, r2
 8005562:	d902      	bls.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005564:	2303      	movs	r3, #3
 8005566:	74fb      	strb	r3, [r7, #19]
            break;
 8005568:	e006      	b.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800556a:	4b0d      	ldr	r3, [pc, #52]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800556c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005570:	f003 0302 	and.w	r3, r3, #2
 8005574:	2b00      	cmp	r3, #0
 8005576:	d0ec      	beq.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005578:	7cfb      	ldrb	r3, [r7, #19]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d10c      	bne.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800557e:	4b08      	ldr	r3, [pc, #32]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005580:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005584:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800558e:	4904      	ldr	r1, [pc, #16]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005590:	4313      	orrs	r3, r2
 8005592:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005596:	e009      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005598:	7cfb      	ldrb	r3, [r7, #19]
 800559a:	74bb      	strb	r3, [r7, #18]
 800559c:	e006      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800559e:	bf00      	nop
 80055a0:	40021000 	.word	0x40021000
 80055a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055a8:	7cfb      	ldrb	r3, [r7, #19]
 80055aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80055ac:	7c7b      	ldrb	r3, [r7, #17]
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d105      	bne.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055b2:	4b9e      	ldr	r3, [pc, #632]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055b6:	4a9d      	ldr	r2, [pc, #628]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055bc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d00a      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80055ca:	4b98      	ldr	r3, [pc, #608]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055d0:	f023 0203 	bic.w	r2, r3, #3
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055d8:	4994      	ldr	r1, [pc, #592]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055da:	4313      	orrs	r3, r2
 80055dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 0302 	and.w	r3, r3, #2
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d00a      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80055ec:	4b8f      	ldr	r3, [pc, #572]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055f2:	f023 020c 	bic.w	r2, r3, #12
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055fa:	498c      	ldr	r1, [pc, #560]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055fc:	4313      	orrs	r3, r2
 80055fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 0304 	and.w	r3, r3, #4
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00a      	beq.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800560e:	4b87      	ldr	r3, [pc, #540]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005614:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561c:	4983      	ldr	r1, [pc, #524]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800561e:	4313      	orrs	r3, r2
 8005620:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 0308 	and.w	r3, r3, #8
 800562c:	2b00      	cmp	r3, #0
 800562e:	d00a      	beq.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005630:	4b7e      	ldr	r3, [pc, #504]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005632:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005636:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800563e:	497b      	ldr	r1, [pc, #492]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005640:	4313      	orrs	r3, r2
 8005642:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0310 	and.w	r3, r3, #16
 800564e:	2b00      	cmp	r3, #0
 8005650:	d00a      	beq.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005652:	4b76      	ldr	r3, [pc, #472]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005654:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005658:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005660:	4972      	ldr	r1, [pc, #456]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005662:	4313      	orrs	r3, r2
 8005664:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 0320 	and.w	r3, r3, #32
 8005670:	2b00      	cmp	r3, #0
 8005672:	d00a      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005674:	4b6d      	ldr	r3, [pc, #436]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800567a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005682:	496a      	ldr	r1, [pc, #424]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005684:	4313      	orrs	r3, r2
 8005686:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00a      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005696:	4b65      	ldr	r3, [pc, #404]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005698:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800569c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056a4:	4961      	ldr	r1, [pc, #388]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d00a      	beq.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80056b8:	4b5c      	ldr	r3, [pc, #368]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056c6:	4959      	ldr	r1, [pc, #356]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056c8:	4313      	orrs	r3, r2
 80056ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d00a      	beq.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056da:	4b54      	ldr	r3, [pc, #336]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056e0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056e8:	4950      	ldr	r1, [pc, #320]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056ea:	4313      	orrs	r3, r2
 80056ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d00a      	beq.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80056fc:	4b4b      	ldr	r3, [pc, #300]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005702:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800570a:	4948      	ldr	r1, [pc, #288]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800570c:	4313      	orrs	r3, r2
 800570e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800571a:	2b00      	cmp	r3, #0
 800571c:	d00a      	beq.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800571e:	4b43      	ldr	r3, [pc, #268]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005720:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005724:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800572c:	493f      	ldr	r1, [pc, #252]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800572e:	4313      	orrs	r3, r2
 8005730:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800573c:	2b00      	cmp	r3, #0
 800573e:	d028      	beq.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005740:	4b3a      	ldr	r3, [pc, #232]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005742:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005746:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800574e:	4937      	ldr	r1, [pc, #220]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005750:	4313      	orrs	r3, r2
 8005752:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800575a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800575e:	d106      	bne.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005760:	4b32      	ldr	r3, [pc, #200]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	4a31      	ldr	r2, [pc, #196]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005766:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800576a:	60d3      	str	r3, [r2, #12]
 800576c:	e011      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005772:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005776:	d10c      	bne.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	3304      	adds	r3, #4
 800577c:	2101      	movs	r1, #1
 800577e:	4618      	mov	r0, r3
 8005780:	f000 f8c8 	bl	8005914 <RCCEx_PLLSAI1_Config>
 8005784:	4603      	mov	r3, r0
 8005786:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005788:	7cfb      	ldrb	r3, [r7, #19]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d001      	beq.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800578e:	7cfb      	ldrb	r3, [r7, #19]
 8005790:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800579a:	2b00      	cmp	r3, #0
 800579c:	d028      	beq.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800579e:	4b23      	ldr	r3, [pc, #140]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057a4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057ac:	491f      	ldr	r1, [pc, #124]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057ae:	4313      	orrs	r3, r2
 80057b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057bc:	d106      	bne.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057be:	4b1b      	ldr	r3, [pc, #108]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057c0:	68db      	ldr	r3, [r3, #12]
 80057c2:	4a1a      	ldr	r2, [pc, #104]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057c8:	60d3      	str	r3, [r2, #12]
 80057ca:	e011      	b.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80057d4:	d10c      	bne.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	3304      	adds	r3, #4
 80057da:	2101      	movs	r1, #1
 80057dc:	4618      	mov	r0, r3
 80057de:	f000 f899 	bl	8005914 <RCCEx_PLLSAI1_Config>
 80057e2:	4603      	mov	r3, r0
 80057e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80057e6:	7cfb      	ldrb	r3, [r7, #19]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d001      	beq.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80057ec:	7cfb      	ldrb	r3, [r7, #19]
 80057ee:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d02b      	beq.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80057fc:	4b0b      	ldr	r3, [pc, #44]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005802:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800580a:	4908      	ldr	r1, [pc, #32]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800580c:	4313      	orrs	r3, r2
 800580e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005816:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800581a:	d109      	bne.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800581c:	4b03      	ldr	r3, [pc, #12]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	4a02      	ldr	r2, [pc, #8]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005822:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005826:	60d3      	str	r3, [r2, #12]
 8005828:	e014      	b.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800582a:	bf00      	nop
 800582c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005834:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005838:	d10c      	bne.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	3304      	adds	r3, #4
 800583e:	2101      	movs	r1, #1
 8005840:	4618      	mov	r0, r3
 8005842:	f000 f867 	bl	8005914 <RCCEx_PLLSAI1_Config>
 8005846:	4603      	mov	r3, r0
 8005848:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800584a:	7cfb      	ldrb	r3, [r7, #19]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d001      	beq.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005850:	7cfb      	ldrb	r3, [r7, #19]
 8005852:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800585c:	2b00      	cmp	r3, #0
 800585e:	d02f      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005860:	4b2b      	ldr	r3, [pc, #172]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005862:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005866:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800586e:	4928      	ldr	r1, [pc, #160]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005870:	4313      	orrs	r3, r2
 8005872:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800587a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800587e:	d10d      	bne.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	3304      	adds	r3, #4
 8005884:	2102      	movs	r1, #2
 8005886:	4618      	mov	r0, r3
 8005888:	f000 f844 	bl	8005914 <RCCEx_PLLSAI1_Config>
 800588c:	4603      	mov	r3, r0
 800588e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005890:	7cfb      	ldrb	r3, [r7, #19]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d014      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005896:	7cfb      	ldrb	r3, [r7, #19]
 8005898:	74bb      	strb	r3, [r7, #18]
 800589a:	e011      	b.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80058a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058a4:	d10c      	bne.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	3320      	adds	r3, #32
 80058aa:	2102      	movs	r1, #2
 80058ac:	4618      	mov	r0, r3
 80058ae:	f000 f925 	bl	8005afc <RCCEx_PLLSAI2_Config>
 80058b2:	4603      	mov	r3, r0
 80058b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80058b6:	7cfb      	ldrb	r3, [r7, #19]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d001      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80058bc:	7cfb      	ldrb	r3, [r7, #19]
 80058be:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00a      	beq.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80058cc:	4b10      	ldr	r3, [pc, #64]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80058ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058d2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058da:	490d      	ldr	r1, [pc, #52]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80058dc:	4313      	orrs	r3, r2
 80058de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d00b      	beq.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80058ee:	4b08      	ldr	r3, [pc, #32]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80058f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058f4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058fe:	4904      	ldr	r1, [pc, #16]	@ (8005910 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005900:	4313      	orrs	r3, r2
 8005902:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005906:	7cbb      	ldrb	r3, [r7, #18]
}
 8005908:	4618      	mov	r0, r3
 800590a:	3718      	adds	r7, #24
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	40021000 	.word	0x40021000

08005914 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800591e:	2300      	movs	r3, #0
 8005920:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005922:	4b75      	ldr	r3, [pc, #468]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	f003 0303 	and.w	r3, r3, #3
 800592a:	2b00      	cmp	r3, #0
 800592c:	d018      	beq.n	8005960 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800592e:	4b72      	ldr	r3, [pc, #456]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005930:	68db      	ldr	r3, [r3, #12]
 8005932:	f003 0203 	and.w	r2, r3, #3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	429a      	cmp	r2, r3
 800593c:	d10d      	bne.n	800595a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
       ||
 8005942:	2b00      	cmp	r3, #0
 8005944:	d009      	beq.n	800595a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005946:	4b6c      	ldr	r3, [pc, #432]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	091b      	lsrs	r3, r3, #4
 800594c:	f003 0307 	and.w	r3, r3, #7
 8005950:	1c5a      	adds	r2, r3, #1
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	685b      	ldr	r3, [r3, #4]
       ||
 8005956:	429a      	cmp	r2, r3
 8005958:	d047      	beq.n	80059ea <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	73fb      	strb	r3, [r7, #15]
 800595e:	e044      	b.n	80059ea <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2b03      	cmp	r3, #3
 8005966:	d018      	beq.n	800599a <RCCEx_PLLSAI1_Config+0x86>
 8005968:	2b03      	cmp	r3, #3
 800596a:	d825      	bhi.n	80059b8 <RCCEx_PLLSAI1_Config+0xa4>
 800596c:	2b01      	cmp	r3, #1
 800596e:	d002      	beq.n	8005976 <RCCEx_PLLSAI1_Config+0x62>
 8005970:	2b02      	cmp	r3, #2
 8005972:	d009      	beq.n	8005988 <RCCEx_PLLSAI1_Config+0x74>
 8005974:	e020      	b.n	80059b8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005976:	4b60      	ldr	r3, [pc, #384]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 0302 	and.w	r3, r3, #2
 800597e:	2b00      	cmp	r3, #0
 8005980:	d11d      	bne.n	80059be <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005986:	e01a      	b.n	80059be <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005988:	4b5b      	ldr	r3, [pc, #364]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005990:	2b00      	cmp	r3, #0
 8005992:	d116      	bne.n	80059c2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005998:	e013      	b.n	80059c2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800599a:	4b57      	ldr	r3, [pc, #348]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d10f      	bne.n	80059c6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80059a6:	4b54      	ldr	r3, [pc, #336]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d109      	bne.n	80059c6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80059b6:	e006      	b.n	80059c6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80059b8:	2301      	movs	r3, #1
 80059ba:	73fb      	strb	r3, [r7, #15]
      break;
 80059bc:	e004      	b.n	80059c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059be:	bf00      	nop
 80059c0:	e002      	b.n	80059c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059c2:	bf00      	nop
 80059c4:	e000      	b.n	80059c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80059c8:	7bfb      	ldrb	r3, [r7, #15]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d10d      	bne.n	80059ea <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80059ce:	4b4a      	ldr	r3, [pc, #296]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059d0:	68db      	ldr	r3, [r3, #12]
 80059d2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6819      	ldr	r1, [r3, #0]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	3b01      	subs	r3, #1
 80059e0:	011b      	lsls	r3, r3, #4
 80059e2:	430b      	orrs	r3, r1
 80059e4:	4944      	ldr	r1, [pc, #272]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059e6:	4313      	orrs	r3, r2
 80059e8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80059ea:	7bfb      	ldrb	r3, [r7, #15]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d17d      	bne.n	8005aec <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80059f0:	4b41      	ldr	r3, [pc, #260]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a40      	ldr	r2, [pc, #256]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80059fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059fc:	f7fc fe72 	bl	80026e4 <HAL_GetTick>
 8005a00:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a02:	e009      	b.n	8005a18 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a04:	f7fc fe6e 	bl	80026e4 <HAL_GetTick>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	1ad3      	subs	r3, r2, r3
 8005a0e:	2b02      	cmp	r3, #2
 8005a10:	d902      	bls.n	8005a18 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005a12:	2303      	movs	r3, #3
 8005a14:	73fb      	strb	r3, [r7, #15]
        break;
 8005a16:	e005      	b.n	8005a24 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a18:	4b37      	ldr	r3, [pc, #220]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d1ef      	bne.n	8005a04 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005a24:	7bfb      	ldrb	r3, [r7, #15]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d160      	bne.n	8005aec <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d111      	bne.n	8005a54 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a30:	4b31      	ldr	r3, [pc, #196]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a32:	691b      	ldr	r3, [r3, #16]
 8005a34:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005a38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	6892      	ldr	r2, [r2, #8]
 8005a40:	0211      	lsls	r1, r2, #8
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	68d2      	ldr	r2, [r2, #12]
 8005a46:	0912      	lsrs	r2, r2, #4
 8005a48:	0452      	lsls	r2, r2, #17
 8005a4a:	430a      	orrs	r2, r1
 8005a4c:	492a      	ldr	r1, [pc, #168]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	610b      	str	r3, [r1, #16]
 8005a52:	e027      	b.n	8005aa4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d112      	bne.n	8005a80 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a5a:	4b27      	ldr	r3, [pc, #156]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a5c:	691b      	ldr	r3, [r3, #16]
 8005a5e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005a62:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a66:	687a      	ldr	r2, [r7, #4]
 8005a68:	6892      	ldr	r2, [r2, #8]
 8005a6a:	0211      	lsls	r1, r2, #8
 8005a6c:	687a      	ldr	r2, [r7, #4]
 8005a6e:	6912      	ldr	r2, [r2, #16]
 8005a70:	0852      	lsrs	r2, r2, #1
 8005a72:	3a01      	subs	r2, #1
 8005a74:	0552      	lsls	r2, r2, #21
 8005a76:	430a      	orrs	r2, r1
 8005a78:	491f      	ldr	r1, [pc, #124]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	610b      	str	r3, [r1, #16]
 8005a7e:	e011      	b.n	8005aa4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a80:	4b1d      	ldr	r3, [pc, #116]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a82:	691b      	ldr	r3, [r3, #16]
 8005a84:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005a88:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a8c:	687a      	ldr	r2, [r7, #4]
 8005a8e:	6892      	ldr	r2, [r2, #8]
 8005a90:	0211      	lsls	r1, r2, #8
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	6952      	ldr	r2, [r2, #20]
 8005a96:	0852      	lsrs	r2, r2, #1
 8005a98:	3a01      	subs	r2, #1
 8005a9a:	0652      	lsls	r2, r2, #25
 8005a9c:	430a      	orrs	r2, r1
 8005a9e:	4916      	ldr	r1, [pc, #88]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005aa4:	4b14      	ldr	r3, [pc, #80]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a13      	ldr	r2, [pc, #76]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005aaa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005aae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ab0:	f7fc fe18 	bl	80026e4 <HAL_GetTick>
 8005ab4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ab6:	e009      	b.n	8005acc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ab8:	f7fc fe14 	bl	80026e4 <HAL_GetTick>
 8005abc:	4602      	mov	r2, r0
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	1ad3      	subs	r3, r2, r3
 8005ac2:	2b02      	cmp	r3, #2
 8005ac4:	d902      	bls.n	8005acc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	73fb      	strb	r3, [r7, #15]
          break;
 8005aca:	e005      	b.n	8005ad8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005acc:	4b0a      	ldr	r3, [pc, #40]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d0ef      	beq.n	8005ab8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005ad8:	7bfb      	ldrb	r3, [r7, #15]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d106      	bne.n	8005aec <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005ade:	4b06      	ldr	r3, [pc, #24]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ae0:	691a      	ldr	r2, [r3, #16]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	699b      	ldr	r3, [r3, #24]
 8005ae6:	4904      	ldr	r1, [pc, #16]	@ (8005af8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3710      	adds	r7, #16
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
 8005af6:	bf00      	nop
 8005af8:	40021000 	.word	0x40021000

08005afc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b06:	2300      	movs	r3, #0
 8005b08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005b0a:	4b6a      	ldr	r3, [pc, #424]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	f003 0303 	and.w	r3, r3, #3
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d018      	beq.n	8005b48 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005b16:	4b67      	ldr	r3, [pc, #412]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	f003 0203 	and.w	r2, r3, #3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d10d      	bne.n	8005b42 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
       ||
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d009      	beq.n	8005b42 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005b2e:	4b61      	ldr	r3, [pc, #388]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	091b      	lsrs	r3, r3, #4
 8005b34:	f003 0307 	and.w	r3, r3, #7
 8005b38:	1c5a      	adds	r2, r3, #1
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	685b      	ldr	r3, [r3, #4]
       ||
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d047      	beq.n	8005bd2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	73fb      	strb	r3, [r7, #15]
 8005b46:	e044      	b.n	8005bd2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	2b03      	cmp	r3, #3
 8005b4e:	d018      	beq.n	8005b82 <RCCEx_PLLSAI2_Config+0x86>
 8005b50:	2b03      	cmp	r3, #3
 8005b52:	d825      	bhi.n	8005ba0 <RCCEx_PLLSAI2_Config+0xa4>
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d002      	beq.n	8005b5e <RCCEx_PLLSAI2_Config+0x62>
 8005b58:	2b02      	cmp	r3, #2
 8005b5a:	d009      	beq.n	8005b70 <RCCEx_PLLSAI2_Config+0x74>
 8005b5c:	e020      	b.n	8005ba0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005b5e:	4b55      	ldr	r3, [pc, #340]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f003 0302 	and.w	r3, r3, #2
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d11d      	bne.n	8005ba6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b6e:	e01a      	b.n	8005ba6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005b70:	4b50      	ldr	r3, [pc, #320]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d116      	bne.n	8005baa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b80:	e013      	b.n	8005baa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005b82:	4b4c      	ldr	r3, [pc, #304]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d10f      	bne.n	8005bae <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005b8e:	4b49      	ldr	r3, [pc, #292]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d109      	bne.n	8005bae <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005b9e:	e006      	b.n	8005bae <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	73fb      	strb	r3, [r7, #15]
      break;
 8005ba4:	e004      	b.n	8005bb0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005ba6:	bf00      	nop
 8005ba8:	e002      	b.n	8005bb0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005baa:	bf00      	nop
 8005bac:	e000      	b.n	8005bb0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005bae:	bf00      	nop
    }

    if(status == HAL_OK)
 8005bb0:	7bfb      	ldrb	r3, [r7, #15]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d10d      	bne.n	8005bd2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005bb6:	4b3f      	ldr	r3, [pc, #252]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bb8:	68db      	ldr	r3, [r3, #12]
 8005bba:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6819      	ldr	r1, [r3, #0]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	3b01      	subs	r3, #1
 8005bc8:	011b      	lsls	r3, r3, #4
 8005bca:	430b      	orrs	r3, r1
 8005bcc:	4939      	ldr	r1, [pc, #228]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005bd2:	7bfb      	ldrb	r3, [r7, #15]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d167      	bne.n	8005ca8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005bd8:	4b36      	ldr	r3, [pc, #216]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a35      	ldr	r2, [pc, #212]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005be2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005be4:	f7fc fd7e 	bl	80026e4 <HAL_GetTick>
 8005be8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005bea:	e009      	b.n	8005c00 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005bec:	f7fc fd7a 	bl	80026e4 <HAL_GetTick>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	2b02      	cmp	r3, #2
 8005bf8:	d902      	bls.n	8005c00 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	73fb      	strb	r3, [r7, #15]
        break;
 8005bfe:	e005      	b.n	8005c0c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005c00:	4b2c      	ldr	r3, [pc, #176]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d1ef      	bne.n	8005bec <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005c0c:	7bfb      	ldrb	r3, [r7, #15]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d14a      	bne.n	8005ca8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d111      	bne.n	8005c3c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005c18:	4b26      	ldr	r3, [pc, #152]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c1a:	695b      	ldr	r3, [r3, #20]
 8005c1c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005c20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	6892      	ldr	r2, [r2, #8]
 8005c28:	0211      	lsls	r1, r2, #8
 8005c2a:	687a      	ldr	r2, [r7, #4]
 8005c2c:	68d2      	ldr	r2, [r2, #12]
 8005c2e:	0912      	lsrs	r2, r2, #4
 8005c30:	0452      	lsls	r2, r2, #17
 8005c32:	430a      	orrs	r2, r1
 8005c34:	491f      	ldr	r1, [pc, #124]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c36:	4313      	orrs	r3, r2
 8005c38:	614b      	str	r3, [r1, #20]
 8005c3a:	e011      	b.n	8005c60 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005c3c:	4b1d      	ldr	r3, [pc, #116]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c3e:	695b      	ldr	r3, [r3, #20]
 8005c40:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005c44:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	6892      	ldr	r2, [r2, #8]
 8005c4c:	0211      	lsls	r1, r2, #8
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	6912      	ldr	r2, [r2, #16]
 8005c52:	0852      	lsrs	r2, r2, #1
 8005c54:	3a01      	subs	r2, #1
 8005c56:	0652      	lsls	r2, r2, #25
 8005c58:	430a      	orrs	r2, r1
 8005c5a:	4916      	ldr	r1, [pc, #88]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005c60:	4b14      	ldr	r3, [pc, #80]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a13      	ldr	r2, [pc, #76]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c6a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c6c:	f7fc fd3a 	bl	80026e4 <HAL_GetTick>
 8005c70:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005c72:	e009      	b.n	8005c88 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005c74:	f7fc fd36 	bl	80026e4 <HAL_GetTick>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	1ad3      	subs	r3, r2, r3
 8005c7e:	2b02      	cmp	r3, #2
 8005c80:	d902      	bls.n	8005c88 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005c82:	2303      	movs	r3, #3
 8005c84:	73fb      	strb	r3, [r7, #15]
          break;
 8005c86:	e005      	b.n	8005c94 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005c88:	4b0a      	ldr	r3, [pc, #40]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d0ef      	beq.n	8005c74 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005c94:	7bfb      	ldrb	r3, [r7, #15]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d106      	bne.n	8005ca8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005c9a:	4b06      	ldr	r3, [pc, #24]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c9c:	695a      	ldr	r2, [r3, #20]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	695b      	ldr	r3, [r3, #20]
 8005ca2:	4904      	ldr	r1, [pc, #16]	@ (8005cb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	3710      	adds	r7, #16
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
 8005cb2:	bf00      	nop
 8005cb4:	40021000 	.word	0x40021000

08005cb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b082      	sub	sp, #8
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d101      	bne.n	8005cca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e049      	b.n	8005d5e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d106      	bne.n	8005ce4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f7fc f9ea 	bl	80020b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2202      	movs	r2, #2
 8005ce8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	3304      	adds	r3, #4
 8005cf4:	4619      	mov	r1, r3
 8005cf6:	4610      	mov	r0, r2
 8005cf8:	f000 fe14 	bl	8006924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2201      	movs	r2, #1
 8005d10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2201      	movs	r2, #1
 8005d18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2201      	movs	r2, #1
 8005d48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d5c:	2300      	movs	r3, #0
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3708      	adds	r7, #8
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
	...

08005d68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b085      	sub	sp, #20
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d001      	beq.n	8005d80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e04f      	b.n	8005e20 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2202      	movs	r2, #2
 8005d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	68da      	ldr	r2, [r3, #12]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f042 0201 	orr.w	r2, r2, #1
 8005d96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a23      	ldr	r2, [pc, #140]	@ (8005e2c <HAL_TIM_Base_Start_IT+0xc4>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d01d      	beq.n	8005dde <HAL_TIM_Base_Start_IT+0x76>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005daa:	d018      	beq.n	8005dde <HAL_TIM_Base_Start_IT+0x76>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a1f      	ldr	r2, [pc, #124]	@ (8005e30 <HAL_TIM_Base_Start_IT+0xc8>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d013      	beq.n	8005dde <HAL_TIM_Base_Start_IT+0x76>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a1e      	ldr	r2, [pc, #120]	@ (8005e34 <HAL_TIM_Base_Start_IT+0xcc>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d00e      	beq.n	8005dde <HAL_TIM_Base_Start_IT+0x76>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a1c      	ldr	r2, [pc, #112]	@ (8005e38 <HAL_TIM_Base_Start_IT+0xd0>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d009      	beq.n	8005dde <HAL_TIM_Base_Start_IT+0x76>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a1b      	ldr	r2, [pc, #108]	@ (8005e3c <HAL_TIM_Base_Start_IT+0xd4>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d004      	beq.n	8005dde <HAL_TIM_Base_Start_IT+0x76>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a19      	ldr	r2, [pc, #100]	@ (8005e40 <HAL_TIM_Base_Start_IT+0xd8>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d115      	bne.n	8005e0a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	689a      	ldr	r2, [r3, #8]
 8005de4:	4b17      	ldr	r3, [pc, #92]	@ (8005e44 <HAL_TIM_Base_Start_IT+0xdc>)
 8005de6:	4013      	ands	r3, r2
 8005de8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2b06      	cmp	r3, #6
 8005dee:	d015      	beq.n	8005e1c <HAL_TIM_Base_Start_IT+0xb4>
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005df6:	d011      	beq.n	8005e1c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f042 0201 	orr.w	r2, r2, #1
 8005e06:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e08:	e008      	b.n	8005e1c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f042 0201 	orr.w	r2, r2, #1
 8005e18:	601a      	str	r2, [r3, #0]
 8005e1a:	e000      	b.n	8005e1e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e1c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005e1e:	2300      	movs	r3, #0
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3714      	adds	r7, #20
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr
 8005e2c:	40012c00 	.word	0x40012c00
 8005e30:	40000400 	.word	0x40000400
 8005e34:	40000800 	.word	0x40000800
 8005e38:	40000c00 	.word	0x40000c00
 8005e3c:	40013400 	.word	0x40013400
 8005e40:	40014000 	.word	0x40014000
 8005e44:	00010007 	.word	0x00010007

08005e48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b082      	sub	sp, #8
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d101      	bne.n	8005e5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e049      	b.n	8005eee <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d106      	bne.n	8005e74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 f841 	bl	8005ef6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2202      	movs	r2, #2
 8005e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	3304      	adds	r3, #4
 8005e84:	4619      	mov	r1, r3
 8005e86:	4610      	mov	r0, r2
 8005e88:	f000 fd4c 	bl	8006924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2201      	movs	r2, #1
 8005e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005eec:	2300      	movs	r3, #0
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3708      	adds	r7, #8
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}

08005ef6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005ef6:	b480      	push	{r7}
 8005ef8:	b083      	sub	sp, #12
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005efe:	bf00      	nop
 8005f00:	370c      	adds	r7, #12
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr
	...

08005f0c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b084      	sub	sp, #16
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d109      	bne.n	8005f30 <HAL_TIM_PWM_Start+0x24>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	bf14      	ite	ne
 8005f28:	2301      	movne	r3, #1
 8005f2a:	2300      	moveq	r3, #0
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	e03c      	b.n	8005faa <HAL_TIM_PWM_Start+0x9e>
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	2b04      	cmp	r3, #4
 8005f34:	d109      	bne.n	8005f4a <HAL_TIM_PWM_Start+0x3e>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	bf14      	ite	ne
 8005f42:	2301      	movne	r3, #1
 8005f44:	2300      	moveq	r3, #0
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	e02f      	b.n	8005faa <HAL_TIM_PWM_Start+0x9e>
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	2b08      	cmp	r3, #8
 8005f4e:	d109      	bne.n	8005f64 <HAL_TIM_PWM_Start+0x58>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	bf14      	ite	ne
 8005f5c:	2301      	movne	r3, #1
 8005f5e:	2300      	moveq	r3, #0
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	e022      	b.n	8005faa <HAL_TIM_PWM_Start+0x9e>
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	2b0c      	cmp	r3, #12
 8005f68:	d109      	bne.n	8005f7e <HAL_TIM_PWM_Start+0x72>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	bf14      	ite	ne
 8005f76:	2301      	movne	r3, #1
 8005f78:	2300      	moveq	r3, #0
 8005f7a:	b2db      	uxtb	r3, r3
 8005f7c:	e015      	b.n	8005faa <HAL_TIM_PWM_Start+0x9e>
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	2b10      	cmp	r3, #16
 8005f82:	d109      	bne.n	8005f98 <HAL_TIM_PWM_Start+0x8c>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005f8a:	b2db      	uxtb	r3, r3
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	bf14      	ite	ne
 8005f90:	2301      	movne	r3, #1
 8005f92:	2300      	moveq	r3, #0
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	e008      	b.n	8005faa <HAL_TIM_PWM_Start+0x9e>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005f9e:	b2db      	uxtb	r3, r3
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	bf14      	ite	ne
 8005fa4:	2301      	movne	r3, #1
 8005fa6:	2300      	moveq	r3, #0
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d001      	beq.n	8005fb2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e09c      	b.n	80060ec <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d104      	bne.n	8005fc2 <HAL_TIM_PWM_Start+0xb6>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2202      	movs	r2, #2
 8005fbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fc0:	e023      	b.n	800600a <HAL_TIM_PWM_Start+0xfe>
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	2b04      	cmp	r3, #4
 8005fc6:	d104      	bne.n	8005fd2 <HAL_TIM_PWM_Start+0xc6>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2202      	movs	r2, #2
 8005fcc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005fd0:	e01b      	b.n	800600a <HAL_TIM_PWM_Start+0xfe>
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	2b08      	cmp	r3, #8
 8005fd6:	d104      	bne.n	8005fe2 <HAL_TIM_PWM_Start+0xd6>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2202      	movs	r2, #2
 8005fdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005fe0:	e013      	b.n	800600a <HAL_TIM_PWM_Start+0xfe>
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	2b0c      	cmp	r3, #12
 8005fe6:	d104      	bne.n	8005ff2 <HAL_TIM_PWM_Start+0xe6>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2202      	movs	r2, #2
 8005fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ff0:	e00b      	b.n	800600a <HAL_TIM_PWM_Start+0xfe>
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	2b10      	cmp	r3, #16
 8005ff6:	d104      	bne.n	8006002 <HAL_TIM_PWM_Start+0xf6>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2202      	movs	r2, #2
 8005ffc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006000:	e003      	b.n	800600a <HAL_TIM_PWM_Start+0xfe>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2202      	movs	r2, #2
 8006006:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	2201      	movs	r2, #1
 8006010:	6839      	ldr	r1, [r7, #0]
 8006012:	4618      	mov	r0, r3
 8006014:	f001 f9b4 	bl	8007380 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a35      	ldr	r2, [pc, #212]	@ (80060f4 <HAL_TIM_PWM_Start+0x1e8>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d013      	beq.n	800604a <HAL_TIM_PWM_Start+0x13e>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a34      	ldr	r2, [pc, #208]	@ (80060f8 <HAL_TIM_PWM_Start+0x1ec>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d00e      	beq.n	800604a <HAL_TIM_PWM_Start+0x13e>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a32      	ldr	r2, [pc, #200]	@ (80060fc <HAL_TIM_PWM_Start+0x1f0>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d009      	beq.n	800604a <HAL_TIM_PWM_Start+0x13e>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a31      	ldr	r2, [pc, #196]	@ (8006100 <HAL_TIM_PWM_Start+0x1f4>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d004      	beq.n	800604a <HAL_TIM_PWM_Start+0x13e>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a2f      	ldr	r2, [pc, #188]	@ (8006104 <HAL_TIM_PWM_Start+0x1f8>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d101      	bne.n	800604e <HAL_TIM_PWM_Start+0x142>
 800604a:	2301      	movs	r3, #1
 800604c:	e000      	b.n	8006050 <HAL_TIM_PWM_Start+0x144>
 800604e:	2300      	movs	r3, #0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d007      	beq.n	8006064 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006062:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a22      	ldr	r2, [pc, #136]	@ (80060f4 <HAL_TIM_PWM_Start+0x1e8>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d01d      	beq.n	80060aa <HAL_TIM_PWM_Start+0x19e>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006076:	d018      	beq.n	80060aa <HAL_TIM_PWM_Start+0x19e>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a22      	ldr	r2, [pc, #136]	@ (8006108 <HAL_TIM_PWM_Start+0x1fc>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d013      	beq.n	80060aa <HAL_TIM_PWM_Start+0x19e>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a21      	ldr	r2, [pc, #132]	@ (800610c <HAL_TIM_PWM_Start+0x200>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d00e      	beq.n	80060aa <HAL_TIM_PWM_Start+0x19e>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a1f      	ldr	r2, [pc, #124]	@ (8006110 <HAL_TIM_PWM_Start+0x204>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d009      	beq.n	80060aa <HAL_TIM_PWM_Start+0x19e>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a17      	ldr	r2, [pc, #92]	@ (80060f8 <HAL_TIM_PWM_Start+0x1ec>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d004      	beq.n	80060aa <HAL_TIM_PWM_Start+0x19e>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a15      	ldr	r2, [pc, #84]	@ (80060fc <HAL_TIM_PWM_Start+0x1f0>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d115      	bne.n	80060d6 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	689a      	ldr	r2, [r3, #8]
 80060b0:	4b18      	ldr	r3, [pc, #96]	@ (8006114 <HAL_TIM_PWM_Start+0x208>)
 80060b2:	4013      	ands	r3, r2
 80060b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2b06      	cmp	r3, #6
 80060ba:	d015      	beq.n	80060e8 <HAL_TIM_PWM_Start+0x1dc>
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060c2:	d011      	beq.n	80060e8 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	681a      	ldr	r2, [r3, #0]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f042 0201 	orr.w	r2, r2, #1
 80060d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060d4:	e008      	b.n	80060e8 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f042 0201 	orr.w	r2, r2, #1
 80060e4:	601a      	str	r2, [r3, #0]
 80060e6:	e000      	b.n	80060ea <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060e8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3710      	adds	r7, #16
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	40012c00 	.word	0x40012c00
 80060f8:	40013400 	.word	0x40013400
 80060fc:	40014000 	.word	0x40014000
 8006100:	40014400 	.word	0x40014400
 8006104:	40014800 	.word	0x40014800
 8006108:	40000400 	.word	0x40000400
 800610c:	40000800 	.word	0x40000800
 8006110:	40000c00 	.word	0x40000c00
 8006114:	00010007 	.word	0x00010007

08006118 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b082      	sub	sp, #8
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d101      	bne.n	800612a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e049      	b.n	80061be <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006130:	b2db      	uxtb	r3, r3
 8006132:	2b00      	cmp	r3, #0
 8006134:	d106      	bne.n	8006144 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f000 f841 	bl	80061c6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2202      	movs	r2, #2
 8006148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	3304      	adds	r3, #4
 8006154:	4619      	mov	r1, r3
 8006156:	4610      	mov	r0, r2
 8006158:	f000 fbe4 	bl	8006924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2201      	movs	r2, #1
 8006190:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2201      	movs	r2, #1
 80061a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061bc:	2300      	movs	r3, #0
}
 80061be:	4618      	mov	r0, r3
 80061c0:	3708      	adds	r7, #8
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}

080061c6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80061c6:	b480      	push	{r7}
 80061c8:	b083      	sub	sp, #12
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80061ce:	bf00      	nop
 80061d0:	370c      	adds	r7, #12
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr

080061da <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80061da:	b580      	push	{r7, lr}
 80061dc:	b084      	sub	sp, #16
 80061de:	af00      	add	r7, sp, #0
 80061e0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	691b      	ldr	r3, [r3, #16]
 80061f0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	f003 0302 	and.w	r3, r3, #2
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d020      	beq.n	800623e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f003 0302 	and.w	r3, r3, #2
 8006202:	2b00      	cmp	r3, #0
 8006204:	d01b      	beq.n	800623e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f06f 0202 	mvn.w	r2, #2
 800620e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2201      	movs	r2, #1
 8006214:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	699b      	ldr	r3, [r3, #24]
 800621c:	f003 0303 	and.w	r3, r3, #3
 8006220:	2b00      	cmp	r3, #0
 8006222:	d003      	beq.n	800622c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f000 fb5e 	bl	80068e6 <HAL_TIM_IC_CaptureCallback>
 800622a:	e005      	b.n	8006238 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f000 fb50 	bl	80068d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 fb61 	bl	80068fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2200      	movs	r2, #0
 800623c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	f003 0304 	and.w	r3, r3, #4
 8006244:	2b00      	cmp	r3, #0
 8006246:	d020      	beq.n	800628a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f003 0304 	and.w	r3, r3, #4
 800624e:	2b00      	cmp	r3, #0
 8006250:	d01b      	beq.n	800628a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f06f 0204 	mvn.w	r2, #4
 800625a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2202      	movs	r2, #2
 8006260:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	699b      	ldr	r3, [r3, #24]
 8006268:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800626c:	2b00      	cmp	r3, #0
 800626e:	d003      	beq.n	8006278 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f000 fb38 	bl	80068e6 <HAL_TIM_IC_CaptureCallback>
 8006276:	e005      	b.n	8006284 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f000 fb2a 	bl	80068d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f000 fb3b 	bl	80068fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	f003 0308 	and.w	r3, r3, #8
 8006290:	2b00      	cmp	r3, #0
 8006292:	d020      	beq.n	80062d6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f003 0308 	and.w	r3, r3, #8
 800629a:	2b00      	cmp	r3, #0
 800629c:	d01b      	beq.n	80062d6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f06f 0208 	mvn.w	r2, #8
 80062a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2204      	movs	r2, #4
 80062ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	69db      	ldr	r3, [r3, #28]
 80062b4:	f003 0303 	and.w	r3, r3, #3
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d003      	beq.n	80062c4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	f000 fb12 	bl	80068e6 <HAL_TIM_IC_CaptureCallback>
 80062c2:	e005      	b.n	80062d0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f000 fb04 	bl	80068d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f000 fb15 	bl	80068fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	f003 0310 	and.w	r3, r3, #16
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d020      	beq.n	8006322 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f003 0310 	and.w	r3, r3, #16
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d01b      	beq.n	8006322 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f06f 0210 	mvn.w	r2, #16
 80062f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2208      	movs	r2, #8
 80062f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	69db      	ldr	r3, [r3, #28]
 8006300:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006304:	2b00      	cmp	r3, #0
 8006306:	d003      	beq.n	8006310 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f000 faec 	bl	80068e6 <HAL_TIM_IC_CaptureCallback>
 800630e:	e005      	b.n	800631c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f000 fade 	bl	80068d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f000 faef 	bl	80068fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2200      	movs	r2, #0
 8006320:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	f003 0301 	and.w	r3, r3, #1
 8006328:	2b00      	cmp	r3, #0
 800632a:	d00c      	beq.n	8006346 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f003 0301 	and.w	r3, r3, #1
 8006332:	2b00      	cmp	r3, #0
 8006334:	d007      	beq.n	8006346 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f06f 0201 	mvn.w	r2, #1
 800633e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f7fb f98b 	bl	800165c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800634c:	2b00      	cmp	r3, #0
 800634e:	d00c      	beq.n	800636a <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006356:	2b00      	cmp	r3, #0
 8006358:	d007      	beq.n	800636a <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006362:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f001 f8c3 	bl	80074f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006370:	2b00      	cmp	r3, #0
 8006372:	d00c      	beq.n	800638e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800637a:	2b00      	cmp	r3, #0
 800637c:	d007      	beq.n	800638e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006386:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f001 f8bb 	bl	8007504 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006394:	2b00      	cmp	r3, #0
 8006396:	d00c      	beq.n	80063b2 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d007      	beq.n	80063b2 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80063aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f000 faae 	bl	800690e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	f003 0320 	and.w	r3, r3, #32
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d00c      	beq.n	80063d6 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f003 0320 	and.w	r3, r3, #32
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d007      	beq.n	80063d6 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f06f 0220 	mvn.w	r2, #32
 80063ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f001 f883 	bl	80074dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80063d6:	bf00      	nop
 80063d8:	3710      	adds	r7, #16
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}

080063de <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b086      	sub	sp, #24
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	60f8      	str	r0, [r7, #12]
 80063e6:	60b9      	str	r1, [r7, #8]
 80063e8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063ea:	2300      	movs	r3, #0
 80063ec:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d101      	bne.n	80063fc <HAL_TIM_IC_ConfigChannel+0x1e>
 80063f8:	2302      	movs	r3, #2
 80063fa:	e088      	b.n	800650e <HAL_TIM_IC_ConfigChannel+0x130>
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2201      	movs	r2, #1
 8006400:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d11b      	bne.n	8006442 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800641a:	f000 fdf3 	bl	8007004 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	699a      	ldr	r2, [r3, #24]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f022 020c 	bic.w	r2, r2, #12
 800642c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	6999      	ldr	r1, [r3, #24]
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	689a      	ldr	r2, [r3, #8]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	430a      	orrs	r2, r1
 800643e:	619a      	str	r2, [r3, #24]
 8006440:	e060      	b.n	8006504 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2b04      	cmp	r3, #4
 8006446:	d11c      	bne.n	8006482 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8006458:	f000 fe71 	bl	800713e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	699a      	ldr	r2, [r3, #24]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800646a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	6999      	ldr	r1, [r3, #24]
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	021a      	lsls	r2, r3, #8
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	430a      	orrs	r2, r1
 800647e:	619a      	str	r2, [r3, #24]
 8006480:	e040      	b.n	8006504 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2b08      	cmp	r3, #8
 8006486:	d11b      	bne.n	80064c0 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006498:	f000 febe 	bl	8007218 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	69da      	ldr	r2, [r3, #28]
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f022 020c 	bic.w	r2, r2, #12
 80064aa:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	69d9      	ldr	r1, [r3, #28]
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	689a      	ldr	r2, [r3, #8]
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	430a      	orrs	r2, r1
 80064bc:	61da      	str	r2, [r3, #28]
 80064be:	e021      	b.n	8006504 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2b0c      	cmp	r3, #12
 80064c4:	d11c      	bne.n	8006500 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80064d6:	f000 fedb 	bl	8007290 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	69da      	ldr	r2, [r3, #28]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80064e8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	69d9      	ldr	r1, [r3, #28]
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	021a      	lsls	r2, r3, #8
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	430a      	orrs	r2, r1
 80064fc:	61da      	str	r2, [r3, #28]
 80064fe:	e001      	b.n	8006504 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2200      	movs	r2, #0
 8006508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800650c:	7dfb      	ldrb	r3, [r7, #23]
}
 800650e:	4618      	mov	r0, r3
 8006510:	3718      	adds	r7, #24
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
	...

08006518 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b086      	sub	sp, #24
 800651c:	af00      	add	r7, sp, #0
 800651e:	60f8      	str	r0, [r7, #12]
 8006520:	60b9      	str	r1, [r7, #8]
 8006522:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006524:	2300      	movs	r3, #0
 8006526:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800652e:	2b01      	cmp	r3, #1
 8006530:	d101      	bne.n	8006536 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006532:	2302      	movs	r3, #2
 8006534:	e0ff      	b.n	8006736 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2201      	movs	r2, #1
 800653a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2b14      	cmp	r3, #20
 8006542:	f200 80f0 	bhi.w	8006726 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006546:	a201      	add	r2, pc, #4	@ (adr r2, 800654c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800654c:	080065a1 	.word	0x080065a1
 8006550:	08006727 	.word	0x08006727
 8006554:	08006727 	.word	0x08006727
 8006558:	08006727 	.word	0x08006727
 800655c:	080065e1 	.word	0x080065e1
 8006560:	08006727 	.word	0x08006727
 8006564:	08006727 	.word	0x08006727
 8006568:	08006727 	.word	0x08006727
 800656c:	08006623 	.word	0x08006623
 8006570:	08006727 	.word	0x08006727
 8006574:	08006727 	.word	0x08006727
 8006578:	08006727 	.word	0x08006727
 800657c:	08006663 	.word	0x08006663
 8006580:	08006727 	.word	0x08006727
 8006584:	08006727 	.word	0x08006727
 8006588:	08006727 	.word	0x08006727
 800658c:	080066a5 	.word	0x080066a5
 8006590:	08006727 	.word	0x08006727
 8006594:	08006727 	.word	0x08006727
 8006598:	08006727 	.word	0x08006727
 800659c:	080066e5 	.word	0x080066e5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	68b9      	ldr	r1, [r7, #8]
 80065a6:	4618      	mov	r0, r3
 80065a8:	f000 fa56 	bl	8006a58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	699a      	ldr	r2, [r3, #24]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f042 0208 	orr.w	r2, r2, #8
 80065ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	699a      	ldr	r2, [r3, #24]
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f022 0204 	bic.w	r2, r2, #4
 80065ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	6999      	ldr	r1, [r3, #24]
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	691a      	ldr	r2, [r3, #16]
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	430a      	orrs	r2, r1
 80065dc:	619a      	str	r2, [r3, #24]
      break;
 80065de:	e0a5      	b.n	800672c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68b9      	ldr	r1, [r7, #8]
 80065e6:	4618      	mov	r0, r3
 80065e8:	f000 fac6 	bl	8006b78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	699a      	ldr	r2, [r3, #24]
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	699a      	ldr	r2, [r3, #24]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800660a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	6999      	ldr	r1, [r3, #24]
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	021a      	lsls	r2, r3, #8
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	430a      	orrs	r2, r1
 800661e:	619a      	str	r2, [r3, #24]
      break;
 8006620:	e084      	b.n	800672c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68b9      	ldr	r1, [r7, #8]
 8006628:	4618      	mov	r0, r3
 800662a:	f000 fb2f 	bl	8006c8c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	69da      	ldr	r2, [r3, #28]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f042 0208 	orr.w	r2, r2, #8
 800663c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	69da      	ldr	r2, [r3, #28]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f022 0204 	bic.w	r2, r2, #4
 800664c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	69d9      	ldr	r1, [r3, #28]
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	691a      	ldr	r2, [r3, #16]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	430a      	orrs	r2, r1
 800665e:	61da      	str	r2, [r3, #28]
      break;
 8006660:	e064      	b.n	800672c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	68b9      	ldr	r1, [r7, #8]
 8006668:	4618      	mov	r0, r3
 800666a:	f000 fb97 	bl	8006d9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	69da      	ldr	r2, [r3, #28]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800667c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	69da      	ldr	r2, [r3, #28]
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800668c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	69d9      	ldr	r1, [r3, #28]
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	691b      	ldr	r3, [r3, #16]
 8006698:	021a      	lsls	r2, r3, #8
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	430a      	orrs	r2, r1
 80066a0:	61da      	str	r2, [r3, #28]
      break;
 80066a2:	e043      	b.n	800672c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	68b9      	ldr	r1, [r7, #8]
 80066aa:	4618      	mov	r0, r3
 80066ac:	f000 fbe0 	bl	8006e70 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f042 0208 	orr.w	r2, r2, #8
 80066be:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f022 0204 	bic.w	r2, r2, #4
 80066ce:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	691a      	ldr	r2, [r3, #16]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	430a      	orrs	r2, r1
 80066e0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80066e2:	e023      	b.n	800672c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	68b9      	ldr	r1, [r7, #8]
 80066ea:	4618      	mov	r0, r3
 80066ec:	f000 fc24 	bl	8006f38 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066fe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800670e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	021a      	lsls	r2, r3, #8
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	430a      	orrs	r2, r1
 8006722:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006724:	e002      	b.n	800672c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006726:	2301      	movs	r3, #1
 8006728:	75fb      	strb	r3, [r7, #23]
      break;
 800672a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2200      	movs	r2, #0
 8006730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006734:	7dfb      	ldrb	r3, [r7, #23]
}
 8006736:	4618      	mov	r0, r3
 8006738:	3718      	adds	r7, #24
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}
 800673e:	bf00      	nop

08006740 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b084      	sub	sp, #16
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800674a:	2300      	movs	r3, #0
 800674c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006754:	2b01      	cmp	r3, #1
 8006756:	d101      	bne.n	800675c <HAL_TIM_ConfigClockSource+0x1c>
 8006758:	2302      	movs	r3, #2
 800675a:	e0b6      	b.n	80068ca <HAL_TIM_ConfigClockSource+0x18a>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2202      	movs	r2, #2
 8006768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	689b      	ldr	r3, [r3, #8]
 8006772:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800677a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800677e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006786:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	68ba      	ldr	r2, [r7, #8]
 800678e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006798:	d03e      	beq.n	8006818 <HAL_TIM_ConfigClockSource+0xd8>
 800679a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800679e:	f200 8087 	bhi.w	80068b0 <HAL_TIM_ConfigClockSource+0x170>
 80067a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067a6:	f000 8086 	beq.w	80068b6 <HAL_TIM_ConfigClockSource+0x176>
 80067aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067ae:	d87f      	bhi.n	80068b0 <HAL_TIM_ConfigClockSource+0x170>
 80067b0:	2b70      	cmp	r3, #112	@ 0x70
 80067b2:	d01a      	beq.n	80067ea <HAL_TIM_ConfigClockSource+0xaa>
 80067b4:	2b70      	cmp	r3, #112	@ 0x70
 80067b6:	d87b      	bhi.n	80068b0 <HAL_TIM_ConfigClockSource+0x170>
 80067b8:	2b60      	cmp	r3, #96	@ 0x60
 80067ba:	d050      	beq.n	800685e <HAL_TIM_ConfigClockSource+0x11e>
 80067bc:	2b60      	cmp	r3, #96	@ 0x60
 80067be:	d877      	bhi.n	80068b0 <HAL_TIM_ConfigClockSource+0x170>
 80067c0:	2b50      	cmp	r3, #80	@ 0x50
 80067c2:	d03c      	beq.n	800683e <HAL_TIM_ConfigClockSource+0xfe>
 80067c4:	2b50      	cmp	r3, #80	@ 0x50
 80067c6:	d873      	bhi.n	80068b0 <HAL_TIM_ConfigClockSource+0x170>
 80067c8:	2b40      	cmp	r3, #64	@ 0x40
 80067ca:	d058      	beq.n	800687e <HAL_TIM_ConfigClockSource+0x13e>
 80067cc:	2b40      	cmp	r3, #64	@ 0x40
 80067ce:	d86f      	bhi.n	80068b0 <HAL_TIM_ConfigClockSource+0x170>
 80067d0:	2b30      	cmp	r3, #48	@ 0x30
 80067d2:	d064      	beq.n	800689e <HAL_TIM_ConfigClockSource+0x15e>
 80067d4:	2b30      	cmp	r3, #48	@ 0x30
 80067d6:	d86b      	bhi.n	80068b0 <HAL_TIM_ConfigClockSource+0x170>
 80067d8:	2b20      	cmp	r3, #32
 80067da:	d060      	beq.n	800689e <HAL_TIM_ConfigClockSource+0x15e>
 80067dc:	2b20      	cmp	r3, #32
 80067de:	d867      	bhi.n	80068b0 <HAL_TIM_ConfigClockSource+0x170>
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d05c      	beq.n	800689e <HAL_TIM_ConfigClockSource+0x15e>
 80067e4:	2b10      	cmp	r3, #16
 80067e6:	d05a      	beq.n	800689e <HAL_TIM_ConfigClockSource+0x15e>
 80067e8:	e062      	b.n	80068b0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80067fa:	f000 fda1 	bl	8007340 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800680c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	68ba      	ldr	r2, [r7, #8]
 8006814:	609a      	str	r2, [r3, #8]
      break;
 8006816:	e04f      	b.n	80068b8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006828:	f000 fd8a 	bl	8007340 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	689a      	ldr	r2, [r3, #8]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800683a:	609a      	str	r2, [r3, #8]
      break;
 800683c:	e03c      	b.n	80068b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800684a:	461a      	mov	r2, r3
 800684c:	f000 fc48 	bl	80070e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	2150      	movs	r1, #80	@ 0x50
 8006856:	4618      	mov	r0, r3
 8006858:	f000 fd57 	bl	800730a <TIM_ITRx_SetConfig>
      break;
 800685c:	e02c      	b.n	80068b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800686a:	461a      	mov	r2, r3
 800686c:	f000 fca4 	bl	80071b8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2160      	movs	r1, #96	@ 0x60
 8006876:	4618      	mov	r0, r3
 8006878:	f000 fd47 	bl	800730a <TIM_ITRx_SetConfig>
      break;
 800687c:	e01c      	b.n	80068b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800688a:	461a      	mov	r2, r3
 800688c:	f000 fc28 	bl	80070e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	2140      	movs	r1, #64	@ 0x40
 8006896:	4618      	mov	r0, r3
 8006898:	f000 fd37 	bl	800730a <TIM_ITRx_SetConfig>
      break;
 800689c:	e00c      	b.n	80068b8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4619      	mov	r1, r3
 80068a8:	4610      	mov	r0, r2
 80068aa:	f000 fd2e 	bl	800730a <TIM_ITRx_SetConfig>
      break;
 80068ae:	e003      	b.n	80068b8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80068b0:	2301      	movs	r3, #1
 80068b2:	73fb      	strb	r3, [r7, #15]
      break;
 80068b4:	e000      	b.n	80068b8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80068b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2201      	movs	r2, #1
 80068bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2200      	movs	r2, #0
 80068c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80068c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3710      	adds	r7, #16
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}

080068d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068d2:	b480      	push	{r7}
 80068d4:	b083      	sub	sp, #12
 80068d6:	af00      	add	r7, sp, #0
 80068d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80068da:	bf00      	nop
 80068dc:	370c      	adds	r7, #12
 80068de:	46bd      	mov	sp, r7
 80068e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e4:	4770      	bx	lr

080068e6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80068e6:	b480      	push	{r7}
 80068e8:	b083      	sub	sp, #12
 80068ea:	af00      	add	r7, sp, #0
 80068ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80068ee:	bf00      	nop
 80068f0:	370c      	adds	r7, #12
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr

080068fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80068fa:	b480      	push	{r7}
 80068fc:	b083      	sub	sp, #12
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006902:	bf00      	nop
 8006904:	370c      	adds	r7, #12
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr

0800690e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800690e:	b480      	push	{r7}
 8006910:	b083      	sub	sp, #12
 8006912:	af00      	add	r7, sp, #0
 8006914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006916:	bf00      	nop
 8006918:	370c      	adds	r7, #12
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr
	...

08006924 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006924:	b480      	push	{r7}
 8006926:	b085      	sub	sp, #20
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	4a40      	ldr	r2, [pc, #256]	@ (8006a38 <TIM_Base_SetConfig+0x114>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d013      	beq.n	8006964 <TIM_Base_SetConfig+0x40>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006942:	d00f      	beq.n	8006964 <TIM_Base_SetConfig+0x40>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a3d      	ldr	r2, [pc, #244]	@ (8006a3c <TIM_Base_SetConfig+0x118>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d00b      	beq.n	8006964 <TIM_Base_SetConfig+0x40>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	4a3c      	ldr	r2, [pc, #240]	@ (8006a40 <TIM_Base_SetConfig+0x11c>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d007      	beq.n	8006964 <TIM_Base_SetConfig+0x40>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	4a3b      	ldr	r2, [pc, #236]	@ (8006a44 <TIM_Base_SetConfig+0x120>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d003      	beq.n	8006964 <TIM_Base_SetConfig+0x40>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	4a3a      	ldr	r2, [pc, #232]	@ (8006a48 <TIM_Base_SetConfig+0x124>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d108      	bne.n	8006976 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800696a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	68fa      	ldr	r2, [r7, #12]
 8006972:	4313      	orrs	r3, r2
 8006974:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4a2f      	ldr	r2, [pc, #188]	@ (8006a38 <TIM_Base_SetConfig+0x114>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d01f      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006984:	d01b      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a2c      	ldr	r2, [pc, #176]	@ (8006a3c <TIM_Base_SetConfig+0x118>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d017      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	4a2b      	ldr	r2, [pc, #172]	@ (8006a40 <TIM_Base_SetConfig+0x11c>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d013      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	4a2a      	ldr	r2, [pc, #168]	@ (8006a44 <TIM_Base_SetConfig+0x120>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d00f      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	4a29      	ldr	r2, [pc, #164]	@ (8006a48 <TIM_Base_SetConfig+0x124>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d00b      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a28      	ldr	r2, [pc, #160]	@ (8006a4c <TIM_Base_SetConfig+0x128>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d007      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	4a27      	ldr	r2, [pc, #156]	@ (8006a50 <TIM_Base_SetConfig+0x12c>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d003      	beq.n	80069be <TIM_Base_SetConfig+0x9a>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4a26      	ldr	r2, [pc, #152]	@ (8006a54 <TIM_Base_SetConfig+0x130>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d108      	bne.n	80069d0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	68db      	ldr	r3, [r3, #12]
 80069ca:	68fa      	ldr	r2, [r7, #12]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	695b      	ldr	r3, [r3, #20]
 80069da:	4313      	orrs	r3, r2
 80069dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	689a      	ldr	r2, [r3, #8]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	4a10      	ldr	r2, [pc, #64]	@ (8006a38 <TIM_Base_SetConfig+0x114>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d00f      	beq.n	8006a1c <TIM_Base_SetConfig+0xf8>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4a12      	ldr	r2, [pc, #72]	@ (8006a48 <TIM_Base_SetConfig+0x124>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d00b      	beq.n	8006a1c <TIM_Base_SetConfig+0xf8>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a11      	ldr	r2, [pc, #68]	@ (8006a4c <TIM_Base_SetConfig+0x128>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d007      	beq.n	8006a1c <TIM_Base_SetConfig+0xf8>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a10      	ldr	r2, [pc, #64]	@ (8006a50 <TIM_Base_SetConfig+0x12c>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d003      	beq.n	8006a1c <TIM_Base_SetConfig+0xf8>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	4a0f      	ldr	r2, [pc, #60]	@ (8006a54 <TIM_Base_SetConfig+0x130>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d103      	bne.n	8006a24 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	691a      	ldr	r2, [r3, #16]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	615a      	str	r2, [r3, #20]
}
 8006a2a:	bf00      	nop
 8006a2c:	3714      	adds	r7, #20
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr
 8006a36:	bf00      	nop
 8006a38:	40012c00 	.word	0x40012c00
 8006a3c:	40000400 	.word	0x40000400
 8006a40:	40000800 	.word	0x40000800
 8006a44:	40000c00 	.word	0x40000c00
 8006a48:	40013400 	.word	0x40013400
 8006a4c:	40014000 	.word	0x40014000
 8006a50:	40014400 	.word	0x40014400
 8006a54:	40014800 	.word	0x40014800

08006a58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b087      	sub	sp, #28
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6a1b      	ldr	r3, [r3, #32]
 8006a6c:	f023 0201 	bic.w	r2, r3, #1
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	699b      	ldr	r3, [r3, #24]
 8006a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f023 0303 	bic.w	r3, r3, #3
 8006a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	68fa      	ldr	r2, [r7, #12]
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	f023 0302 	bic.w	r3, r3, #2
 8006aa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	697a      	ldr	r2, [r7, #20]
 8006aac:	4313      	orrs	r3, r2
 8006aae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	4a2c      	ldr	r2, [pc, #176]	@ (8006b64 <TIM_OC1_SetConfig+0x10c>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d00f      	beq.n	8006ad8 <TIM_OC1_SetConfig+0x80>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	4a2b      	ldr	r2, [pc, #172]	@ (8006b68 <TIM_OC1_SetConfig+0x110>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d00b      	beq.n	8006ad8 <TIM_OC1_SetConfig+0x80>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	4a2a      	ldr	r2, [pc, #168]	@ (8006b6c <TIM_OC1_SetConfig+0x114>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d007      	beq.n	8006ad8 <TIM_OC1_SetConfig+0x80>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	4a29      	ldr	r2, [pc, #164]	@ (8006b70 <TIM_OC1_SetConfig+0x118>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d003      	beq.n	8006ad8 <TIM_OC1_SetConfig+0x80>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	4a28      	ldr	r2, [pc, #160]	@ (8006b74 <TIM_OC1_SetConfig+0x11c>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d10c      	bne.n	8006af2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	f023 0308 	bic.w	r3, r3, #8
 8006ade:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	697a      	ldr	r2, [r7, #20]
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	f023 0304 	bic.w	r3, r3, #4
 8006af0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	4a1b      	ldr	r2, [pc, #108]	@ (8006b64 <TIM_OC1_SetConfig+0x10c>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d00f      	beq.n	8006b1a <TIM_OC1_SetConfig+0xc2>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4a1a      	ldr	r2, [pc, #104]	@ (8006b68 <TIM_OC1_SetConfig+0x110>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d00b      	beq.n	8006b1a <TIM_OC1_SetConfig+0xc2>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	4a19      	ldr	r2, [pc, #100]	@ (8006b6c <TIM_OC1_SetConfig+0x114>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d007      	beq.n	8006b1a <TIM_OC1_SetConfig+0xc2>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	4a18      	ldr	r2, [pc, #96]	@ (8006b70 <TIM_OC1_SetConfig+0x118>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d003      	beq.n	8006b1a <TIM_OC1_SetConfig+0xc2>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	4a17      	ldr	r2, [pc, #92]	@ (8006b74 <TIM_OC1_SetConfig+0x11c>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d111      	bne.n	8006b3e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006b28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	695b      	ldr	r3, [r3, #20]
 8006b2e:	693a      	ldr	r2, [r7, #16]
 8006b30:	4313      	orrs	r3, r2
 8006b32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	699b      	ldr	r3, [r3, #24]
 8006b38:	693a      	ldr	r2, [r7, #16]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	693a      	ldr	r2, [r7, #16]
 8006b42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	68fa      	ldr	r2, [r7, #12]
 8006b48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	685a      	ldr	r2, [r3, #4]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	697a      	ldr	r2, [r7, #20]
 8006b56:	621a      	str	r2, [r3, #32]
}
 8006b58:	bf00      	nop
 8006b5a:	371c      	adds	r7, #28
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr
 8006b64:	40012c00 	.word	0x40012c00
 8006b68:	40013400 	.word	0x40013400
 8006b6c:	40014000 	.word	0x40014000
 8006b70:	40014400 	.word	0x40014400
 8006b74:	40014800 	.word	0x40014800

08006b78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b087      	sub	sp, #28
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6a1b      	ldr	r3, [r3, #32]
 8006b86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6a1b      	ldr	r3, [r3, #32]
 8006b8c:	f023 0210 	bic.w	r2, r3, #16
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	699b      	ldr	r3, [r3, #24]
 8006b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ba6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	021b      	lsls	r3, r3, #8
 8006bba:	68fa      	ldr	r2, [r7, #12]
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	f023 0320 	bic.w	r3, r3, #32
 8006bc6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	011b      	lsls	r3, r3, #4
 8006bce:	697a      	ldr	r2, [r7, #20]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	4a28      	ldr	r2, [pc, #160]	@ (8006c78 <TIM_OC2_SetConfig+0x100>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d003      	beq.n	8006be4 <TIM_OC2_SetConfig+0x6c>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	4a27      	ldr	r2, [pc, #156]	@ (8006c7c <TIM_OC2_SetConfig+0x104>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d10d      	bne.n	8006c00 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	68db      	ldr	r3, [r3, #12]
 8006bf0:	011b      	lsls	r3, r3, #4
 8006bf2:	697a      	ldr	r2, [r7, #20]
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bfe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	4a1d      	ldr	r2, [pc, #116]	@ (8006c78 <TIM_OC2_SetConfig+0x100>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d00f      	beq.n	8006c28 <TIM_OC2_SetConfig+0xb0>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	4a1c      	ldr	r2, [pc, #112]	@ (8006c7c <TIM_OC2_SetConfig+0x104>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d00b      	beq.n	8006c28 <TIM_OC2_SetConfig+0xb0>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	4a1b      	ldr	r2, [pc, #108]	@ (8006c80 <TIM_OC2_SetConfig+0x108>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d007      	beq.n	8006c28 <TIM_OC2_SetConfig+0xb0>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	4a1a      	ldr	r2, [pc, #104]	@ (8006c84 <TIM_OC2_SetConfig+0x10c>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d003      	beq.n	8006c28 <TIM_OC2_SetConfig+0xb0>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	4a19      	ldr	r2, [pc, #100]	@ (8006c88 <TIM_OC2_SetConfig+0x110>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d113      	bne.n	8006c50 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	695b      	ldr	r3, [r3, #20]
 8006c3c:	009b      	lsls	r3, r3, #2
 8006c3e:	693a      	ldr	r2, [r7, #16]
 8006c40:	4313      	orrs	r3, r2
 8006c42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	699b      	ldr	r3, [r3, #24]
 8006c48:	009b      	lsls	r3, r3, #2
 8006c4a:	693a      	ldr	r2, [r7, #16]
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	693a      	ldr	r2, [r7, #16]
 8006c54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	68fa      	ldr	r2, [r7, #12]
 8006c5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	685a      	ldr	r2, [r3, #4]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	697a      	ldr	r2, [r7, #20]
 8006c68:	621a      	str	r2, [r3, #32]
}
 8006c6a:	bf00      	nop
 8006c6c:	371c      	adds	r7, #28
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c74:	4770      	bx	lr
 8006c76:	bf00      	nop
 8006c78:	40012c00 	.word	0x40012c00
 8006c7c:	40013400 	.word	0x40013400
 8006c80:	40014000 	.word	0x40014000
 8006c84:	40014400 	.word	0x40014400
 8006c88:	40014800 	.word	0x40014800

08006c8c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b087      	sub	sp, #28
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
 8006c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6a1b      	ldr	r3, [r3, #32]
 8006c9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6a1b      	ldr	r3, [r3, #32]
 8006ca0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	69db      	ldr	r3, [r3, #28]
 8006cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006cba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f023 0303 	bic.w	r3, r3, #3
 8006cc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	68fa      	ldr	r2, [r7, #12]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006cd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	021b      	lsls	r3, r3, #8
 8006ce0:	697a      	ldr	r2, [r7, #20]
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4a27      	ldr	r2, [pc, #156]	@ (8006d88 <TIM_OC3_SetConfig+0xfc>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d003      	beq.n	8006cf6 <TIM_OC3_SetConfig+0x6a>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	4a26      	ldr	r2, [pc, #152]	@ (8006d8c <TIM_OC3_SetConfig+0x100>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d10d      	bne.n	8006d12 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006cfc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	021b      	lsls	r3, r3, #8
 8006d04:	697a      	ldr	r2, [r7, #20]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006d10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	4a1c      	ldr	r2, [pc, #112]	@ (8006d88 <TIM_OC3_SetConfig+0xfc>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d00f      	beq.n	8006d3a <TIM_OC3_SetConfig+0xae>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	4a1b      	ldr	r2, [pc, #108]	@ (8006d8c <TIM_OC3_SetConfig+0x100>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d00b      	beq.n	8006d3a <TIM_OC3_SetConfig+0xae>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	4a1a      	ldr	r2, [pc, #104]	@ (8006d90 <TIM_OC3_SetConfig+0x104>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d007      	beq.n	8006d3a <TIM_OC3_SetConfig+0xae>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	4a19      	ldr	r2, [pc, #100]	@ (8006d94 <TIM_OC3_SetConfig+0x108>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d003      	beq.n	8006d3a <TIM_OC3_SetConfig+0xae>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	4a18      	ldr	r2, [pc, #96]	@ (8006d98 <TIM_OC3_SetConfig+0x10c>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d113      	bne.n	8006d62 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d42:	693b      	ldr	r3, [r7, #16]
 8006d44:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	695b      	ldr	r3, [r3, #20]
 8006d4e:	011b      	lsls	r3, r3, #4
 8006d50:	693a      	ldr	r2, [r7, #16]
 8006d52:	4313      	orrs	r3, r2
 8006d54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	699b      	ldr	r3, [r3, #24]
 8006d5a:	011b      	lsls	r3, r3, #4
 8006d5c:	693a      	ldr	r2, [r7, #16]
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	693a      	ldr	r2, [r7, #16]
 8006d66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	68fa      	ldr	r2, [r7, #12]
 8006d6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	685a      	ldr	r2, [r3, #4]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	697a      	ldr	r2, [r7, #20]
 8006d7a:	621a      	str	r2, [r3, #32]
}
 8006d7c:	bf00      	nop
 8006d7e:	371c      	adds	r7, #28
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr
 8006d88:	40012c00 	.word	0x40012c00
 8006d8c:	40013400 	.word	0x40013400
 8006d90:	40014000 	.word	0x40014000
 8006d94:	40014400 	.word	0x40014400
 8006d98:	40014800 	.word	0x40014800

08006d9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b087      	sub	sp, #28
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
 8006da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6a1b      	ldr	r3, [r3, #32]
 8006daa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6a1b      	ldr	r3, [r3, #32]
 8006db0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	69db      	ldr	r3, [r3, #28]
 8006dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006dca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006dce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006dd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	021b      	lsls	r3, r3, #8
 8006dde:	68fa      	ldr	r2, [r7, #12]
 8006de0:	4313      	orrs	r3, r2
 8006de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006dea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	031b      	lsls	r3, r3, #12
 8006df2:	693a      	ldr	r2, [r7, #16]
 8006df4:	4313      	orrs	r3, r2
 8006df6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	4a18      	ldr	r2, [pc, #96]	@ (8006e5c <TIM_OC4_SetConfig+0xc0>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d00f      	beq.n	8006e20 <TIM_OC4_SetConfig+0x84>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	4a17      	ldr	r2, [pc, #92]	@ (8006e60 <TIM_OC4_SetConfig+0xc4>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d00b      	beq.n	8006e20 <TIM_OC4_SetConfig+0x84>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	4a16      	ldr	r2, [pc, #88]	@ (8006e64 <TIM_OC4_SetConfig+0xc8>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d007      	beq.n	8006e20 <TIM_OC4_SetConfig+0x84>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	4a15      	ldr	r2, [pc, #84]	@ (8006e68 <TIM_OC4_SetConfig+0xcc>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d003      	beq.n	8006e20 <TIM_OC4_SetConfig+0x84>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	4a14      	ldr	r2, [pc, #80]	@ (8006e6c <TIM_OC4_SetConfig+0xd0>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d109      	bne.n	8006e34 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	695b      	ldr	r3, [r3, #20]
 8006e2c:	019b      	lsls	r3, r3, #6
 8006e2e:	697a      	ldr	r2, [r7, #20]
 8006e30:	4313      	orrs	r3, r2
 8006e32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	697a      	ldr	r2, [r7, #20]
 8006e38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	68fa      	ldr	r2, [r7, #12]
 8006e3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	685a      	ldr	r2, [r3, #4]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	693a      	ldr	r2, [r7, #16]
 8006e4c:	621a      	str	r2, [r3, #32]
}
 8006e4e:	bf00      	nop
 8006e50:	371c      	adds	r7, #28
 8006e52:	46bd      	mov	sp, r7
 8006e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e58:	4770      	bx	lr
 8006e5a:	bf00      	nop
 8006e5c:	40012c00 	.word	0x40012c00
 8006e60:	40013400 	.word	0x40013400
 8006e64:	40014000 	.word	0x40014000
 8006e68:	40014400 	.word	0x40014400
 8006e6c:	40014800 	.word	0x40014800

08006e70 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b087      	sub	sp, #28
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
 8006e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a1b      	ldr	r3, [r3, #32]
 8006e7e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6a1b      	ldr	r3, [r3, #32]
 8006e84:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ea2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	68fa      	ldr	r2, [r7, #12]
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006eb4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	041b      	lsls	r3, r3, #16
 8006ebc:	693a      	ldr	r2, [r7, #16]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	4a17      	ldr	r2, [pc, #92]	@ (8006f24 <TIM_OC5_SetConfig+0xb4>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d00f      	beq.n	8006eea <TIM_OC5_SetConfig+0x7a>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	4a16      	ldr	r2, [pc, #88]	@ (8006f28 <TIM_OC5_SetConfig+0xb8>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d00b      	beq.n	8006eea <TIM_OC5_SetConfig+0x7a>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	4a15      	ldr	r2, [pc, #84]	@ (8006f2c <TIM_OC5_SetConfig+0xbc>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d007      	beq.n	8006eea <TIM_OC5_SetConfig+0x7a>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	4a14      	ldr	r2, [pc, #80]	@ (8006f30 <TIM_OC5_SetConfig+0xc0>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d003      	beq.n	8006eea <TIM_OC5_SetConfig+0x7a>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	4a13      	ldr	r2, [pc, #76]	@ (8006f34 <TIM_OC5_SetConfig+0xc4>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d109      	bne.n	8006efe <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ef0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	695b      	ldr	r3, [r3, #20]
 8006ef6:	021b      	lsls	r3, r3, #8
 8006ef8:	697a      	ldr	r2, [r7, #20]
 8006efa:	4313      	orrs	r3, r2
 8006efc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	697a      	ldr	r2, [r7, #20]
 8006f02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	68fa      	ldr	r2, [r7, #12]
 8006f08:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	685a      	ldr	r2, [r3, #4]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	693a      	ldr	r2, [r7, #16]
 8006f16:	621a      	str	r2, [r3, #32]
}
 8006f18:	bf00      	nop
 8006f1a:	371c      	adds	r7, #28
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr
 8006f24:	40012c00 	.word	0x40012c00
 8006f28:	40013400 	.word	0x40013400
 8006f2c:	40014000 	.word	0x40014000
 8006f30:	40014400 	.word	0x40014400
 8006f34:	40014800 	.word	0x40014800

08006f38 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b087      	sub	sp, #28
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
 8006f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6a1b      	ldr	r3, [r3, #32]
 8006f46:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6a1b      	ldr	r3, [r3, #32]
 8006f4c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	021b      	lsls	r3, r3, #8
 8006f72:	68fa      	ldr	r2, [r7, #12]
 8006f74:	4313      	orrs	r3, r2
 8006f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006f78:	693b      	ldr	r3, [r7, #16]
 8006f7a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006f7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	051b      	lsls	r3, r3, #20
 8006f86:	693a      	ldr	r2, [r7, #16]
 8006f88:	4313      	orrs	r3, r2
 8006f8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	4a18      	ldr	r2, [pc, #96]	@ (8006ff0 <TIM_OC6_SetConfig+0xb8>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d00f      	beq.n	8006fb4 <TIM_OC6_SetConfig+0x7c>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	4a17      	ldr	r2, [pc, #92]	@ (8006ff4 <TIM_OC6_SetConfig+0xbc>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d00b      	beq.n	8006fb4 <TIM_OC6_SetConfig+0x7c>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	4a16      	ldr	r2, [pc, #88]	@ (8006ff8 <TIM_OC6_SetConfig+0xc0>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d007      	beq.n	8006fb4 <TIM_OC6_SetConfig+0x7c>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	4a15      	ldr	r2, [pc, #84]	@ (8006ffc <TIM_OC6_SetConfig+0xc4>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d003      	beq.n	8006fb4 <TIM_OC6_SetConfig+0x7c>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	4a14      	ldr	r2, [pc, #80]	@ (8007000 <TIM_OC6_SetConfig+0xc8>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d109      	bne.n	8006fc8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006fba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	695b      	ldr	r3, [r3, #20]
 8006fc0:	029b      	lsls	r3, r3, #10
 8006fc2:	697a      	ldr	r2, [r7, #20]
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	697a      	ldr	r2, [r7, #20]
 8006fcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	68fa      	ldr	r2, [r7, #12]
 8006fd2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	685a      	ldr	r2, [r3, #4]
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	693a      	ldr	r2, [r7, #16]
 8006fe0:	621a      	str	r2, [r3, #32]
}
 8006fe2:	bf00      	nop
 8006fe4:	371c      	adds	r7, #28
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fec:	4770      	bx	lr
 8006fee:	bf00      	nop
 8006ff0:	40012c00 	.word	0x40012c00
 8006ff4:	40013400 	.word	0x40013400
 8006ff8:	40014000 	.word	0x40014000
 8006ffc:	40014400 	.word	0x40014400
 8007000:	40014800 	.word	0x40014800

08007004 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007004:	b480      	push	{r7}
 8007006:	b087      	sub	sp, #28
 8007008:	af00      	add	r7, sp, #0
 800700a:	60f8      	str	r0, [r7, #12]
 800700c:	60b9      	str	r1, [r7, #8]
 800700e:	607a      	str	r2, [r7, #4]
 8007010:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6a1b      	ldr	r3, [r3, #32]
 8007016:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	6a1b      	ldr	r3, [r3, #32]
 800701c:	f023 0201 	bic.w	r2, r3, #1
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	699b      	ldr	r3, [r3, #24]
 8007028:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	4a26      	ldr	r2, [pc, #152]	@ (80070c8 <TIM_TI1_SetConfig+0xc4>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d017      	beq.n	8007062 <TIM_TI1_SetConfig+0x5e>
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007038:	d013      	beq.n	8007062 <TIM_TI1_SetConfig+0x5e>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	4a23      	ldr	r2, [pc, #140]	@ (80070cc <TIM_TI1_SetConfig+0xc8>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d00f      	beq.n	8007062 <TIM_TI1_SetConfig+0x5e>
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	4a22      	ldr	r2, [pc, #136]	@ (80070d0 <TIM_TI1_SetConfig+0xcc>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d00b      	beq.n	8007062 <TIM_TI1_SetConfig+0x5e>
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	4a21      	ldr	r2, [pc, #132]	@ (80070d4 <TIM_TI1_SetConfig+0xd0>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d007      	beq.n	8007062 <TIM_TI1_SetConfig+0x5e>
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	4a20      	ldr	r2, [pc, #128]	@ (80070d8 <TIM_TI1_SetConfig+0xd4>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d003      	beq.n	8007062 <TIM_TI1_SetConfig+0x5e>
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	4a1f      	ldr	r2, [pc, #124]	@ (80070dc <TIM_TI1_SetConfig+0xd8>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d101      	bne.n	8007066 <TIM_TI1_SetConfig+0x62>
 8007062:	2301      	movs	r3, #1
 8007064:	e000      	b.n	8007068 <TIM_TI1_SetConfig+0x64>
 8007066:	2300      	movs	r3, #0
 8007068:	2b00      	cmp	r3, #0
 800706a:	d008      	beq.n	800707e <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800706c:	697b      	ldr	r3, [r7, #20]
 800706e:	f023 0303 	bic.w	r3, r3, #3
 8007072:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007074:	697a      	ldr	r2, [r7, #20]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4313      	orrs	r3, r2
 800707a:	617b      	str	r3, [r7, #20]
 800707c:	e003      	b.n	8007086 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	f043 0301 	orr.w	r3, r3, #1
 8007084:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800708c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	011b      	lsls	r3, r3, #4
 8007092:	b2db      	uxtb	r3, r3
 8007094:	697a      	ldr	r2, [r7, #20]
 8007096:	4313      	orrs	r3, r2
 8007098:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	f023 030a 	bic.w	r3, r3, #10
 80070a0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	f003 030a 	and.w	r3, r3, #10
 80070a8:	693a      	ldr	r2, [r7, #16]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	697a      	ldr	r2, [r7, #20]
 80070b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	693a      	ldr	r2, [r7, #16]
 80070b8:	621a      	str	r2, [r3, #32]
}
 80070ba:	bf00      	nop
 80070bc:	371c      	adds	r7, #28
 80070be:	46bd      	mov	sp, r7
 80070c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c4:	4770      	bx	lr
 80070c6:	bf00      	nop
 80070c8:	40012c00 	.word	0x40012c00
 80070cc:	40000400 	.word	0x40000400
 80070d0:	40000800 	.word	0x40000800
 80070d4:	40000c00 	.word	0x40000c00
 80070d8:	40013400 	.word	0x40013400
 80070dc:	40014000 	.word	0x40014000

080070e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b087      	sub	sp, #28
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	60f8      	str	r0, [r7, #12]
 80070e8:	60b9      	str	r1, [r7, #8]
 80070ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	6a1b      	ldr	r3, [r3, #32]
 80070f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6a1b      	ldr	r3, [r3, #32]
 80070f6:	f023 0201 	bic.w	r2, r3, #1
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	699b      	ldr	r3, [r3, #24]
 8007102:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800710a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	011b      	lsls	r3, r3, #4
 8007110:	693a      	ldr	r2, [r7, #16]
 8007112:	4313      	orrs	r3, r2
 8007114:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	f023 030a 	bic.w	r3, r3, #10
 800711c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800711e:	697a      	ldr	r2, [r7, #20]
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	4313      	orrs	r3, r2
 8007124:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	693a      	ldr	r2, [r7, #16]
 800712a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	697a      	ldr	r2, [r7, #20]
 8007130:	621a      	str	r2, [r3, #32]
}
 8007132:	bf00      	nop
 8007134:	371c      	adds	r7, #28
 8007136:	46bd      	mov	sp, r7
 8007138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713c:	4770      	bx	lr

0800713e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800713e:	b480      	push	{r7}
 8007140:	b087      	sub	sp, #28
 8007142:	af00      	add	r7, sp, #0
 8007144:	60f8      	str	r0, [r7, #12]
 8007146:	60b9      	str	r1, [r7, #8]
 8007148:	607a      	str	r2, [r7, #4]
 800714a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6a1b      	ldr	r3, [r3, #32]
 8007150:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	6a1b      	ldr	r3, [r3, #32]
 8007156:	f023 0210 	bic.w	r2, r3, #16
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	699b      	ldr	r3, [r3, #24]
 8007162:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800716a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	021b      	lsls	r3, r3, #8
 8007170:	693a      	ldr	r2, [r7, #16]
 8007172:	4313      	orrs	r3, r2
 8007174:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800717c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	031b      	lsls	r3, r3, #12
 8007182:	b29b      	uxth	r3, r3
 8007184:	693a      	ldr	r2, [r7, #16]
 8007186:	4313      	orrs	r3, r2
 8007188:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007190:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	011b      	lsls	r3, r3, #4
 8007196:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800719a:	697a      	ldr	r2, [r7, #20]
 800719c:	4313      	orrs	r3, r2
 800719e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	693a      	ldr	r2, [r7, #16]
 80071a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	697a      	ldr	r2, [r7, #20]
 80071aa:	621a      	str	r2, [r3, #32]
}
 80071ac:	bf00      	nop
 80071ae:	371c      	adds	r7, #28
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr

080071b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b087      	sub	sp, #28
 80071bc:	af00      	add	r7, sp, #0
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6a1b      	ldr	r3, [r3, #32]
 80071c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	6a1b      	ldr	r3, [r3, #32]
 80071ce:	f023 0210 	bic.w	r2, r3, #16
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	699b      	ldr	r3, [r3, #24]
 80071da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80071dc:	693b      	ldr	r3, [r7, #16]
 80071de:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80071e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	031b      	lsls	r3, r3, #12
 80071e8:	693a      	ldr	r2, [r7, #16]
 80071ea:	4313      	orrs	r3, r2
 80071ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80071f4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	011b      	lsls	r3, r3, #4
 80071fa:	697a      	ldr	r2, [r7, #20]
 80071fc:	4313      	orrs	r3, r2
 80071fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	693a      	ldr	r2, [r7, #16]
 8007204:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	697a      	ldr	r2, [r7, #20]
 800720a:	621a      	str	r2, [r3, #32]
}
 800720c:	bf00      	nop
 800720e:	371c      	adds	r7, #28
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007218:	b480      	push	{r7}
 800721a:	b087      	sub	sp, #28
 800721c:	af00      	add	r7, sp, #0
 800721e:	60f8      	str	r0, [r7, #12]
 8007220:	60b9      	str	r1, [r7, #8]
 8007222:	607a      	str	r2, [r7, #4]
 8007224:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	6a1b      	ldr	r3, [r3, #32]
 800722a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	6a1b      	ldr	r3, [r3, #32]
 8007230:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	69db      	ldr	r3, [r3, #28]
 800723c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	f023 0303 	bic.w	r3, r3, #3
 8007244:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007246:	693a      	ldr	r2, [r7, #16]
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	4313      	orrs	r3, r2
 800724c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800724e:	693b      	ldr	r3, [r7, #16]
 8007250:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007254:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	011b      	lsls	r3, r3, #4
 800725a:	b2db      	uxtb	r3, r3
 800725c:	693a      	ldr	r2, [r7, #16]
 800725e:	4313      	orrs	r3, r2
 8007260:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007262:	697b      	ldr	r3, [r7, #20]
 8007264:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007268:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	021b      	lsls	r3, r3, #8
 800726e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007272:	697a      	ldr	r2, [r7, #20]
 8007274:	4313      	orrs	r3, r2
 8007276:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	693a      	ldr	r2, [r7, #16]
 800727c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	697a      	ldr	r2, [r7, #20]
 8007282:	621a      	str	r2, [r3, #32]
}
 8007284:	bf00      	nop
 8007286:	371c      	adds	r7, #28
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr

08007290 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007290:	b480      	push	{r7}
 8007292:	b087      	sub	sp, #28
 8007294:	af00      	add	r7, sp, #0
 8007296:	60f8      	str	r0, [r7, #12]
 8007298:	60b9      	str	r1, [r7, #8]
 800729a:	607a      	str	r2, [r7, #4]
 800729c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	6a1b      	ldr	r3, [r3, #32]
 80072a2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	6a1b      	ldr	r3, [r3, #32]
 80072a8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	69db      	ldr	r3, [r3, #28]
 80072b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072bc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	021b      	lsls	r3, r3, #8
 80072c2:	693a      	ldr	r2, [r7, #16]
 80072c4:	4313      	orrs	r3, r2
 80072c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80072ce:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	031b      	lsls	r3, r3, #12
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	693a      	ldr	r2, [r7, #16]
 80072d8:	4313      	orrs	r3, r2
 80072da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80072e2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	031b      	lsls	r3, r3, #12
 80072e8:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80072ec:	697a      	ldr	r2, [r7, #20]
 80072ee:	4313      	orrs	r3, r2
 80072f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	693a      	ldr	r2, [r7, #16]
 80072f6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	697a      	ldr	r2, [r7, #20]
 80072fc:	621a      	str	r2, [r3, #32]
}
 80072fe:	bf00      	nop
 8007300:	371c      	adds	r7, #28
 8007302:	46bd      	mov	sp, r7
 8007304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007308:	4770      	bx	lr

0800730a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800730a:	b480      	push	{r7}
 800730c:	b085      	sub	sp, #20
 800730e:	af00      	add	r7, sp, #0
 8007310:	6078      	str	r0, [r7, #4]
 8007312:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007320:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007322:	683a      	ldr	r2, [r7, #0]
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	4313      	orrs	r3, r2
 8007328:	f043 0307 	orr.w	r3, r3, #7
 800732c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	68fa      	ldr	r2, [r7, #12]
 8007332:	609a      	str	r2, [r3, #8]
}
 8007334:	bf00      	nop
 8007336:	3714      	adds	r7, #20
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr

08007340 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007340:	b480      	push	{r7}
 8007342:	b087      	sub	sp, #28
 8007344:	af00      	add	r7, sp, #0
 8007346:	60f8      	str	r0, [r7, #12]
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	607a      	str	r2, [r7, #4]
 800734c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	689b      	ldr	r3, [r3, #8]
 8007352:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800735a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	021a      	lsls	r2, r3, #8
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	431a      	orrs	r2, r3
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	4313      	orrs	r3, r2
 8007368:	697a      	ldr	r2, [r7, #20]
 800736a:	4313      	orrs	r3, r2
 800736c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	697a      	ldr	r2, [r7, #20]
 8007372:	609a      	str	r2, [r3, #8]
}
 8007374:	bf00      	nop
 8007376:	371c      	adds	r7, #28
 8007378:	46bd      	mov	sp, r7
 800737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737e:	4770      	bx	lr

08007380 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007380:	b480      	push	{r7}
 8007382:	b087      	sub	sp, #28
 8007384:	af00      	add	r7, sp, #0
 8007386:	60f8      	str	r0, [r7, #12]
 8007388:	60b9      	str	r1, [r7, #8]
 800738a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	f003 031f 	and.w	r3, r3, #31
 8007392:	2201      	movs	r2, #1
 8007394:	fa02 f303 	lsl.w	r3, r2, r3
 8007398:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	6a1a      	ldr	r2, [r3, #32]
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	43db      	mvns	r3, r3
 80073a2:	401a      	ands	r2, r3
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	6a1a      	ldr	r2, [r3, #32]
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	f003 031f 	and.w	r3, r3, #31
 80073b2:	6879      	ldr	r1, [r7, #4]
 80073b4:	fa01 f303 	lsl.w	r3, r1, r3
 80073b8:	431a      	orrs	r2, r3
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	621a      	str	r2, [r3, #32]
}
 80073be:	bf00      	nop
 80073c0:	371c      	adds	r7, #28
 80073c2:	46bd      	mov	sp, r7
 80073c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c8:	4770      	bx	lr
	...

080073cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b085      	sub	sp, #20
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d101      	bne.n	80073e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073e0:	2302      	movs	r3, #2
 80073e2:	e068      	b.n	80074b6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2202      	movs	r2, #2
 80073f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a2e      	ldr	r2, [pc, #184]	@ (80074c4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d004      	beq.n	8007418 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a2d      	ldr	r2, [pc, #180]	@ (80074c8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d108      	bne.n	800742a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800741e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	68fa      	ldr	r2, [r7, #12]
 8007426:	4313      	orrs	r3, r2
 8007428:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007430:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	68fa      	ldr	r2, [r7, #12]
 8007438:	4313      	orrs	r3, r2
 800743a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	68fa      	ldr	r2, [r7, #12]
 8007442:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a1e      	ldr	r2, [pc, #120]	@ (80074c4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d01d      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007456:	d018      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a1b      	ldr	r2, [pc, #108]	@ (80074cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d013      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a1a      	ldr	r2, [pc, #104]	@ (80074d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d00e      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a18      	ldr	r2, [pc, #96]	@ (80074d4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d009      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a13      	ldr	r2, [pc, #76]	@ (80074c8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d004      	beq.n	800748a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a14      	ldr	r2, [pc, #80]	@ (80074d8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d10c      	bne.n	80074a4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007490:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	689b      	ldr	r3, [r3, #8]
 8007496:	68ba      	ldr	r2, [r7, #8]
 8007498:	4313      	orrs	r3, r2
 800749a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	68ba      	ldr	r2, [r7, #8]
 80074a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2200      	movs	r2, #0
 80074b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80074b4:	2300      	movs	r3, #0
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3714      	adds	r7, #20
 80074ba:	46bd      	mov	sp, r7
 80074bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c0:	4770      	bx	lr
 80074c2:	bf00      	nop
 80074c4:	40012c00 	.word	0x40012c00
 80074c8:	40013400 	.word	0x40013400
 80074cc:	40000400 	.word	0x40000400
 80074d0:	40000800 	.word	0x40000800
 80074d4:	40000c00 	.word	0x40000c00
 80074d8:	40014000 	.word	0x40014000

080074dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80074dc:	b480      	push	{r7}
 80074de:	b083      	sub	sp, #12
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80074e4:	bf00      	nop
 80074e6:	370c      	adds	r7, #12
 80074e8:	46bd      	mov	sp, r7
 80074ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ee:	4770      	bx	lr

080074f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b083      	sub	sp, #12
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074f8:	bf00      	nop
 80074fa:	370c      	adds	r7, #12
 80074fc:	46bd      	mov	sp, r7
 80074fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007502:	4770      	bx	lr

08007504 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007504:	b480      	push	{r7}
 8007506:	b083      	sub	sp, #12
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800750c:	bf00      	nop
 800750e:	370c      	adds	r7, #12
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr

08007518 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b082      	sub	sp, #8
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d101      	bne.n	800752a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007526:	2301      	movs	r3, #1
 8007528:	e040      	b.n	80075ac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800752e:	2b00      	cmp	r3, #0
 8007530:	d106      	bne.n	8007540 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2200      	movs	r2, #0
 8007536:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f7fa fe80 	bl	8002240 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2224      	movs	r2, #36	@ 0x24
 8007544:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	681a      	ldr	r2, [r3, #0]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f022 0201 	bic.w	r2, r2, #1
 8007554:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800755a:	2b00      	cmp	r3, #0
 800755c:	d002      	beq.n	8007564 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f000 fe36 	bl	80081d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	f000 fb7b 	bl	8007c60 <UART_SetConfig>
 800756a:	4603      	mov	r3, r0
 800756c:	2b01      	cmp	r3, #1
 800756e:	d101      	bne.n	8007574 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007570:	2301      	movs	r3, #1
 8007572:	e01b      	b.n	80075ac <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	685a      	ldr	r2, [r3, #4]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007582:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	689a      	ldr	r2, [r3, #8]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007592:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f042 0201 	orr.w	r2, r2, #1
 80075a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f000 feb5 	bl	8008314 <UART_CheckIdleState>
 80075aa:	4603      	mov	r3, r0
}
 80075ac:	4618      	mov	r0, r3
 80075ae:	3708      	adds	r7, #8
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}

080075b4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b08a      	sub	sp, #40	@ 0x28
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	60f8      	str	r0, [r7, #12]
 80075bc:	60b9      	str	r1, [r7, #8]
 80075be:	4613      	mov	r3, r2
 80075c0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075c8:	2b20      	cmp	r3, #32
 80075ca:	d137      	bne.n	800763c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d002      	beq.n	80075d8 <HAL_UART_Receive_IT+0x24>
 80075d2:	88fb      	ldrh	r3, [r7, #6]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d101      	bne.n	80075dc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80075d8:	2301      	movs	r3, #1
 80075da:	e030      	b.n	800763e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	2200      	movs	r2, #0
 80075e0:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4a18      	ldr	r2, [pc, #96]	@ (8007648 <HAL_UART_Receive_IT+0x94>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d01f      	beq.n	800762c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	685b      	ldr	r3, [r3, #4]
 80075f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d018      	beq.n	800762c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	e853 3f00 	ldrex	r3, [r3]
 8007606:	613b      	str	r3, [r7, #16]
   return(result);
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800760e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	461a      	mov	r2, r3
 8007616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007618:	623b      	str	r3, [r7, #32]
 800761a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800761c:	69f9      	ldr	r1, [r7, #28]
 800761e:	6a3a      	ldr	r2, [r7, #32]
 8007620:	e841 2300 	strex	r3, r2, [r1]
 8007624:	61bb      	str	r3, [r7, #24]
   return(result);
 8007626:	69bb      	ldr	r3, [r7, #24]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d1e6      	bne.n	80075fa <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800762c:	88fb      	ldrh	r3, [r7, #6]
 800762e:	461a      	mov	r2, r3
 8007630:	68b9      	ldr	r1, [r7, #8]
 8007632:	68f8      	ldr	r0, [r7, #12]
 8007634:	f000 ff7e 	bl	8008534 <UART_Start_Receive_IT>
 8007638:	4603      	mov	r3, r0
 800763a:	e000      	b.n	800763e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800763c:	2302      	movs	r3, #2
  }
}
 800763e:	4618      	mov	r0, r3
 8007640:	3728      	adds	r7, #40	@ 0x28
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}
 8007646:	bf00      	nop
 8007648:	40008000 	.word	0x40008000

0800764c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b0ba      	sub	sp, #232	@ 0xe8
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	69db      	ldr	r3, [r3, #28]
 800765a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	689b      	ldr	r3, [r3, #8]
 800766e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007672:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007676:	f640 030f 	movw	r3, #2063	@ 0x80f
 800767a:	4013      	ands	r3, r2
 800767c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007680:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007684:	2b00      	cmp	r3, #0
 8007686:	d115      	bne.n	80076b4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007688:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800768c:	f003 0320 	and.w	r3, r3, #32
 8007690:	2b00      	cmp	r3, #0
 8007692:	d00f      	beq.n	80076b4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007694:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007698:	f003 0320 	and.w	r3, r3, #32
 800769c:	2b00      	cmp	r3, #0
 800769e:	d009      	beq.n	80076b4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	f000 82ae 	beq.w	8007c06 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	4798      	blx	r3
      }
      return;
 80076b2:	e2a8      	b.n	8007c06 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80076b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	f000 8117 	beq.w	80078ec <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80076be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80076c2:	f003 0301 	and.w	r3, r3, #1
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d106      	bne.n	80076d8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80076ca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80076ce:	4b85      	ldr	r3, [pc, #532]	@ (80078e4 <HAL_UART_IRQHandler+0x298>)
 80076d0:	4013      	ands	r3, r2
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	f000 810a 	beq.w	80078ec <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80076d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076dc:	f003 0301 	and.w	r3, r3, #1
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d011      	beq.n	8007708 <HAL_UART_IRQHandler+0xbc>
 80076e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d00b      	beq.n	8007708 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	2201      	movs	r2, #1
 80076f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076fe:	f043 0201 	orr.w	r2, r3, #1
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007708:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800770c:	f003 0302 	and.w	r3, r3, #2
 8007710:	2b00      	cmp	r3, #0
 8007712:	d011      	beq.n	8007738 <HAL_UART_IRQHandler+0xec>
 8007714:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007718:	f003 0301 	and.w	r3, r3, #1
 800771c:	2b00      	cmp	r3, #0
 800771e:	d00b      	beq.n	8007738 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	2202      	movs	r2, #2
 8007726:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800772e:	f043 0204 	orr.w	r2, r3, #4
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007738:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800773c:	f003 0304 	and.w	r3, r3, #4
 8007740:	2b00      	cmp	r3, #0
 8007742:	d011      	beq.n	8007768 <HAL_UART_IRQHandler+0x11c>
 8007744:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007748:	f003 0301 	and.w	r3, r3, #1
 800774c:	2b00      	cmp	r3, #0
 800774e:	d00b      	beq.n	8007768 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	2204      	movs	r2, #4
 8007756:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800775e:	f043 0202 	orr.w	r2, r3, #2
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007768:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800776c:	f003 0308 	and.w	r3, r3, #8
 8007770:	2b00      	cmp	r3, #0
 8007772:	d017      	beq.n	80077a4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007774:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007778:	f003 0320 	and.w	r3, r3, #32
 800777c:	2b00      	cmp	r3, #0
 800777e:	d105      	bne.n	800778c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007780:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007784:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007788:	2b00      	cmp	r3, #0
 800778a:	d00b      	beq.n	80077a4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	2208      	movs	r2, #8
 8007792:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800779a:	f043 0208 	orr.w	r2, r3, #8
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80077a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d012      	beq.n	80077d6 <HAL_UART_IRQHandler+0x18a>
 80077b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077b4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d00c      	beq.n	80077d6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80077c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077cc:	f043 0220 	orr.w	r2, r3, #32
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077dc:	2b00      	cmp	r3, #0
 80077de:	f000 8214 	beq.w	8007c0a <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80077e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077e6:	f003 0320 	and.w	r3, r3, #32
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d00d      	beq.n	800780a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80077ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077f2:	f003 0320 	and.w	r3, r3, #32
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d007      	beq.n	800780a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d003      	beq.n	800780a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007810:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800781e:	2b40      	cmp	r3, #64	@ 0x40
 8007820:	d005      	beq.n	800782e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007822:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007826:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800782a:	2b00      	cmp	r3, #0
 800782c:	d04f      	beq.n	80078ce <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f000 ff46 	bl	80086c0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800783e:	2b40      	cmp	r3, #64	@ 0x40
 8007840:	d141      	bne.n	80078c6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	3308      	adds	r3, #8
 8007848:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007850:	e853 3f00 	ldrex	r3, [r3]
 8007854:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007858:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800785c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007860:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	3308      	adds	r3, #8
 800786a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800786e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007872:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007876:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800787a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800787e:	e841 2300 	strex	r3, r2, [r1]
 8007882:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007886:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800788a:	2b00      	cmp	r3, #0
 800788c:	d1d9      	bne.n	8007842 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007892:	2b00      	cmp	r3, #0
 8007894:	d013      	beq.n	80078be <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800789a:	4a13      	ldr	r2, [pc, #76]	@ (80078e8 <HAL_UART_IRQHandler+0x29c>)
 800789c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078a2:	4618      	mov	r0, r3
 80078a4:	f7fc fccd 	bl	8004242 <HAL_DMA_Abort_IT>
 80078a8:	4603      	mov	r3, r0
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d017      	beq.n	80078de <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078b4:	687a      	ldr	r2, [r7, #4]
 80078b6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80078b8:	4610      	mov	r0, r2
 80078ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078bc:	e00f      	b.n	80078de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f000 f9b8 	bl	8007c34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078c4:	e00b      	b.n	80078de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f000 f9b4 	bl	8007c34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078cc:	e007      	b.n	80078de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f000 f9b0 	bl	8007c34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2200      	movs	r2, #0
 80078d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80078dc:	e195      	b.n	8007c0a <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078de:	bf00      	nop
    return;
 80078e0:	e193      	b.n	8007c0a <HAL_UART_IRQHandler+0x5be>
 80078e2:	bf00      	nop
 80078e4:	04000120 	.word	0x04000120
 80078e8:	08008789 	.word	0x08008789

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	f040 814e 	bne.w	8007b92 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80078f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078fa:	f003 0310 	and.w	r3, r3, #16
 80078fe:	2b00      	cmp	r3, #0
 8007900:	f000 8147 	beq.w	8007b92 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007904:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007908:	f003 0310 	and.w	r3, r3, #16
 800790c:	2b00      	cmp	r3, #0
 800790e:	f000 8140 	beq.w	8007b92 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	2210      	movs	r2, #16
 8007918:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007924:	2b40      	cmp	r3, #64	@ 0x40
 8007926:	f040 80b8 	bne.w	8007a9a <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	685b      	ldr	r3, [r3, #4]
 8007932:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007936:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800793a:	2b00      	cmp	r3, #0
 800793c:	f000 8167 	beq.w	8007c0e <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007946:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800794a:	429a      	cmp	r2, r3
 800794c:	f080 815f 	bcs.w	8007c0e <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007956:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f003 0320 	and.w	r3, r3, #32
 8007966:	2b00      	cmp	r3, #0
 8007968:	f040 8086 	bne.w	8007a78 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007974:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007978:	e853 3f00 	ldrex	r3, [r3]
 800797c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007980:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007984:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007988:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	461a      	mov	r2, r3
 8007992:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007996:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800799a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800799e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80079a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80079a6:	e841 2300 	strex	r3, r2, [r1]
 80079aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80079ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d1da      	bne.n	800796c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	3308      	adds	r3, #8
 80079bc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80079c0:	e853 3f00 	ldrex	r3, [r3]
 80079c4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80079c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80079c8:	f023 0301 	bic.w	r3, r3, #1
 80079cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	3308      	adds	r3, #8
 80079d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80079da:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80079de:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80079e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80079e6:	e841 2300 	strex	r3, r2, [r1]
 80079ea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80079ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d1e1      	bne.n	80079b6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	3308      	adds	r3, #8
 80079f8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80079fc:	e853 3f00 	ldrex	r3, [r3]
 8007a00:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007a02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	3308      	adds	r3, #8
 8007a12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007a16:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007a18:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a1a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007a1c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007a1e:	e841 2300 	strex	r3, r2, [r1]
 8007a22:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007a24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d1e3      	bne.n	80079f2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2220      	movs	r2, #32
 8007a2e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2200      	movs	r2, #0
 8007a36:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a40:	e853 3f00 	ldrex	r3, [r3]
 8007a44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007a46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a48:	f023 0310 	bic.w	r3, r3, #16
 8007a4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	461a      	mov	r2, r3
 8007a56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a5a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007a5c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007a60:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007a62:	e841 2300 	strex	r3, r2, [r1]
 8007a66:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007a68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1e4      	bne.n	8007a38 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a72:	4618      	mov	r0, r3
 8007a74:	f7fc fba7 	bl	80041c6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2202      	movs	r2, #2
 8007a7c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	1ad3      	subs	r3, r2, r3
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	4619      	mov	r1, r3
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f000 f8d8 	bl	8007c48 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007a98:	e0b9      	b.n	8007c0e <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007aa6:	b29b      	uxth	r3, r3
 8007aa8:	1ad3      	subs	r3, r2, r3
 8007aaa:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	f000 80ab 	beq.w	8007c12 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8007abc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	f000 80a6 	beq.w	8007c12 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ace:	e853 3f00 	ldrex	r3, [r3]
 8007ad2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ad6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ada:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	461a      	mov	r2, r3
 8007ae4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007ae8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007aea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007aee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007af0:	e841 2300 	strex	r3, r2, [r1]
 8007af4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007af6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d1e4      	bne.n	8007ac6 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	3308      	adds	r3, #8
 8007b02:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b06:	e853 3f00 	ldrex	r3, [r3]
 8007b0a:	623b      	str	r3, [r7, #32]
   return(result);
 8007b0c:	6a3b      	ldr	r3, [r7, #32]
 8007b0e:	f023 0301 	bic.w	r3, r3, #1
 8007b12:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	3308      	adds	r3, #8
 8007b1c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007b20:	633a      	str	r2, [r7, #48]	@ 0x30
 8007b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b24:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b28:	e841 2300 	strex	r3, r2, [r1]
 8007b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d1e3      	bne.n	8007afc <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2220      	movs	r2, #32
 8007b38:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2200      	movs	r2, #0
 8007b46:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	e853 3f00 	ldrex	r3, [r3]
 8007b54:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	f023 0310 	bic.w	r3, r3, #16
 8007b5c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	461a      	mov	r2, r3
 8007b66:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007b6a:	61fb      	str	r3, [r7, #28]
 8007b6c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b6e:	69b9      	ldr	r1, [r7, #24]
 8007b70:	69fa      	ldr	r2, [r7, #28]
 8007b72:	e841 2300 	strex	r3, r2, [r1]
 8007b76:	617b      	str	r3, [r7, #20]
   return(result);
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d1e4      	bne.n	8007b48 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2202      	movs	r2, #2
 8007b82:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007b84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007b88:	4619      	mov	r1, r3
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f000 f85c 	bl	8007c48 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007b90:	e03f      	b.n	8007c12 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d00e      	beq.n	8007bbc <HAL_UART_IRQHandler+0x570>
 8007b9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ba2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d008      	beq.n	8007bbc <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007bb2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f000 ffe3 	bl	8008b80 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007bba:	e02d      	b.n	8007c18 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007bbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d00e      	beq.n	8007be6 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007bc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d008      	beq.n	8007be6 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d01c      	beq.n	8007c16 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	4798      	blx	r3
    }
    return;
 8007be4:	e017      	b.n	8007c16 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007be6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d012      	beq.n	8007c18 <HAL_UART_IRQHandler+0x5cc>
 8007bf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d00c      	beq.n	8007c18 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	f000 fdd8 	bl	80087b4 <UART_EndTransmit_IT>
    return;
 8007c04:	e008      	b.n	8007c18 <HAL_UART_IRQHandler+0x5cc>
      return;
 8007c06:	bf00      	nop
 8007c08:	e006      	b.n	8007c18 <HAL_UART_IRQHandler+0x5cc>
    return;
 8007c0a:	bf00      	nop
 8007c0c:	e004      	b.n	8007c18 <HAL_UART_IRQHandler+0x5cc>
      return;
 8007c0e:	bf00      	nop
 8007c10:	e002      	b.n	8007c18 <HAL_UART_IRQHandler+0x5cc>
      return;
 8007c12:	bf00      	nop
 8007c14:	e000      	b.n	8007c18 <HAL_UART_IRQHandler+0x5cc>
    return;
 8007c16:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007c18:	37e8      	adds	r7, #232	@ 0xe8
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}
 8007c1e:	bf00      	nop

08007c20 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b083      	sub	sp, #12
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007c28:	bf00      	nop
 8007c2a:	370c      	adds	r7, #12
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c32:	4770      	bx	lr

08007c34 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007c3c:	bf00      	nop
 8007c3e:	370c      	adds	r7, #12
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr

08007c48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b083      	sub	sp, #12
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	460b      	mov	r3, r1
 8007c52:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007c54:	bf00      	nop
 8007c56:	370c      	adds	r7, #12
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c64:	b08a      	sub	sp, #40	@ 0x28
 8007c66:	af00      	add	r7, sp, #0
 8007c68:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	689a      	ldr	r2, [r3, #8]
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	691b      	ldr	r3, [r3, #16]
 8007c78:	431a      	orrs	r2, r3
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	695b      	ldr	r3, [r3, #20]
 8007c7e:	431a      	orrs	r2, r3
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	69db      	ldr	r3, [r3, #28]
 8007c84:	4313      	orrs	r3, r2
 8007c86:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	681a      	ldr	r2, [r3, #0]
 8007c8e:	4ba4      	ldr	r3, [pc, #656]	@ (8007f20 <UART_SetConfig+0x2c0>)
 8007c90:	4013      	ands	r3, r2
 8007c92:	68fa      	ldr	r2, [r7, #12]
 8007c94:	6812      	ldr	r2, [r2, #0]
 8007c96:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007c98:	430b      	orrs	r3, r1
 8007c9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	68da      	ldr	r2, [r3, #12]
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	430a      	orrs	r2, r1
 8007cb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	699b      	ldr	r3, [r3, #24]
 8007cb6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a99      	ldr	r2, [pc, #612]	@ (8007f24 <UART_SetConfig+0x2c4>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d004      	beq.n	8007ccc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	6a1b      	ldr	r3, [r3, #32]
 8007cc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cc8:	4313      	orrs	r3, r2
 8007cca:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	689b      	ldr	r3, [r3, #8]
 8007cd2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cdc:	430a      	orrs	r2, r1
 8007cde:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4a90      	ldr	r2, [pc, #576]	@ (8007f28 <UART_SetConfig+0x2c8>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d126      	bne.n	8007d38 <UART_SetConfig+0xd8>
 8007cea:	4b90      	ldr	r3, [pc, #576]	@ (8007f2c <UART_SetConfig+0x2cc>)
 8007cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cf0:	f003 0303 	and.w	r3, r3, #3
 8007cf4:	2b03      	cmp	r3, #3
 8007cf6:	d81b      	bhi.n	8007d30 <UART_SetConfig+0xd0>
 8007cf8:	a201      	add	r2, pc, #4	@ (adr r2, 8007d00 <UART_SetConfig+0xa0>)
 8007cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cfe:	bf00      	nop
 8007d00:	08007d11 	.word	0x08007d11
 8007d04:	08007d21 	.word	0x08007d21
 8007d08:	08007d19 	.word	0x08007d19
 8007d0c:	08007d29 	.word	0x08007d29
 8007d10:	2301      	movs	r3, #1
 8007d12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d16:	e116      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007d18:	2302      	movs	r3, #2
 8007d1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d1e:	e112      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007d20:	2304      	movs	r3, #4
 8007d22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d26:	e10e      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007d28:	2308      	movs	r3, #8
 8007d2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d2e:	e10a      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007d30:	2310      	movs	r3, #16
 8007d32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d36:	e106      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a7c      	ldr	r2, [pc, #496]	@ (8007f30 <UART_SetConfig+0x2d0>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d138      	bne.n	8007db4 <UART_SetConfig+0x154>
 8007d42:	4b7a      	ldr	r3, [pc, #488]	@ (8007f2c <UART_SetConfig+0x2cc>)
 8007d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d48:	f003 030c 	and.w	r3, r3, #12
 8007d4c:	2b0c      	cmp	r3, #12
 8007d4e:	d82d      	bhi.n	8007dac <UART_SetConfig+0x14c>
 8007d50:	a201      	add	r2, pc, #4	@ (adr r2, 8007d58 <UART_SetConfig+0xf8>)
 8007d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d56:	bf00      	nop
 8007d58:	08007d8d 	.word	0x08007d8d
 8007d5c:	08007dad 	.word	0x08007dad
 8007d60:	08007dad 	.word	0x08007dad
 8007d64:	08007dad 	.word	0x08007dad
 8007d68:	08007d9d 	.word	0x08007d9d
 8007d6c:	08007dad 	.word	0x08007dad
 8007d70:	08007dad 	.word	0x08007dad
 8007d74:	08007dad 	.word	0x08007dad
 8007d78:	08007d95 	.word	0x08007d95
 8007d7c:	08007dad 	.word	0x08007dad
 8007d80:	08007dad 	.word	0x08007dad
 8007d84:	08007dad 	.word	0x08007dad
 8007d88:	08007da5 	.word	0x08007da5
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d92:	e0d8      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007d94:	2302      	movs	r3, #2
 8007d96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d9a:	e0d4      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007d9c:	2304      	movs	r3, #4
 8007d9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007da2:	e0d0      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007da4:	2308      	movs	r3, #8
 8007da6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007daa:	e0cc      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007dac:	2310      	movs	r3, #16
 8007dae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007db2:	e0c8      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	4a5e      	ldr	r2, [pc, #376]	@ (8007f34 <UART_SetConfig+0x2d4>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d125      	bne.n	8007e0a <UART_SetConfig+0x1aa>
 8007dbe:	4b5b      	ldr	r3, [pc, #364]	@ (8007f2c <UART_SetConfig+0x2cc>)
 8007dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dc4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007dc8:	2b30      	cmp	r3, #48	@ 0x30
 8007dca:	d016      	beq.n	8007dfa <UART_SetConfig+0x19a>
 8007dcc:	2b30      	cmp	r3, #48	@ 0x30
 8007dce:	d818      	bhi.n	8007e02 <UART_SetConfig+0x1a2>
 8007dd0:	2b20      	cmp	r3, #32
 8007dd2:	d00a      	beq.n	8007dea <UART_SetConfig+0x18a>
 8007dd4:	2b20      	cmp	r3, #32
 8007dd6:	d814      	bhi.n	8007e02 <UART_SetConfig+0x1a2>
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d002      	beq.n	8007de2 <UART_SetConfig+0x182>
 8007ddc:	2b10      	cmp	r3, #16
 8007dde:	d008      	beq.n	8007df2 <UART_SetConfig+0x192>
 8007de0:	e00f      	b.n	8007e02 <UART_SetConfig+0x1a2>
 8007de2:	2300      	movs	r3, #0
 8007de4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007de8:	e0ad      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007dea:	2302      	movs	r3, #2
 8007dec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007df0:	e0a9      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007df2:	2304      	movs	r3, #4
 8007df4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007df8:	e0a5      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007dfa:	2308      	movs	r3, #8
 8007dfc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e00:	e0a1      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007e02:	2310      	movs	r3, #16
 8007e04:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e08:	e09d      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4a4a      	ldr	r2, [pc, #296]	@ (8007f38 <UART_SetConfig+0x2d8>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d125      	bne.n	8007e60 <UART_SetConfig+0x200>
 8007e14:	4b45      	ldr	r3, [pc, #276]	@ (8007f2c <UART_SetConfig+0x2cc>)
 8007e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e1a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007e1e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007e20:	d016      	beq.n	8007e50 <UART_SetConfig+0x1f0>
 8007e22:	2bc0      	cmp	r3, #192	@ 0xc0
 8007e24:	d818      	bhi.n	8007e58 <UART_SetConfig+0x1f8>
 8007e26:	2b80      	cmp	r3, #128	@ 0x80
 8007e28:	d00a      	beq.n	8007e40 <UART_SetConfig+0x1e0>
 8007e2a:	2b80      	cmp	r3, #128	@ 0x80
 8007e2c:	d814      	bhi.n	8007e58 <UART_SetConfig+0x1f8>
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d002      	beq.n	8007e38 <UART_SetConfig+0x1d8>
 8007e32:	2b40      	cmp	r3, #64	@ 0x40
 8007e34:	d008      	beq.n	8007e48 <UART_SetConfig+0x1e8>
 8007e36:	e00f      	b.n	8007e58 <UART_SetConfig+0x1f8>
 8007e38:	2300      	movs	r3, #0
 8007e3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e3e:	e082      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007e40:	2302      	movs	r3, #2
 8007e42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e46:	e07e      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007e48:	2304      	movs	r3, #4
 8007e4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e4e:	e07a      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007e50:	2308      	movs	r3, #8
 8007e52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e56:	e076      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007e58:	2310      	movs	r3, #16
 8007e5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e5e:	e072      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4a35      	ldr	r2, [pc, #212]	@ (8007f3c <UART_SetConfig+0x2dc>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d12a      	bne.n	8007ec0 <UART_SetConfig+0x260>
 8007e6a:	4b30      	ldr	r3, [pc, #192]	@ (8007f2c <UART_SetConfig+0x2cc>)
 8007e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e74:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e78:	d01a      	beq.n	8007eb0 <UART_SetConfig+0x250>
 8007e7a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e7e:	d81b      	bhi.n	8007eb8 <UART_SetConfig+0x258>
 8007e80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e84:	d00c      	beq.n	8007ea0 <UART_SetConfig+0x240>
 8007e86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e8a:	d815      	bhi.n	8007eb8 <UART_SetConfig+0x258>
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d003      	beq.n	8007e98 <UART_SetConfig+0x238>
 8007e90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e94:	d008      	beq.n	8007ea8 <UART_SetConfig+0x248>
 8007e96:	e00f      	b.n	8007eb8 <UART_SetConfig+0x258>
 8007e98:	2300      	movs	r3, #0
 8007e9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e9e:	e052      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007ea0:	2302      	movs	r3, #2
 8007ea2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ea6:	e04e      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007ea8:	2304      	movs	r3, #4
 8007eaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007eae:	e04a      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007eb0:	2308      	movs	r3, #8
 8007eb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007eb6:	e046      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007eb8:	2310      	movs	r3, #16
 8007eba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ebe:	e042      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	4a17      	ldr	r2, [pc, #92]	@ (8007f24 <UART_SetConfig+0x2c4>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d13a      	bne.n	8007f40 <UART_SetConfig+0x2e0>
 8007eca:	4b18      	ldr	r3, [pc, #96]	@ (8007f2c <UART_SetConfig+0x2cc>)
 8007ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ed0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007ed4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ed8:	d01a      	beq.n	8007f10 <UART_SetConfig+0x2b0>
 8007eda:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ede:	d81b      	bhi.n	8007f18 <UART_SetConfig+0x2b8>
 8007ee0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ee4:	d00c      	beq.n	8007f00 <UART_SetConfig+0x2a0>
 8007ee6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007eea:	d815      	bhi.n	8007f18 <UART_SetConfig+0x2b8>
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d003      	beq.n	8007ef8 <UART_SetConfig+0x298>
 8007ef0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ef4:	d008      	beq.n	8007f08 <UART_SetConfig+0x2a8>
 8007ef6:	e00f      	b.n	8007f18 <UART_SetConfig+0x2b8>
 8007ef8:	2300      	movs	r3, #0
 8007efa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007efe:	e022      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007f00:	2302      	movs	r3, #2
 8007f02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f06:	e01e      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007f08:	2304      	movs	r3, #4
 8007f0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f0e:	e01a      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007f10:	2308      	movs	r3, #8
 8007f12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f16:	e016      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007f18:	2310      	movs	r3, #16
 8007f1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f1e:	e012      	b.n	8007f46 <UART_SetConfig+0x2e6>
 8007f20:	efff69f3 	.word	0xefff69f3
 8007f24:	40008000 	.word	0x40008000
 8007f28:	40013800 	.word	0x40013800
 8007f2c:	40021000 	.word	0x40021000
 8007f30:	40004400 	.word	0x40004400
 8007f34:	40004800 	.word	0x40004800
 8007f38:	40004c00 	.word	0x40004c00
 8007f3c:	40005000 	.word	0x40005000
 8007f40:	2310      	movs	r3, #16
 8007f42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a9f      	ldr	r2, [pc, #636]	@ (80081c8 <UART_SetConfig+0x568>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d17a      	bne.n	8008046 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007f50:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007f54:	2b08      	cmp	r3, #8
 8007f56:	d824      	bhi.n	8007fa2 <UART_SetConfig+0x342>
 8007f58:	a201      	add	r2, pc, #4	@ (adr r2, 8007f60 <UART_SetConfig+0x300>)
 8007f5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f5e:	bf00      	nop
 8007f60:	08007f85 	.word	0x08007f85
 8007f64:	08007fa3 	.word	0x08007fa3
 8007f68:	08007f8d 	.word	0x08007f8d
 8007f6c:	08007fa3 	.word	0x08007fa3
 8007f70:	08007f93 	.word	0x08007f93
 8007f74:	08007fa3 	.word	0x08007fa3
 8007f78:	08007fa3 	.word	0x08007fa3
 8007f7c:	08007fa3 	.word	0x08007fa3
 8007f80:	08007f9b 	.word	0x08007f9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f84:	f7fd f950 	bl	8005228 <HAL_RCC_GetPCLK1Freq>
 8007f88:	61f8      	str	r0, [r7, #28]
        break;
 8007f8a:	e010      	b.n	8007fae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f8c:	4b8f      	ldr	r3, [pc, #572]	@ (80081cc <UART_SetConfig+0x56c>)
 8007f8e:	61fb      	str	r3, [r7, #28]
        break;
 8007f90:	e00d      	b.n	8007fae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f92:	f7fd f8b1 	bl	80050f8 <HAL_RCC_GetSysClockFreq>
 8007f96:	61f8      	str	r0, [r7, #28]
        break;
 8007f98:	e009      	b.n	8007fae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f9e:	61fb      	str	r3, [r7, #28]
        break;
 8007fa0:	e005      	b.n	8007fae <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007fac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007fae:	69fb      	ldr	r3, [r7, #28]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	f000 80fb 	beq.w	80081ac <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	685a      	ldr	r2, [r3, #4]
 8007fba:	4613      	mov	r3, r2
 8007fbc:	005b      	lsls	r3, r3, #1
 8007fbe:	4413      	add	r3, r2
 8007fc0:	69fa      	ldr	r2, [r7, #28]
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d305      	bcc.n	8007fd2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	685b      	ldr	r3, [r3, #4]
 8007fca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007fcc:	69fa      	ldr	r2, [r7, #28]
 8007fce:	429a      	cmp	r2, r3
 8007fd0:	d903      	bls.n	8007fda <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007fd8:	e0e8      	b.n	80081ac <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007fda:	69fb      	ldr	r3, [r7, #28]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	461c      	mov	r4, r3
 8007fe0:	4615      	mov	r5, r2
 8007fe2:	f04f 0200 	mov.w	r2, #0
 8007fe6:	f04f 0300 	mov.w	r3, #0
 8007fea:	022b      	lsls	r3, r5, #8
 8007fec:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007ff0:	0222      	lsls	r2, r4, #8
 8007ff2:	68f9      	ldr	r1, [r7, #12]
 8007ff4:	6849      	ldr	r1, [r1, #4]
 8007ff6:	0849      	lsrs	r1, r1, #1
 8007ff8:	2000      	movs	r0, #0
 8007ffa:	4688      	mov	r8, r1
 8007ffc:	4681      	mov	r9, r0
 8007ffe:	eb12 0a08 	adds.w	sl, r2, r8
 8008002:	eb43 0b09 	adc.w	fp, r3, r9
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	2200      	movs	r2, #0
 800800c:	603b      	str	r3, [r7, #0]
 800800e:	607a      	str	r2, [r7, #4]
 8008010:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008014:	4650      	mov	r0, sl
 8008016:	4659      	mov	r1, fp
 8008018:	f7f8 fe36 	bl	8000c88 <__aeabi_uldivmod>
 800801c:	4602      	mov	r2, r0
 800801e:	460b      	mov	r3, r1
 8008020:	4613      	mov	r3, r2
 8008022:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008024:	69bb      	ldr	r3, [r7, #24]
 8008026:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800802a:	d308      	bcc.n	800803e <UART_SetConfig+0x3de>
 800802c:	69bb      	ldr	r3, [r7, #24]
 800802e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008032:	d204      	bcs.n	800803e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	69ba      	ldr	r2, [r7, #24]
 800803a:	60da      	str	r2, [r3, #12]
 800803c:	e0b6      	b.n	80081ac <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800803e:	2301      	movs	r3, #1
 8008040:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008044:	e0b2      	b.n	80081ac <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	69db      	ldr	r3, [r3, #28]
 800804a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800804e:	d15e      	bne.n	800810e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8008050:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008054:	2b08      	cmp	r3, #8
 8008056:	d828      	bhi.n	80080aa <UART_SetConfig+0x44a>
 8008058:	a201      	add	r2, pc, #4	@ (adr r2, 8008060 <UART_SetConfig+0x400>)
 800805a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800805e:	bf00      	nop
 8008060:	08008085 	.word	0x08008085
 8008064:	0800808d 	.word	0x0800808d
 8008068:	08008095 	.word	0x08008095
 800806c:	080080ab 	.word	0x080080ab
 8008070:	0800809b 	.word	0x0800809b
 8008074:	080080ab 	.word	0x080080ab
 8008078:	080080ab 	.word	0x080080ab
 800807c:	080080ab 	.word	0x080080ab
 8008080:	080080a3 	.word	0x080080a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008084:	f7fd f8d0 	bl	8005228 <HAL_RCC_GetPCLK1Freq>
 8008088:	61f8      	str	r0, [r7, #28]
        break;
 800808a:	e014      	b.n	80080b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800808c:	f7fd f8e2 	bl	8005254 <HAL_RCC_GetPCLK2Freq>
 8008090:	61f8      	str	r0, [r7, #28]
        break;
 8008092:	e010      	b.n	80080b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008094:	4b4d      	ldr	r3, [pc, #308]	@ (80081cc <UART_SetConfig+0x56c>)
 8008096:	61fb      	str	r3, [r7, #28]
        break;
 8008098:	e00d      	b.n	80080b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800809a:	f7fd f82d 	bl	80050f8 <HAL_RCC_GetSysClockFreq>
 800809e:	61f8      	str	r0, [r7, #28]
        break;
 80080a0:	e009      	b.n	80080b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080a6:	61fb      	str	r3, [r7, #28]
        break;
 80080a8:	e005      	b.n	80080b6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80080aa:	2300      	movs	r3, #0
 80080ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80080ae:	2301      	movs	r3, #1
 80080b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80080b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80080b6:	69fb      	ldr	r3, [r7, #28]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d077      	beq.n	80081ac <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80080bc:	69fb      	ldr	r3, [r7, #28]
 80080be:	005a      	lsls	r2, r3, #1
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	685b      	ldr	r3, [r3, #4]
 80080c4:	085b      	lsrs	r3, r3, #1
 80080c6:	441a      	add	r2, r3
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	685b      	ldr	r3, [r3, #4]
 80080cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80080d0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080d2:	69bb      	ldr	r3, [r7, #24]
 80080d4:	2b0f      	cmp	r3, #15
 80080d6:	d916      	bls.n	8008106 <UART_SetConfig+0x4a6>
 80080d8:	69bb      	ldr	r3, [r7, #24]
 80080da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080de:	d212      	bcs.n	8008106 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80080e0:	69bb      	ldr	r3, [r7, #24]
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	f023 030f 	bic.w	r3, r3, #15
 80080e8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80080ea:	69bb      	ldr	r3, [r7, #24]
 80080ec:	085b      	lsrs	r3, r3, #1
 80080ee:	b29b      	uxth	r3, r3
 80080f0:	f003 0307 	and.w	r3, r3, #7
 80080f4:	b29a      	uxth	r2, r3
 80080f6:	8afb      	ldrh	r3, [r7, #22]
 80080f8:	4313      	orrs	r3, r2
 80080fa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	8afa      	ldrh	r2, [r7, #22]
 8008102:	60da      	str	r2, [r3, #12]
 8008104:	e052      	b.n	80081ac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008106:	2301      	movs	r3, #1
 8008108:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800810c:	e04e      	b.n	80081ac <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800810e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008112:	2b08      	cmp	r3, #8
 8008114:	d827      	bhi.n	8008166 <UART_SetConfig+0x506>
 8008116:	a201      	add	r2, pc, #4	@ (adr r2, 800811c <UART_SetConfig+0x4bc>)
 8008118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800811c:	08008141 	.word	0x08008141
 8008120:	08008149 	.word	0x08008149
 8008124:	08008151 	.word	0x08008151
 8008128:	08008167 	.word	0x08008167
 800812c:	08008157 	.word	0x08008157
 8008130:	08008167 	.word	0x08008167
 8008134:	08008167 	.word	0x08008167
 8008138:	08008167 	.word	0x08008167
 800813c:	0800815f 	.word	0x0800815f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008140:	f7fd f872 	bl	8005228 <HAL_RCC_GetPCLK1Freq>
 8008144:	61f8      	str	r0, [r7, #28]
        break;
 8008146:	e014      	b.n	8008172 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008148:	f7fd f884 	bl	8005254 <HAL_RCC_GetPCLK2Freq>
 800814c:	61f8      	str	r0, [r7, #28]
        break;
 800814e:	e010      	b.n	8008172 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008150:	4b1e      	ldr	r3, [pc, #120]	@ (80081cc <UART_SetConfig+0x56c>)
 8008152:	61fb      	str	r3, [r7, #28]
        break;
 8008154:	e00d      	b.n	8008172 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008156:	f7fc ffcf 	bl	80050f8 <HAL_RCC_GetSysClockFreq>
 800815a:	61f8      	str	r0, [r7, #28]
        break;
 800815c:	e009      	b.n	8008172 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800815e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008162:	61fb      	str	r3, [r7, #28]
        break;
 8008164:	e005      	b.n	8008172 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8008166:	2300      	movs	r3, #0
 8008168:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800816a:	2301      	movs	r3, #1
 800816c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008170:	bf00      	nop
    }

    if (pclk != 0U)
 8008172:	69fb      	ldr	r3, [r7, #28]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d019      	beq.n	80081ac <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	685b      	ldr	r3, [r3, #4]
 800817c:	085a      	lsrs	r2, r3, #1
 800817e:	69fb      	ldr	r3, [r7, #28]
 8008180:	441a      	add	r2, r3
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	fbb2 f3f3 	udiv	r3, r2, r3
 800818a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800818c:	69bb      	ldr	r3, [r7, #24]
 800818e:	2b0f      	cmp	r3, #15
 8008190:	d909      	bls.n	80081a6 <UART_SetConfig+0x546>
 8008192:	69bb      	ldr	r3, [r7, #24]
 8008194:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008198:	d205      	bcs.n	80081a6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800819a:	69bb      	ldr	r3, [r7, #24]
 800819c:	b29a      	uxth	r2, r3
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	60da      	str	r2, [r3, #12]
 80081a4:	e002      	b.n	80081ac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80081a6:	2301      	movs	r3, #1
 80081a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2200      	movs	r2, #0
 80081b0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2200      	movs	r2, #0
 80081b6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80081b8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3728      	adds	r7, #40	@ 0x28
 80081c0:	46bd      	mov	sp, r7
 80081c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80081c6:	bf00      	nop
 80081c8:	40008000 	.word	0x40008000
 80081cc:	00f42400 	.word	0x00f42400

080081d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80081d0:	b480      	push	{r7}
 80081d2:	b083      	sub	sp, #12
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081dc:	f003 0308 	and.w	r3, r3, #8
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d00a      	beq.n	80081fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	685b      	ldr	r3, [r3, #4]
 80081ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	430a      	orrs	r2, r1
 80081f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081fe:	f003 0301 	and.w	r3, r3, #1
 8008202:	2b00      	cmp	r3, #0
 8008204:	d00a      	beq.n	800821c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	685b      	ldr	r3, [r3, #4]
 800820c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	430a      	orrs	r2, r1
 800821a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008220:	f003 0302 	and.w	r3, r3, #2
 8008224:	2b00      	cmp	r3, #0
 8008226:	d00a      	beq.n	800823e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	430a      	orrs	r2, r1
 800823c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008242:	f003 0304 	and.w	r3, r3, #4
 8008246:	2b00      	cmp	r3, #0
 8008248:	d00a      	beq.n	8008260 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	685b      	ldr	r3, [r3, #4]
 8008250:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	430a      	orrs	r2, r1
 800825e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008264:	f003 0310 	and.w	r3, r3, #16
 8008268:	2b00      	cmp	r3, #0
 800826a:	d00a      	beq.n	8008282 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	689b      	ldr	r3, [r3, #8]
 8008272:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	430a      	orrs	r2, r1
 8008280:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008286:	f003 0320 	and.w	r3, r3, #32
 800828a:	2b00      	cmp	r3, #0
 800828c:	d00a      	beq.n	80082a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	689b      	ldr	r3, [r3, #8]
 8008294:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	430a      	orrs	r2, r1
 80082a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d01a      	beq.n	80082e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	685b      	ldr	r3, [r3, #4]
 80082b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	430a      	orrs	r2, r1
 80082c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80082ce:	d10a      	bne.n	80082e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	685b      	ldr	r3, [r3, #4]
 80082d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	430a      	orrs	r2, r1
 80082e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d00a      	beq.n	8008308 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	430a      	orrs	r2, r1
 8008306:	605a      	str	r2, [r3, #4]
  }
}
 8008308:	bf00      	nop
 800830a:	370c      	adds	r7, #12
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr

08008314 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b098      	sub	sp, #96	@ 0x60
 8008318:	af02      	add	r7, sp, #8
 800831a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2200      	movs	r2, #0
 8008320:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008324:	f7fa f9de 	bl	80026e4 <HAL_GetTick>
 8008328:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f003 0308 	and.w	r3, r3, #8
 8008334:	2b08      	cmp	r3, #8
 8008336:	d12e      	bne.n	8008396 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008338:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800833c:	9300      	str	r3, [sp, #0]
 800833e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008340:	2200      	movs	r2, #0
 8008342:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f000 f88c 	bl	8008464 <UART_WaitOnFlagUntilTimeout>
 800834c:	4603      	mov	r3, r0
 800834e:	2b00      	cmp	r3, #0
 8008350:	d021      	beq.n	8008396 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800835a:	e853 3f00 	ldrex	r3, [r3]
 800835e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008360:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008362:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008366:	653b      	str	r3, [r7, #80]	@ 0x50
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	461a      	mov	r2, r3
 800836e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008370:	647b      	str	r3, [r7, #68]	@ 0x44
 8008372:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008374:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008376:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008378:	e841 2300 	strex	r3, r2, [r1]
 800837c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800837e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008380:	2b00      	cmp	r3, #0
 8008382:	d1e6      	bne.n	8008352 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2220      	movs	r2, #32
 8008388:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008392:	2303      	movs	r3, #3
 8008394:	e062      	b.n	800845c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f003 0304 	and.w	r3, r3, #4
 80083a0:	2b04      	cmp	r3, #4
 80083a2:	d149      	bne.n	8008438 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80083a8:	9300      	str	r3, [sp, #0]
 80083aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083ac:	2200      	movs	r2, #0
 80083ae:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f000 f856 	bl	8008464 <UART_WaitOnFlagUntilTimeout>
 80083b8:	4603      	mov	r3, r0
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d03c      	beq.n	8008438 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c6:	e853 3f00 	ldrex	r3, [r3]
 80083ca:	623b      	str	r3, [r7, #32]
   return(result);
 80083cc:	6a3b      	ldr	r3, [r7, #32]
 80083ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80083d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	461a      	mov	r2, r3
 80083da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80083de:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083e4:	e841 2300 	strex	r3, r2, [r1]
 80083e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80083ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d1e6      	bne.n	80083be <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	3308      	adds	r3, #8
 80083f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f8:	693b      	ldr	r3, [r7, #16]
 80083fa:	e853 3f00 	ldrex	r3, [r3]
 80083fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f023 0301 	bic.w	r3, r3, #1
 8008406:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	3308      	adds	r3, #8
 800840e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008410:	61fa      	str	r2, [r7, #28]
 8008412:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008414:	69b9      	ldr	r1, [r7, #24]
 8008416:	69fa      	ldr	r2, [r7, #28]
 8008418:	e841 2300 	strex	r3, r2, [r1]
 800841c:	617b      	str	r3, [r7, #20]
   return(result);
 800841e:	697b      	ldr	r3, [r7, #20]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d1e5      	bne.n	80083f0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2220      	movs	r2, #32
 8008428:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2200      	movs	r2, #0
 8008430:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008434:	2303      	movs	r3, #3
 8008436:	e011      	b.n	800845c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2220      	movs	r2, #32
 800843c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2220      	movs	r2, #32
 8008442:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2200      	movs	r2, #0
 800844a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2200      	movs	r2, #0
 8008450:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2200      	movs	r2, #0
 8008456:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800845a:	2300      	movs	r3, #0
}
 800845c:	4618      	mov	r0, r3
 800845e:	3758      	adds	r7, #88	@ 0x58
 8008460:	46bd      	mov	sp, r7
 8008462:	bd80      	pop	{r7, pc}

08008464 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b084      	sub	sp, #16
 8008468:	af00      	add	r7, sp, #0
 800846a:	60f8      	str	r0, [r7, #12]
 800846c:	60b9      	str	r1, [r7, #8]
 800846e:	603b      	str	r3, [r7, #0]
 8008470:	4613      	mov	r3, r2
 8008472:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008474:	e049      	b.n	800850a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008476:	69bb      	ldr	r3, [r7, #24]
 8008478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800847c:	d045      	beq.n	800850a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800847e:	f7fa f931 	bl	80026e4 <HAL_GetTick>
 8008482:	4602      	mov	r2, r0
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	1ad3      	subs	r3, r2, r3
 8008488:	69ba      	ldr	r2, [r7, #24]
 800848a:	429a      	cmp	r2, r3
 800848c:	d302      	bcc.n	8008494 <UART_WaitOnFlagUntilTimeout+0x30>
 800848e:	69bb      	ldr	r3, [r7, #24]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d101      	bne.n	8008498 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008494:	2303      	movs	r3, #3
 8008496:	e048      	b.n	800852a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f003 0304 	and.w	r3, r3, #4
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d031      	beq.n	800850a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	69db      	ldr	r3, [r3, #28]
 80084ac:	f003 0308 	and.w	r3, r3, #8
 80084b0:	2b08      	cmp	r3, #8
 80084b2:	d110      	bne.n	80084d6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	2208      	movs	r2, #8
 80084ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80084bc:	68f8      	ldr	r0, [r7, #12]
 80084be:	f000 f8ff 	bl	80086c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2208      	movs	r2, #8
 80084c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2200      	movs	r2, #0
 80084ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80084d2:	2301      	movs	r3, #1
 80084d4:	e029      	b.n	800852a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	69db      	ldr	r3, [r3, #28]
 80084dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80084e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80084e4:	d111      	bne.n	800850a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80084ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80084f0:	68f8      	ldr	r0, [r7, #12]
 80084f2:	f000 f8e5 	bl	80086c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	2220      	movs	r2, #32
 80084fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	2200      	movs	r2, #0
 8008502:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008506:	2303      	movs	r3, #3
 8008508:	e00f      	b.n	800852a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	69da      	ldr	r2, [r3, #28]
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	4013      	ands	r3, r2
 8008514:	68ba      	ldr	r2, [r7, #8]
 8008516:	429a      	cmp	r2, r3
 8008518:	bf0c      	ite	eq
 800851a:	2301      	moveq	r3, #1
 800851c:	2300      	movne	r3, #0
 800851e:	b2db      	uxtb	r3, r3
 8008520:	461a      	mov	r2, r3
 8008522:	79fb      	ldrb	r3, [r7, #7]
 8008524:	429a      	cmp	r2, r3
 8008526:	d0a6      	beq.n	8008476 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008528:	2300      	movs	r3, #0
}
 800852a:	4618      	mov	r0, r3
 800852c:	3710      	adds	r7, #16
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}
	...

08008534 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008534:	b480      	push	{r7}
 8008536:	b097      	sub	sp, #92	@ 0x5c
 8008538:	af00      	add	r7, sp, #0
 800853a:	60f8      	str	r0, [r7, #12]
 800853c:	60b9      	str	r1, [r7, #8]
 800853e:	4613      	mov	r3, r2
 8008540:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	68ba      	ldr	r2, [r7, #8]
 8008546:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	88fa      	ldrh	r2, [r7, #6]
 800854c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	88fa      	ldrh	r2, [r7, #6]
 8008554:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	2200      	movs	r2, #0
 800855c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	689b      	ldr	r3, [r3, #8]
 8008562:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008566:	d10e      	bne.n	8008586 <UART_Start_Receive_IT+0x52>
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	691b      	ldr	r3, [r3, #16]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d105      	bne.n	800857c <UART_Start_Receive_IT+0x48>
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008576:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800857a:	e02d      	b.n	80085d8 <UART_Start_Receive_IT+0xa4>
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	22ff      	movs	r2, #255	@ 0xff
 8008580:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008584:	e028      	b.n	80085d8 <UART_Start_Receive_IT+0xa4>
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d10d      	bne.n	80085aa <UART_Start_Receive_IT+0x76>
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	691b      	ldr	r3, [r3, #16]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d104      	bne.n	80085a0 <UART_Start_Receive_IT+0x6c>
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	22ff      	movs	r2, #255	@ 0xff
 800859a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800859e:	e01b      	b.n	80085d8 <UART_Start_Receive_IT+0xa4>
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	227f      	movs	r2, #127	@ 0x7f
 80085a4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80085a8:	e016      	b.n	80085d8 <UART_Start_Receive_IT+0xa4>
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	689b      	ldr	r3, [r3, #8]
 80085ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085b2:	d10d      	bne.n	80085d0 <UART_Start_Receive_IT+0x9c>
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	691b      	ldr	r3, [r3, #16]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d104      	bne.n	80085c6 <UART_Start_Receive_IT+0x92>
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	227f      	movs	r2, #127	@ 0x7f
 80085c0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80085c4:	e008      	b.n	80085d8 <UART_Start_Receive_IT+0xa4>
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	223f      	movs	r2, #63	@ 0x3f
 80085ca:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80085ce:	e003      	b.n	80085d8 <UART_Start_Receive_IT+0xa4>
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2200      	movs	r2, #0
 80085d4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2200      	movs	r2, #0
 80085dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2222      	movs	r2, #34	@ 0x22
 80085e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	3308      	adds	r3, #8
 80085ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085f2:	e853 3f00 	ldrex	r3, [r3]
 80085f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80085f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085fa:	f043 0301 	orr.w	r3, r3, #1
 80085fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	3308      	adds	r3, #8
 8008606:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008608:	64ba      	str	r2, [r7, #72]	@ 0x48
 800860a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800860c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800860e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008610:	e841 2300 	strex	r3, r2, [r1]
 8008614:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008616:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008618:	2b00      	cmp	r3, #0
 800861a:	d1e5      	bne.n	80085e8 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	689b      	ldr	r3, [r3, #8]
 8008620:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008624:	d107      	bne.n	8008636 <UART_Start_Receive_IT+0x102>
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	691b      	ldr	r3, [r3, #16]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d103      	bne.n	8008636 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	4a21      	ldr	r2, [pc, #132]	@ (80086b8 <UART_Start_Receive_IT+0x184>)
 8008632:	669a      	str	r2, [r3, #104]	@ 0x68
 8008634:	e002      	b.n	800863c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	4a20      	ldr	r2, [pc, #128]	@ (80086bc <UART_Start_Receive_IT+0x188>)
 800863a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	691b      	ldr	r3, [r3, #16]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d019      	beq.n	8008678 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800864a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800864c:	e853 3f00 	ldrex	r3, [r3]
 8008650:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008654:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008658:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	461a      	mov	r2, r3
 8008660:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008662:	637b      	str	r3, [r7, #52]	@ 0x34
 8008664:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008666:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008668:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800866a:	e841 2300 	strex	r3, r2, [r1]
 800866e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008672:	2b00      	cmp	r3, #0
 8008674:	d1e6      	bne.n	8008644 <UART_Start_Receive_IT+0x110>
 8008676:	e018      	b.n	80086aa <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	e853 3f00 	ldrex	r3, [r3]
 8008684:	613b      	str	r3, [r7, #16]
   return(result);
 8008686:	693b      	ldr	r3, [r7, #16]
 8008688:	f043 0320 	orr.w	r3, r3, #32
 800868c:	653b      	str	r3, [r7, #80]	@ 0x50
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	461a      	mov	r2, r3
 8008694:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008696:	623b      	str	r3, [r7, #32]
 8008698:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800869a:	69f9      	ldr	r1, [r7, #28]
 800869c:	6a3a      	ldr	r2, [r7, #32]
 800869e:	e841 2300 	strex	r3, r2, [r1]
 80086a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80086a4:	69bb      	ldr	r3, [r7, #24]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d1e6      	bne.n	8008678 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80086aa:	2300      	movs	r3, #0
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	375c      	adds	r7, #92	@ 0x5c
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr
 80086b8:	080089c5 	.word	0x080089c5
 80086bc:	08008809 	.word	0x08008809

080086c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b095      	sub	sp, #84	@ 0x54
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086d0:	e853 3f00 	ldrex	r3, [r3]
 80086d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80086d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80086dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	461a      	mov	r2, r3
 80086e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086e6:	643b      	str	r3, [r7, #64]	@ 0x40
 80086e8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80086ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80086ee:	e841 2300 	strex	r3, r2, [r1]
 80086f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80086f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d1e6      	bne.n	80086c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	3308      	adds	r3, #8
 8008700:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008702:	6a3b      	ldr	r3, [r7, #32]
 8008704:	e853 3f00 	ldrex	r3, [r3]
 8008708:	61fb      	str	r3, [r7, #28]
   return(result);
 800870a:	69fb      	ldr	r3, [r7, #28]
 800870c:	f023 0301 	bic.w	r3, r3, #1
 8008710:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	3308      	adds	r3, #8
 8008718:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800871a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800871c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800871e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008720:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008722:	e841 2300 	strex	r3, r2, [r1]
 8008726:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800872a:	2b00      	cmp	r3, #0
 800872c:	d1e5      	bne.n	80086fa <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008732:	2b01      	cmp	r3, #1
 8008734:	d118      	bne.n	8008768 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	e853 3f00 	ldrex	r3, [r3]
 8008742:	60bb      	str	r3, [r7, #8]
   return(result);
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	f023 0310 	bic.w	r3, r3, #16
 800874a:	647b      	str	r3, [r7, #68]	@ 0x44
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	461a      	mov	r2, r3
 8008752:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008754:	61bb      	str	r3, [r7, #24]
 8008756:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008758:	6979      	ldr	r1, [r7, #20]
 800875a:	69ba      	ldr	r2, [r7, #24]
 800875c:	e841 2300 	strex	r3, r2, [r1]
 8008760:	613b      	str	r3, [r7, #16]
   return(result);
 8008762:	693b      	ldr	r3, [r7, #16]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d1e6      	bne.n	8008736 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2220      	movs	r2, #32
 800876c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2200      	movs	r2, #0
 8008774:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2200      	movs	r2, #0
 800877a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800877c:	bf00      	nop
 800877e:	3754      	adds	r7, #84	@ 0x54
 8008780:	46bd      	mov	sp, r7
 8008782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008786:	4770      	bx	lr

08008788 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b084      	sub	sp, #16
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008794:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	2200      	movs	r2, #0
 800879a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2200      	movs	r2, #0
 80087a2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80087a6:	68f8      	ldr	r0, [r7, #12]
 80087a8:	f7ff fa44 	bl	8007c34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087ac:	bf00      	nop
 80087ae:	3710      	adds	r7, #16
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}

080087b4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b088      	sub	sp, #32
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	e853 3f00 	ldrex	r3, [r3]
 80087c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087d0:	61fb      	str	r3, [r7, #28]
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	461a      	mov	r2, r3
 80087d8:	69fb      	ldr	r3, [r7, #28]
 80087da:	61bb      	str	r3, [r7, #24]
 80087dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087de:	6979      	ldr	r1, [r7, #20]
 80087e0:	69ba      	ldr	r2, [r7, #24]
 80087e2:	e841 2300 	strex	r3, r2, [r1]
 80087e6:	613b      	str	r3, [r7, #16]
   return(result);
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d1e6      	bne.n	80087bc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2220      	movs	r2, #32
 80087f2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2200      	movs	r2, #0
 80087f8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f7ff fa10 	bl	8007c20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008800:	bf00      	nop
 8008802:	3720      	adds	r7, #32
 8008804:	46bd      	mov	sp, r7
 8008806:	bd80      	pop	{r7, pc}

08008808 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008808:	b580      	push	{r7, lr}
 800880a:	b09c      	sub	sp, #112	@ 0x70
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008816:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008820:	2b22      	cmp	r3, #34	@ 0x22
 8008822:	f040 80be 	bne.w	80089a2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800882c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008830:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008834:	b2d9      	uxtb	r1, r3
 8008836:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800883a:	b2da      	uxtb	r2, r3
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008840:	400a      	ands	r2, r1
 8008842:	b2d2      	uxtb	r2, r2
 8008844:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800884a:	1c5a      	adds	r2, r3, #1
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008856:	b29b      	uxth	r3, r3
 8008858:	3b01      	subs	r3, #1
 800885a:	b29a      	uxth	r2, r3
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008868:	b29b      	uxth	r3, r3
 800886a:	2b00      	cmp	r3, #0
 800886c:	f040 80a3 	bne.w	80089b6 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008876:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008878:	e853 3f00 	ldrex	r3, [r3]
 800887c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800887e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008880:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008884:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	461a      	mov	r2, r3
 800888c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800888e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008890:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008892:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008894:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008896:	e841 2300 	strex	r3, r2, [r1]
 800889a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800889c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d1e6      	bne.n	8008870 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	3308      	adds	r3, #8
 80088a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ac:	e853 3f00 	ldrex	r3, [r3]
 80088b0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80088b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088b4:	f023 0301 	bic.w	r3, r3, #1
 80088b8:	667b      	str	r3, [r7, #100]	@ 0x64
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	3308      	adds	r3, #8
 80088c0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80088c2:	647a      	str	r2, [r7, #68]	@ 0x44
 80088c4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80088c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088ca:	e841 2300 	strex	r3, r2, [r1]
 80088ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80088d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d1e5      	bne.n	80088a2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2220      	movs	r2, #32
 80088da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2200      	movs	r2, #0
 80088e2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2200      	movs	r2, #0
 80088e8:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a34      	ldr	r2, [pc, #208]	@ (80089c0 <UART_RxISR_8BIT+0x1b8>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d01f      	beq.n	8008934 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	685b      	ldr	r3, [r3, #4]
 80088fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d018      	beq.n	8008934 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800890a:	e853 3f00 	ldrex	r3, [r3]
 800890e:	623b      	str	r3, [r7, #32]
   return(result);
 8008910:	6a3b      	ldr	r3, [r7, #32]
 8008912:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008916:	663b      	str	r3, [r7, #96]	@ 0x60
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	461a      	mov	r2, r3
 800891e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008920:	633b      	str	r3, [r7, #48]	@ 0x30
 8008922:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008924:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008926:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008928:	e841 2300 	strex	r3, r2, [r1]
 800892c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800892e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008930:	2b00      	cmp	r3, #0
 8008932:	d1e6      	bne.n	8008902 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008938:	2b01      	cmp	r3, #1
 800893a:	d12e      	bne.n	800899a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2200      	movs	r2, #0
 8008940:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008948:	693b      	ldr	r3, [r7, #16]
 800894a:	e853 3f00 	ldrex	r3, [r3]
 800894e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f023 0310 	bic.w	r3, r3, #16
 8008956:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	461a      	mov	r2, r3
 800895e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008960:	61fb      	str	r3, [r7, #28]
 8008962:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008964:	69b9      	ldr	r1, [r7, #24]
 8008966:	69fa      	ldr	r2, [r7, #28]
 8008968:	e841 2300 	strex	r3, r2, [r1]
 800896c:	617b      	str	r3, [r7, #20]
   return(result);
 800896e:	697b      	ldr	r3, [r7, #20]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d1e6      	bne.n	8008942 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	69db      	ldr	r3, [r3, #28]
 800897a:	f003 0310 	and.w	r3, r3, #16
 800897e:	2b10      	cmp	r3, #16
 8008980:	d103      	bne.n	800898a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	2210      	movs	r2, #16
 8008988:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008990:	4619      	mov	r1, r3
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f7ff f958 	bl	8007c48 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008998:	e00d      	b.n	80089b6 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f7f8 fe88 	bl	80016b0 <HAL_UART_RxCpltCallback>
}
 80089a0:	e009      	b.n	80089b6 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	8b1b      	ldrh	r3, [r3, #24]
 80089a8:	b29a      	uxth	r2, r3
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f042 0208 	orr.w	r2, r2, #8
 80089b2:	b292      	uxth	r2, r2
 80089b4:	831a      	strh	r2, [r3, #24]
}
 80089b6:	bf00      	nop
 80089b8:	3770      	adds	r7, #112	@ 0x70
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	bf00      	nop
 80089c0:	40008000 	.word	0x40008000

080089c4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b09c      	sub	sp, #112	@ 0x70
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80089d2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089dc:	2b22      	cmp	r3, #34	@ 0x22
 80089de:	f040 80be 	bne.w	8008b5e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80089e8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089f0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80089f2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80089f6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80089fa:	4013      	ands	r3, r2
 80089fc:	b29a      	uxth	r2, r3
 80089fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008a00:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a06:	1c9a      	adds	r2, r3, #2
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008a12:	b29b      	uxth	r3, r3
 8008a14:	3b01      	subs	r3, #1
 8008a16:	b29a      	uxth	r2, r3
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008a24:	b29b      	uxth	r3, r3
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	f040 80a3 	bne.w	8008b72 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a34:	e853 3f00 	ldrex	r3, [r3]
 8008a38:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008a3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a40:	667b      	str	r3, [r7, #100]	@ 0x64
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	461a      	mov	r2, r3
 8008a48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a4a:	657b      	str	r3, [r7, #84]	@ 0x54
 8008a4c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008a50:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008a52:	e841 2300 	strex	r3, r2, [r1]
 8008a56:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008a58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d1e6      	bne.n	8008a2c <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	3308      	adds	r3, #8
 8008a64:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a68:	e853 3f00 	ldrex	r3, [r3]
 8008a6c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a70:	f023 0301 	bic.w	r3, r3, #1
 8008a74:	663b      	str	r3, [r7, #96]	@ 0x60
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	3308      	adds	r3, #8
 8008a7c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008a7e:	643a      	str	r2, [r7, #64]	@ 0x40
 8008a80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a82:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008a84:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008a86:	e841 2300 	strex	r3, r2, [r1]
 8008a8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d1e5      	bne.n	8008a5e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2220      	movs	r2, #32
 8008a96:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4a34      	ldr	r2, [pc, #208]	@ (8008b7c <UART_RxISR_16BIT+0x1b8>)
 8008aac:	4293      	cmp	r3, r2
 8008aae:	d01f      	beq.n	8008af0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	685b      	ldr	r3, [r3, #4]
 8008ab6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d018      	beq.n	8008af0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ac4:	6a3b      	ldr	r3, [r7, #32]
 8008ac6:	e853 3f00 	ldrex	r3, [r3]
 8008aca:	61fb      	str	r3, [r7, #28]
   return(result);
 8008acc:	69fb      	ldr	r3, [r7, #28]
 8008ace:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008ad2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	461a      	mov	r2, r3
 8008ada:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ade:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ae2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ae4:	e841 2300 	strex	r3, r2, [r1]
 8008ae8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d1e6      	bne.n	8008abe <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d12e      	bne.n	8008b56 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2200      	movs	r2, #0
 8008afc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	e853 3f00 	ldrex	r3, [r3]
 8008b0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	f023 0310 	bic.w	r3, r3, #16
 8008b12:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	461a      	mov	r2, r3
 8008b1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008b1c:	61bb      	str	r3, [r7, #24]
 8008b1e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b20:	6979      	ldr	r1, [r7, #20]
 8008b22:	69ba      	ldr	r2, [r7, #24]
 8008b24:	e841 2300 	strex	r3, r2, [r1]
 8008b28:	613b      	str	r3, [r7, #16]
   return(result);
 8008b2a:	693b      	ldr	r3, [r7, #16]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1e6      	bne.n	8008afe <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	69db      	ldr	r3, [r3, #28]
 8008b36:	f003 0310 	and.w	r3, r3, #16
 8008b3a:	2b10      	cmp	r3, #16
 8008b3c:	d103      	bne.n	8008b46 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	2210      	movs	r2, #16
 8008b44:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008b4c:	4619      	mov	r1, r3
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f7ff f87a 	bl	8007c48 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b54:	e00d      	b.n	8008b72 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f7f8 fdaa 	bl	80016b0 <HAL_UART_RxCpltCallback>
}
 8008b5c:	e009      	b.n	8008b72 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	8b1b      	ldrh	r3, [r3, #24]
 8008b64:	b29a      	uxth	r2, r3
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f042 0208 	orr.w	r2, r2, #8
 8008b6e:	b292      	uxth	r2, r2
 8008b70:	831a      	strh	r2, [r3, #24]
}
 8008b72:	bf00      	nop
 8008b74:	3770      	adds	r7, #112	@ 0x70
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}
 8008b7a:	bf00      	nop
 8008b7c:	40008000 	.word	0x40008000

08008b80 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008b80:	b480      	push	{r7}
 8008b82:	b083      	sub	sp, #12
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008b88:	bf00      	nop
 8008b8a:	370c      	adds	r7, #12
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b92:	4770      	bx	lr

08008b94 <__cvt>:
 8008b94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b98:	ec57 6b10 	vmov	r6, r7, d0
 8008b9c:	2f00      	cmp	r7, #0
 8008b9e:	460c      	mov	r4, r1
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	463b      	mov	r3, r7
 8008ba4:	bfbb      	ittet	lt
 8008ba6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008baa:	461f      	movlt	r7, r3
 8008bac:	2300      	movge	r3, #0
 8008bae:	232d      	movlt	r3, #45	@ 0x2d
 8008bb0:	700b      	strb	r3, [r1, #0]
 8008bb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008bb4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008bb8:	4691      	mov	r9, r2
 8008bba:	f023 0820 	bic.w	r8, r3, #32
 8008bbe:	bfbc      	itt	lt
 8008bc0:	4632      	movlt	r2, r6
 8008bc2:	4616      	movlt	r6, r2
 8008bc4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008bc8:	d005      	beq.n	8008bd6 <__cvt+0x42>
 8008bca:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008bce:	d100      	bne.n	8008bd2 <__cvt+0x3e>
 8008bd0:	3401      	adds	r4, #1
 8008bd2:	2102      	movs	r1, #2
 8008bd4:	e000      	b.n	8008bd8 <__cvt+0x44>
 8008bd6:	2103      	movs	r1, #3
 8008bd8:	ab03      	add	r3, sp, #12
 8008bda:	9301      	str	r3, [sp, #4]
 8008bdc:	ab02      	add	r3, sp, #8
 8008bde:	9300      	str	r3, [sp, #0]
 8008be0:	ec47 6b10 	vmov	d0, r6, r7
 8008be4:	4653      	mov	r3, sl
 8008be6:	4622      	mov	r2, r4
 8008be8:	f001 f876 	bl	8009cd8 <_dtoa_r>
 8008bec:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008bf0:	4605      	mov	r5, r0
 8008bf2:	d119      	bne.n	8008c28 <__cvt+0x94>
 8008bf4:	f019 0f01 	tst.w	r9, #1
 8008bf8:	d00e      	beq.n	8008c18 <__cvt+0x84>
 8008bfa:	eb00 0904 	add.w	r9, r0, r4
 8008bfe:	2200      	movs	r2, #0
 8008c00:	2300      	movs	r3, #0
 8008c02:	4630      	mov	r0, r6
 8008c04:	4639      	mov	r1, r7
 8008c06:	f7f7 ff5f 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c0a:	b108      	cbz	r0, 8008c10 <__cvt+0x7c>
 8008c0c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008c10:	2230      	movs	r2, #48	@ 0x30
 8008c12:	9b03      	ldr	r3, [sp, #12]
 8008c14:	454b      	cmp	r3, r9
 8008c16:	d31e      	bcc.n	8008c56 <__cvt+0xc2>
 8008c18:	9b03      	ldr	r3, [sp, #12]
 8008c1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008c1c:	1b5b      	subs	r3, r3, r5
 8008c1e:	4628      	mov	r0, r5
 8008c20:	6013      	str	r3, [r2, #0]
 8008c22:	b004      	add	sp, #16
 8008c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c28:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008c2c:	eb00 0904 	add.w	r9, r0, r4
 8008c30:	d1e5      	bne.n	8008bfe <__cvt+0x6a>
 8008c32:	7803      	ldrb	r3, [r0, #0]
 8008c34:	2b30      	cmp	r3, #48	@ 0x30
 8008c36:	d10a      	bne.n	8008c4e <__cvt+0xba>
 8008c38:	2200      	movs	r2, #0
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	4630      	mov	r0, r6
 8008c3e:	4639      	mov	r1, r7
 8008c40:	f7f7 ff42 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c44:	b918      	cbnz	r0, 8008c4e <__cvt+0xba>
 8008c46:	f1c4 0401 	rsb	r4, r4, #1
 8008c4a:	f8ca 4000 	str.w	r4, [sl]
 8008c4e:	f8da 3000 	ldr.w	r3, [sl]
 8008c52:	4499      	add	r9, r3
 8008c54:	e7d3      	b.n	8008bfe <__cvt+0x6a>
 8008c56:	1c59      	adds	r1, r3, #1
 8008c58:	9103      	str	r1, [sp, #12]
 8008c5a:	701a      	strb	r2, [r3, #0]
 8008c5c:	e7d9      	b.n	8008c12 <__cvt+0x7e>

08008c5e <__exponent>:
 8008c5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c60:	2900      	cmp	r1, #0
 8008c62:	bfba      	itte	lt
 8008c64:	4249      	neglt	r1, r1
 8008c66:	232d      	movlt	r3, #45	@ 0x2d
 8008c68:	232b      	movge	r3, #43	@ 0x2b
 8008c6a:	2909      	cmp	r1, #9
 8008c6c:	7002      	strb	r2, [r0, #0]
 8008c6e:	7043      	strb	r3, [r0, #1]
 8008c70:	dd29      	ble.n	8008cc6 <__exponent+0x68>
 8008c72:	f10d 0307 	add.w	r3, sp, #7
 8008c76:	461d      	mov	r5, r3
 8008c78:	270a      	movs	r7, #10
 8008c7a:	461a      	mov	r2, r3
 8008c7c:	fbb1 f6f7 	udiv	r6, r1, r7
 8008c80:	fb07 1416 	mls	r4, r7, r6, r1
 8008c84:	3430      	adds	r4, #48	@ 0x30
 8008c86:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008c8a:	460c      	mov	r4, r1
 8008c8c:	2c63      	cmp	r4, #99	@ 0x63
 8008c8e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008c92:	4631      	mov	r1, r6
 8008c94:	dcf1      	bgt.n	8008c7a <__exponent+0x1c>
 8008c96:	3130      	adds	r1, #48	@ 0x30
 8008c98:	1e94      	subs	r4, r2, #2
 8008c9a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008c9e:	1c41      	adds	r1, r0, #1
 8008ca0:	4623      	mov	r3, r4
 8008ca2:	42ab      	cmp	r3, r5
 8008ca4:	d30a      	bcc.n	8008cbc <__exponent+0x5e>
 8008ca6:	f10d 0309 	add.w	r3, sp, #9
 8008caa:	1a9b      	subs	r3, r3, r2
 8008cac:	42ac      	cmp	r4, r5
 8008cae:	bf88      	it	hi
 8008cb0:	2300      	movhi	r3, #0
 8008cb2:	3302      	adds	r3, #2
 8008cb4:	4403      	add	r3, r0
 8008cb6:	1a18      	subs	r0, r3, r0
 8008cb8:	b003      	add	sp, #12
 8008cba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cbc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008cc0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008cc4:	e7ed      	b.n	8008ca2 <__exponent+0x44>
 8008cc6:	2330      	movs	r3, #48	@ 0x30
 8008cc8:	3130      	adds	r1, #48	@ 0x30
 8008cca:	7083      	strb	r3, [r0, #2]
 8008ccc:	70c1      	strb	r1, [r0, #3]
 8008cce:	1d03      	adds	r3, r0, #4
 8008cd0:	e7f1      	b.n	8008cb6 <__exponent+0x58>
	...

08008cd4 <_printf_float>:
 8008cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cd8:	b08d      	sub	sp, #52	@ 0x34
 8008cda:	460c      	mov	r4, r1
 8008cdc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008ce0:	4616      	mov	r6, r2
 8008ce2:	461f      	mov	r7, r3
 8008ce4:	4605      	mov	r5, r0
 8008ce6:	f000 feef 	bl	8009ac8 <_localeconv_r>
 8008cea:	6803      	ldr	r3, [r0, #0]
 8008cec:	9304      	str	r3, [sp, #16]
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f7f7 fabe 	bl	8000270 <strlen>
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008cf8:	f8d8 3000 	ldr.w	r3, [r8]
 8008cfc:	9005      	str	r0, [sp, #20]
 8008cfe:	3307      	adds	r3, #7
 8008d00:	f023 0307 	bic.w	r3, r3, #7
 8008d04:	f103 0208 	add.w	r2, r3, #8
 8008d08:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008d0c:	f8d4 b000 	ldr.w	fp, [r4]
 8008d10:	f8c8 2000 	str.w	r2, [r8]
 8008d14:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008d18:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008d1c:	9307      	str	r3, [sp, #28]
 8008d1e:	f8cd 8018 	str.w	r8, [sp, #24]
 8008d22:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008d26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d2a:	4b9c      	ldr	r3, [pc, #624]	@ (8008f9c <_printf_float+0x2c8>)
 8008d2c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d30:	f7f7 fefc 	bl	8000b2c <__aeabi_dcmpun>
 8008d34:	bb70      	cbnz	r0, 8008d94 <_printf_float+0xc0>
 8008d36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d3a:	4b98      	ldr	r3, [pc, #608]	@ (8008f9c <_printf_float+0x2c8>)
 8008d3c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d40:	f7f7 fed6 	bl	8000af0 <__aeabi_dcmple>
 8008d44:	bb30      	cbnz	r0, 8008d94 <_printf_float+0xc0>
 8008d46:	2200      	movs	r2, #0
 8008d48:	2300      	movs	r3, #0
 8008d4a:	4640      	mov	r0, r8
 8008d4c:	4649      	mov	r1, r9
 8008d4e:	f7f7 fec5 	bl	8000adc <__aeabi_dcmplt>
 8008d52:	b110      	cbz	r0, 8008d5a <_printf_float+0x86>
 8008d54:	232d      	movs	r3, #45	@ 0x2d
 8008d56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d5a:	4a91      	ldr	r2, [pc, #580]	@ (8008fa0 <_printf_float+0x2cc>)
 8008d5c:	4b91      	ldr	r3, [pc, #580]	@ (8008fa4 <_printf_float+0x2d0>)
 8008d5e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008d62:	bf94      	ite	ls
 8008d64:	4690      	movls	r8, r2
 8008d66:	4698      	movhi	r8, r3
 8008d68:	2303      	movs	r3, #3
 8008d6a:	6123      	str	r3, [r4, #16]
 8008d6c:	f02b 0304 	bic.w	r3, fp, #4
 8008d70:	6023      	str	r3, [r4, #0]
 8008d72:	f04f 0900 	mov.w	r9, #0
 8008d76:	9700      	str	r7, [sp, #0]
 8008d78:	4633      	mov	r3, r6
 8008d7a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008d7c:	4621      	mov	r1, r4
 8008d7e:	4628      	mov	r0, r5
 8008d80:	f000 f9d2 	bl	8009128 <_printf_common>
 8008d84:	3001      	adds	r0, #1
 8008d86:	f040 808d 	bne.w	8008ea4 <_printf_float+0x1d0>
 8008d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d8e:	b00d      	add	sp, #52	@ 0x34
 8008d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d94:	4642      	mov	r2, r8
 8008d96:	464b      	mov	r3, r9
 8008d98:	4640      	mov	r0, r8
 8008d9a:	4649      	mov	r1, r9
 8008d9c:	f7f7 fec6 	bl	8000b2c <__aeabi_dcmpun>
 8008da0:	b140      	cbz	r0, 8008db4 <_printf_float+0xe0>
 8008da2:	464b      	mov	r3, r9
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	bfbc      	itt	lt
 8008da8:	232d      	movlt	r3, #45	@ 0x2d
 8008daa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008dae:	4a7e      	ldr	r2, [pc, #504]	@ (8008fa8 <_printf_float+0x2d4>)
 8008db0:	4b7e      	ldr	r3, [pc, #504]	@ (8008fac <_printf_float+0x2d8>)
 8008db2:	e7d4      	b.n	8008d5e <_printf_float+0x8a>
 8008db4:	6863      	ldr	r3, [r4, #4]
 8008db6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008dba:	9206      	str	r2, [sp, #24]
 8008dbc:	1c5a      	adds	r2, r3, #1
 8008dbe:	d13b      	bne.n	8008e38 <_printf_float+0x164>
 8008dc0:	2306      	movs	r3, #6
 8008dc2:	6063      	str	r3, [r4, #4]
 8008dc4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008dc8:	2300      	movs	r3, #0
 8008dca:	6022      	str	r2, [r4, #0]
 8008dcc:	9303      	str	r3, [sp, #12]
 8008dce:	ab0a      	add	r3, sp, #40	@ 0x28
 8008dd0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008dd4:	ab09      	add	r3, sp, #36	@ 0x24
 8008dd6:	9300      	str	r3, [sp, #0]
 8008dd8:	6861      	ldr	r1, [r4, #4]
 8008dda:	ec49 8b10 	vmov	d0, r8, r9
 8008dde:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008de2:	4628      	mov	r0, r5
 8008de4:	f7ff fed6 	bl	8008b94 <__cvt>
 8008de8:	9b06      	ldr	r3, [sp, #24]
 8008dea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008dec:	2b47      	cmp	r3, #71	@ 0x47
 8008dee:	4680      	mov	r8, r0
 8008df0:	d129      	bne.n	8008e46 <_printf_float+0x172>
 8008df2:	1cc8      	adds	r0, r1, #3
 8008df4:	db02      	blt.n	8008dfc <_printf_float+0x128>
 8008df6:	6863      	ldr	r3, [r4, #4]
 8008df8:	4299      	cmp	r1, r3
 8008dfa:	dd41      	ble.n	8008e80 <_printf_float+0x1ac>
 8008dfc:	f1aa 0a02 	sub.w	sl, sl, #2
 8008e00:	fa5f fa8a 	uxtb.w	sl, sl
 8008e04:	3901      	subs	r1, #1
 8008e06:	4652      	mov	r2, sl
 8008e08:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008e0c:	9109      	str	r1, [sp, #36]	@ 0x24
 8008e0e:	f7ff ff26 	bl	8008c5e <__exponent>
 8008e12:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008e14:	1813      	adds	r3, r2, r0
 8008e16:	2a01      	cmp	r2, #1
 8008e18:	4681      	mov	r9, r0
 8008e1a:	6123      	str	r3, [r4, #16]
 8008e1c:	dc02      	bgt.n	8008e24 <_printf_float+0x150>
 8008e1e:	6822      	ldr	r2, [r4, #0]
 8008e20:	07d2      	lsls	r2, r2, #31
 8008e22:	d501      	bpl.n	8008e28 <_printf_float+0x154>
 8008e24:	3301      	adds	r3, #1
 8008e26:	6123      	str	r3, [r4, #16]
 8008e28:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d0a2      	beq.n	8008d76 <_printf_float+0xa2>
 8008e30:	232d      	movs	r3, #45	@ 0x2d
 8008e32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e36:	e79e      	b.n	8008d76 <_printf_float+0xa2>
 8008e38:	9a06      	ldr	r2, [sp, #24]
 8008e3a:	2a47      	cmp	r2, #71	@ 0x47
 8008e3c:	d1c2      	bne.n	8008dc4 <_printf_float+0xf0>
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d1c0      	bne.n	8008dc4 <_printf_float+0xf0>
 8008e42:	2301      	movs	r3, #1
 8008e44:	e7bd      	b.n	8008dc2 <_printf_float+0xee>
 8008e46:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008e4a:	d9db      	bls.n	8008e04 <_printf_float+0x130>
 8008e4c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008e50:	d118      	bne.n	8008e84 <_printf_float+0x1b0>
 8008e52:	2900      	cmp	r1, #0
 8008e54:	6863      	ldr	r3, [r4, #4]
 8008e56:	dd0b      	ble.n	8008e70 <_printf_float+0x19c>
 8008e58:	6121      	str	r1, [r4, #16]
 8008e5a:	b913      	cbnz	r3, 8008e62 <_printf_float+0x18e>
 8008e5c:	6822      	ldr	r2, [r4, #0]
 8008e5e:	07d0      	lsls	r0, r2, #31
 8008e60:	d502      	bpl.n	8008e68 <_printf_float+0x194>
 8008e62:	3301      	adds	r3, #1
 8008e64:	440b      	add	r3, r1
 8008e66:	6123      	str	r3, [r4, #16]
 8008e68:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008e6a:	f04f 0900 	mov.w	r9, #0
 8008e6e:	e7db      	b.n	8008e28 <_printf_float+0x154>
 8008e70:	b913      	cbnz	r3, 8008e78 <_printf_float+0x1a4>
 8008e72:	6822      	ldr	r2, [r4, #0]
 8008e74:	07d2      	lsls	r2, r2, #31
 8008e76:	d501      	bpl.n	8008e7c <_printf_float+0x1a8>
 8008e78:	3302      	adds	r3, #2
 8008e7a:	e7f4      	b.n	8008e66 <_printf_float+0x192>
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	e7f2      	b.n	8008e66 <_printf_float+0x192>
 8008e80:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008e84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e86:	4299      	cmp	r1, r3
 8008e88:	db05      	blt.n	8008e96 <_printf_float+0x1c2>
 8008e8a:	6823      	ldr	r3, [r4, #0]
 8008e8c:	6121      	str	r1, [r4, #16]
 8008e8e:	07d8      	lsls	r0, r3, #31
 8008e90:	d5ea      	bpl.n	8008e68 <_printf_float+0x194>
 8008e92:	1c4b      	adds	r3, r1, #1
 8008e94:	e7e7      	b.n	8008e66 <_printf_float+0x192>
 8008e96:	2900      	cmp	r1, #0
 8008e98:	bfd4      	ite	le
 8008e9a:	f1c1 0202 	rsble	r2, r1, #2
 8008e9e:	2201      	movgt	r2, #1
 8008ea0:	4413      	add	r3, r2
 8008ea2:	e7e0      	b.n	8008e66 <_printf_float+0x192>
 8008ea4:	6823      	ldr	r3, [r4, #0]
 8008ea6:	055a      	lsls	r2, r3, #21
 8008ea8:	d407      	bmi.n	8008eba <_printf_float+0x1e6>
 8008eaa:	6923      	ldr	r3, [r4, #16]
 8008eac:	4642      	mov	r2, r8
 8008eae:	4631      	mov	r1, r6
 8008eb0:	4628      	mov	r0, r5
 8008eb2:	47b8      	blx	r7
 8008eb4:	3001      	adds	r0, #1
 8008eb6:	d12b      	bne.n	8008f10 <_printf_float+0x23c>
 8008eb8:	e767      	b.n	8008d8a <_printf_float+0xb6>
 8008eba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008ebe:	f240 80dd 	bls.w	800907c <_printf_float+0x3a8>
 8008ec2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	2300      	movs	r3, #0
 8008eca:	f7f7 fdfd 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ece:	2800      	cmp	r0, #0
 8008ed0:	d033      	beq.n	8008f3a <_printf_float+0x266>
 8008ed2:	4a37      	ldr	r2, [pc, #220]	@ (8008fb0 <_printf_float+0x2dc>)
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	4631      	mov	r1, r6
 8008ed8:	4628      	mov	r0, r5
 8008eda:	47b8      	blx	r7
 8008edc:	3001      	adds	r0, #1
 8008ede:	f43f af54 	beq.w	8008d8a <_printf_float+0xb6>
 8008ee2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008ee6:	4543      	cmp	r3, r8
 8008ee8:	db02      	blt.n	8008ef0 <_printf_float+0x21c>
 8008eea:	6823      	ldr	r3, [r4, #0]
 8008eec:	07d8      	lsls	r0, r3, #31
 8008eee:	d50f      	bpl.n	8008f10 <_printf_float+0x23c>
 8008ef0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ef4:	4631      	mov	r1, r6
 8008ef6:	4628      	mov	r0, r5
 8008ef8:	47b8      	blx	r7
 8008efa:	3001      	adds	r0, #1
 8008efc:	f43f af45 	beq.w	8008d8a <_printf_float+0xb6>
 8008f00:	f04f 0900 	mov.w	r9, #0
 8008f04:	f108 38ff 	add.w	r8, r8, #4294967295
 8008f08:	f104 0a1a 	add.w	sl, r4, #26
 8008f0c:	45c8      	cmp	r8, r9
 8008f0e:	dc09      	bgt.n	8008f24 <_printf_float+0x250>
 8008f10:	6823      	ldr	r3, [r4, #0]
 8008f12:	079b      	lsls	r3, r3, #30
 8008f14:	f100 8103 	bmi.w	800911e <_printf_float+0x44a>
 8008f18:	68e0      	ldr	r0, [r4, #12]
 8008f1a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f1c:	4298      	cmp	r0, r3
 8008f1e:	bfb8      	it	lt
 8008f20:	4618      	movlt	r0, r3
 8008f22:	e734      	b.n	8008d8e <_printf_float+0xba>
 8008f24:	2301      	movs	r3, #1
 8008f26:	4652      	mov	r2, sl
 8008f28:	4631      	mov	r1, r6
 8008f2a:	4628      	mov	r0, r5
 8008f2c:	47b8      	blx	r7
 8008f2e:	3001      	adds	r0, #1
 8008f30:	f43f af2b 	beq.w	8008d8a <_printf_float+0xb6>
 8008f34:	f109 0901 	add.w	r9, r9, #1
 8008f38:	e7e8      	b.n	8008f0c <_printf_float+0x238>
 8008f3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	dc39      	bgt.n	8008fb4 <_printf_float+0x2e0>
 8008f40:	4a1b      	ldr	r2, [pc, #108]	@ (8008fb0 <_printf_float+0x2dc>)
 8008f42:	2301      	movs	r3, #1
 8008f44:	4631      	mov	r1, r6
 8008f46:	4628      	mov	r0, r5
 8008f48:	47b8      	blx	r7
 8008f4a:	3001      	adds	r0, #1
 8008f4c:	f43f af1d 	beq.w	8008d8a <_printf_float+0xb6>
 8008f50:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008f54:	ea59 0303 	orrs.w	r3, r9, r3
 8008f58:	d102      	bne.n	8008f60 <_printf_float+0x28c>
 8008f5a:	6823      	ldr	r3, [r4, #0]
 8008f5c:	07d9      	lsls	r1, r3, #31
 8008f5e:	d5d7      	bpl.n	8008f10 <_printf_float+0x23c>
 8008f60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f64:	4631      	mov	r1, r6
 8008f66:	4628      	mov	r0, r5
 8008f68:	47b8      	blx	r7
 8008f6a:	3001      	adds	r0, #1
 8008f6c:	f43f af0d 	beq.w	8008d8a <_printf_float+0xb6>
 8008f70:	f04f 0a00 	mov.w	sl, #0
 8008f74:	f104 0b1a 	add.w	fp, r4, #26
 8008f78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f7a:	425b      	negs	r3, r3
 8008f7c:	4553      	cmp	r3, sl
 8008f7e:	dc01      	bgt.n	8008f84 <_printf_float+0x2b0>
 8008f80:	464b      	mov	r3, r9
 8008f82:	e793      	b.n	8008eac <_printf_float+0x1d8>
 8008f84:	2301      	movs	r3, #1
 8008f86:	465a      	mov	r2, fp
 8008f88:	4631      	mov	r1, r6
 8008f8a:	4628      	mov	r0, r5
 8008f8c:	47b8      	blx	r7
 8008f8e:	3001      	adds	r0, #1
 8008f90:	f43f aefb 	beq.w	8008d8a <_printf_float+0xb6>
 8008f94:	f10a 0a01 	add.w	sl, sl, #1
 8008f98:	e7ee      	b.n	8008f78 <_printf_float+0x2a4>
 8008f9a:	bf00      	nop
 8008f9c:	7fefffff 	.word	0x7fefffff
 8008fa0:	0800d2c8 	.word	0x0800d2c8
 8008fa4:	0800d2cc 	.word	0x0800d2cc
 8008fa8:	0800d2d0 	.word	0x0800d2d0
 8008fac:	0800d2d4 	.word	0x0800d2d4
 8008fb0:	0800d2d8 	.word	0x0800d2d8
 8008fb4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008fb6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008fba:	4553      	cmp	r3, sl
 8008fbc:	bfa8      	it	ge
 8008fbe:	4653      	movge	r3, sl
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	4699      	mov	r9, r3
 8008fc4:	dc36      	bgt.n	8009034 <_printf_float+0x360>
 8008fc6:	f04f 0b00 	mov.w	fp, #0
 8008fca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008fce:	f104 021a 	add.w	r2, r4, #26
 8008fd2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008fd4:	9306      	str	r3, [sp, #24]
 8008fd6:	eba3 0309 	sub.w	r3, r3, r9
 8008fda:	455b      	cmp	r3, fp
 8008fdc:	dc31      	bgt.n	8009042 <_printf_float+0x36e>
 8008fde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fe0:	459a      	cmp	sl, r3
 8008fe2:	dc3a      	bgt.n	800905a <_printf_float+0x386>
 8008fe4:	6823      	ldr	r3, [r4, #0]
 8008fe6:	07da      	lsls	r2, r3, #31
 8008fe8:	d437      	bmi.n	800905a <_printf_float+0x386>
 8008fea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fec:	ebaa 0903 	sub.w	r9, sl, r3
 8008ff0:	9b06      	ldr	r3, [sp, #24]
 8008ff2:	ebaa 0303 	sub.w	r3, sl, r3
 8008ff6:	4599      	cmp	r9, r3
 8008ff8:	bfa8      	it	ge
 8008ffa:	4699      	movge	r9, r3
 8008ffc:	f1b9 0f00 	cmp.w	r9, #0
 8009000:	dc33      	bgt.n	800906a <_printf_float+0x396>
 8009002:	f04f 0800 	mov.w	r8, #0
 8009006:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800900a:	f104 0b1a 	add.w	fp, r4, #26
 800900e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009010:	ebaa 0303 	sub.w	r3, sl, r3
 8009014:	eba3 0309 	sub.w	r3, r3, r9
 8009018:	4543      	cmp	r3, r8
 800901a:	f77f af79 	ble.w	8008f10 <_printf_float+0x23c>
 800901e:	2301      	movs	r3, #1
 8009020:	465a      	mov	r2, fp
 8009022:	4631      	mov	r1, r6
 8009024:	4628      	mov	r0, r5
 8009026:	47b8      	blx	r7
 8009028:	3001      	adds	r0, #1
 800902a:	f43f aeae 	beq.w	8008d8a <_printf_float+0xb6>
 800902e:	f108 0801 	add.w	r8, r8, #1
 8009032:	e7ec      	b.n	800900e <_printf_float+0x33a>
 8009034:	4642      	mov	r2, r8
 8009036:	4631      	mov	r1, r6
 8009038:	4628      	mov	r0, r5
 800903a:	47b8      	blx	r7
 800903c:	3001      	adds	r0, #1
 800903e:	d1c2      	bne.n	8008fc6 <_printf_float+0x2f2>
 8009040:	e6a3      	b.n	8008d8a <_printf_float+0xb6>
 8009042:	2301      	movs	r3, #1
 8009044:	4631      	mov	r1, r6
 8009046:	4628      	mov	r0, r5
 8009048:	9206      	str	r2, [sp, #24]
 800904a:	47b8      	blx	r7
 800904c:	3001      	adds	r0, #1
 800904e:	f43f ae9c 	beq.w	8008d8a <_printf_float+0xb6>
 8009052:	9a06      	ldr	r2, [sp, #24]
 8009054:	f10b 0b01 	add.w	fp, fp, #1
 8009058:	e7bb      	b.n	8008fd2 <_printf_float+0x2fe>
 800905a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800905e:	4631      	mov	r1, r6
 8009060:	4628      	mov	r0, r5
 8009062:	47b8      	blx	r7
 8009064:	3001      	adds	r0, #1
 8009066:	d1c0      	bne.n	8008fea <_printf_float+0x316>
 8009068:	e68f      	b.n	8008d8a <_printf_float+0xb6>
 800906a:	9a06      	ldr	r2, [sp, #24]
 800906c:	464b      	mov	r3, r9
 800906e:	4442      	add	r2, r8
 8009070:	4631      	mov	r1, r6
 8009072:	4628      	mov	r0, r5
 8009074:	47b8      	blx	r7
 8009076:	3001      	adds	r0, #1
 8009078:	d1c3      	bne.n	8009002 <_printf_float+0x32e>
 800907a:	e686      	b.n	8008d8a <_printf_float+0xb6>
 800907c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009080:	f1ba 0f01 	cmp.w	sl, #1
 8009084:	dc01      	bgt.n	800908a <_printf_float+0x3b6>
 8009086:	07db      	lsls	r3, r3, #31
 8009088:	d536      	bpl.n	80090f8 <_printf_float+0x424>
 800908a:	2301      	movs	r3, #1
 800908c:	4642      	mov	r2, r8
 800908e:	4631      	mov	r1, r6
 8009090:	4628      	mov	r0, r5
 8009092:	47b8      	blx	r7
 8009094:	3001      	adds	r0, #1
 8009096:	f43f ae78 	beq.w	8008d8a <_printf_float+0xb6>
 800909a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800909e:	4631      	mov	r1, r6
 80090a0:	4628      	mov	r0, r5
 80090a2:	47b8      	blx	r7
 80090a4:	3001      	adds	r0, #1
 80090a6:	f43f ae70 	beq.w	8008d8a <_printf_float+0xb6>
 80090aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80090ae:	2200      	movs	r2, #0
 80090b0:	2300      	movs	r3, #0
 80090b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80090b6:	f7f7 fd07 	bl	8000ac8 <__aeabi_dcmpeq>
 80090ba:	b9c0      	cbnz	r0, 80090ee <_printf_float+0x41a>
 80090bc:	4653      	mov	r3, sl
 80090be:	f108 0201 	add.w	r2, r8, #1
 80090c2:	4631      	mov	r1, r6
 80090c4:	4628      	mov	r0, r5
 80090c6:	47b8      	blx	r7
 80090c8:	3001      	adds	r0, #1
 80090ca:	d10c      	bne.n	80090e6 <_printf_float+0x412>
 80090cc:	e65d      	b.n	8008d8a <_printf_float+0xb6>
 80090ce:	2301      	movs	r3, #1
 80090d0:	465a      	mov	r2, fp
 80090d2:	4631      	mov	r1, r6
 80090d4:	4628      	mov	r0, r5
 80090d6:	47b8      	blx	r7
 80090d8:	3001      	adds	r0, #1
 80090da:	f43f ae56 	beq.w	8008d8a <_printf_float+0xb6>
 80090de:	f108 0801 	add.w	r8, r8, #1
 80090e2:	45d0      	cmp	r8, sl
 80090e4:	dbf3      	blt.n	80090ce <_printf_float+0x3fa>
 80090e6:	464b      	mov	r3, r9
 80090e8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80090ec:	e6df      	b.n	8008eae <_printf_float+0x1da>
 80090ee:	f04f 0800 	mov.w	r8, #0
 80090f2:	f104 0b1a 	add.w	fp, r4, #26
 80090f6:	e7f4      	b.n	80090e2 <_printf_float+0x40e>
 80090f8:	2301      	movs	r3, #1
 80090fa:	4642      	mov	r2, r8
 80090fc:	e7e1      	b.n	80090c2 <_printf_float+0x3ee>
 80090fe:	2301      	movs	r3, #1
 8009100:	464a      	mov	r2, r9
 8009102:	4631      	mov	r1, r6
 8009104:	4628      	mov	r0, r5
 8009106:	47b8      	blx	r7
 8009108:	3001      	adds	r0, #1
 800910a:	f43f ae3e 	beq.w	8008d8a <_printf_float+0xb6>
 800910e:	f108 0801 	add.w	r8, r8, #1
 8009112:	68e3      	ldr	r3, [r4, #12]
 8009114:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009116:	1a5b      	subs	r3, r3, r1
 8009118:	4543      	cmp	r3, r8
 800911a:	dcf0      	bgt.n	80090fe <_printf_float+0x42a>
 800911c:	e6fc      	b.n	8008f18 <_printf_float+0x244>
 800911e:	f04f 0800 	mov.w	r8, #0
 8009122:	f104 0919 	add.w	r9, r4, #25
 8009126:	e7f4      	b.n	8009112 <_printf_float+0x43e>

08009128 <_printf_common>:
 8009128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800912c:	4616      	mov	r6, r2
 800912e:	4698      	mov	r8, r3
 8009130:	688a      	ldr	r2, [r1, #8]
 8009132:	690b      	ldr	r3, [r1, #16]
 8009134:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009138:	4293      	cmp	r3, r2
 800913a:	bfb8      	it	lt
 800913c:	4613      	movlt	r3, r2
 800913e:	6033      	str	r3, [r6, #0]
 8009140:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009144:	4607      	mov	r7, r0
 8009146:	460c      	mov	r4, r1
 8009148:	b10a      	cbz	r2, 800914e <_printf_common+0x26>
 800914a:	3301      	adds	r3, #1
 800914c:	6033      	str	r3, [r6, #0]
 800914e:	6823      	ldr	r3, [r4, #0]
 8009150:	0699      	lsls	r1, r3, #26
 8009152:	bf42      	ittt	mi
 8009154:	6833      	ldrmi	r3, [r6, #0]
 8009156:	3302      	addmi	r3, #2
 8009158:	6033      	strmi	r3, [r6, #0]
 800915a:	6825      	ldr	r5, [r4, #0]
 800915c:	f015 0506 	ands.w	r5, r5, #6
 8009160:	d106      	bne.n	8009170 <_printf_common+0x48>
 8009162:	f104 0a19 	add.w	sl, r4, #25
 8009166:	68e3      	ldr	r3, [r4, #12]
 8009168:	6832      	ldr	r2, [r6, #0]
 800916a:	1a9b      	subs	r3, r3, r2
 800916c:	42ab      	cmp	r3, r5
 800916e:	dc26      	bgt.n	80091be <_printf_common+0x96>
 8009170:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009174:	6822      	ldr	r2, [r4, #0]
 8009176:	3b00      	subs	r3, #0
 8009178:	bf18      	it	ne
 800917a:	2301      	movne	r3, #1
 800917c:	0692      	lsls	r2, r2, #26
 800917e:	d42b      	bmi.n	80091d8 <_printf_common+0xb0>
 8009180:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009184:	4641      	mov	r1, r8
 8009186:	4638      	mov	r0, r7
 8009188:	47c8      	blx	r9
 800918a:	3001      	adds	r0, #1
 800918c:	d01e      	beq.n	80091cc <_printf_common+0xa4>
 800918e:	6823      	ldr	r3, [r4, #0]
 8009190:	6922      	ldr	r2, [r4, #16]
 8009192:	f003 0306 	and.w	r3, r3, #6
 8009196:	2b04      	cmp	r3, #4
 8009198:	bf02      	ittt	eq
 800919a:	68e5      	ldreq	r5, [r4, #12]
 800919c:	6833      	ldreq	r3, [r6, #0]
 800919e:	1aed      	subeq	r5, r5, r3
 80091a0:	68a3      	ldr	r3, [r4, #8]
 80091a2:	bf0c      	ite	eq
 80091a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80091a8:	2500      	movne	r5, #0
 80091aa:	4293      	cmp	r3, r2
 80091ac:	bfc4      	itt	gt
 80091ae:	1a9b      	subgt	r3, r3, r2
 80091b0:	18ed      	addgt	r5, r5, r3
 80091b2:	2600      	movs	r6, #0
 80091b4:	341a      	adds	r4, #26
 80091b6:	42b5      	cmp	r5, r6
 80091b8:	d11a      	bne.n	80091f0 <_printf_common+0xc8>
 80091ba:	2000      	movs	r0, #0
 80091bc:	e008      	b.n	80091d0 <_printf_common+0xa8>
 80091be:	2301      	movs	r3, #1
 80091c0:	4652      	mov	r2, sl
 80091c2:	4641      	mov	r1, r8
 80091c4:	4638      	mov	r0, r7
 80091c6:	47c8      	blx	r9
 80091c8:	3001      	adds	r0, #1
 80091ca:	d103      	bne.n	80091d4 <_printf_common+0xac>
 80091cc:	f04f 30ff 	mov.w	r0, #4294967295
 80091d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091d4:	3501      	adds	r5, #1
 80091d6:	e7c6      	b.n	8009166 <_printf_common+0x3e>
 80091d8:	18e1      	adds	r1, r4, r3
 80091da:	1c5a      	adds	r2, r3, #1
 80091dc:	2030      	movs	r0, #48	@ 0x30
 80091de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80091e2:	4422      	add	r2, r4
 80091e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80091e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80091ec:	3302      	adds	r3, #2
 80091ee:	e7c7      	b.n	8009180 <_printf_common+0x58>
 80091f0:	2301      	movs	r3, #1
 80091f2:	4622      	mov	r2, r4
 80091f4:	4641      	mov	r1, r8
 80091f6:	4638      	mov	r0, r7
 80091f8:	47c8      	blx	r9
 80091fa:	3001      	adds	r0, #1
 80091fc:	d0e6      	beq.n	80091cc <_printf_common+0xa4>
 80091fe:	3601      	adds	r6, #1
 8009200:	e7d9      	b.n	80091b6 <_printf_common+0x8e>
	...

08009204 <_printf_i>:
 8009204:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009208:	7e0f      	ldrb	r7, [r1, #24]
 800920a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800920c:	2f78      	cmp	r7, #120	@ 0x78
 800920e:	4691      	mov	r9, r2
 8009210:	4680      	mov	r8, r0
 8009212:	460c      	mov	r4, r1
 8009214:	469a      	mov	sl, r3
 8009216:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800921a:	d807      	bhi.n	800922c <_printf_i+0x28>
 800921c:	2f62      	cmp	r7, #98	@ 0x62
 800921e:	d80a      	bhi.n	8009236 <_printf_i+0x32>
 8009220:	2f00      	cmp	r7, #0
 8009222:	f000 80d2 	beq.w	80093ca <_printf_i+0x1c6>
 8009226:	2f58      	cmp	r7, #88	@ 0x58
 8009228:	f000 80b9 	beq.w	800939e <_printf_i+0x19a>
 800922c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009230:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009234:	e03a      	b.n	80092ac <_printf_i+0xa8>
 8009236:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800923a:	2b15      	cmp	r3, #21
 800923c:	d8f6      	bhi.n	800922c <_printf_i+0x28>
 800923e:	a101      	add	r1, pc, #4	@ (adr r1, 8009244 <_printf_i+0x40>)
 8009240:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009244:	0800929d 	.word	0x0800929d
 8009248:	080092b1 	.word	0x080092b1
 800924c:	0800922d 	.word	0x0800922d
 8009250:	0800922d 	.word	0x0800922d
 8009254:	0800922d 	.word	0x0800922d
 8009258:	0800922d 	.word	0x0800922d
 800925c:	080092b1 	.word	0x080092b1
 8009260:	0800922d 	.word	0x0800922d
 8009264:	0800922d 	.word	0x0800922d
 8009268:	0800922d 	.word	0x0800922d
 800926c:	0800922d 	.word	0x0800922d
 8009270:	080093b1 	.word	0x080093b1
 8009274:	080092db 	.word	0x080092db
 8009278:	0800936b 	.word	0x0800936b
 800927c:	0800922d 	.word	0x0800922d
 8009280:	0800922d 	.word	0x0800922d
 8009284:	080093d3 	.word	0x080093d3
 8009288:	0800922d 	.word	0x0800922d
 800928c:	080092db 	.word	0x080092db
 8009290:	0800922d 	.word	0x0800922d
 8009294:	0800922d 	.word	0x0800922d
 8009298:	08009373 	.word	0x08009373
 800929c:	6833      	ldr	r3, [r6, #0]
 800929e:	1d1a      	adds	r2, r3, #4
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	6032      	str	r2, [r6, #0]
 80092a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80092a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80092ac:	2301      	movs	r3, #1
 80092ae:	e09d      	b.n	80093ec <_printf_i+0x1e8>
 80092b0:	6833      	ldr	r3, [r6, #0]
 80092b2:	6820      	ldr	r0, [r4, #0]
 80092b4:	1d19      	adds	r1, r3, #4
 80092b6:	6031      	str	r1, [r6, #0]
 80092b8:	0606      	lsls	r6, r0, #24
 80092ba:	d501      	bpl.n	80092c0 <_printf_i+0xbc>
 80092bc:	681d      	ldr	r5, [r3, #0]
 80092be:	e003      	b.n	80092c8 <_printf_i+0xc4>
 80092c0:	0645      	lsls	r5, r0, #25
 80092c2:	d5fb      	bpl.n	80092bc <_printf_i+0xb8>
 80092c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80092c8:	2d00      	cmp	r5, #0
 80092ca:	da03      	bge.n	80092d4 <_printf_i+0xd0>
 80092cc:	232d      	movs	r3, #45	@ 0x2d
 80092ce:	426d      	negs	r5, r5
 80092d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80092d4:	4859      	ldr	r0, [pc, #356]	@ (800943c <_printf_i+0x238>)
 80092d6:	230a      	movs	r3, #10
 80092d8:	e011      	b.n	80092fe <_printf_i+0xfa>
 80092da:	6821      	ldr	r1, [r4, #0]
 80092dc:	6833      	ldr	r3, [r6, #0]
 80092de:	0608      	lsls	r0, r1, #24
 80092e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80092e4:	d402      	bmi.n	80092ec <_printf_i+0xe8>
 80092e6:	0649      	lsls	r1, r1, #25
 80092e8:	bf48      	it	mi
 80092ea:	b2ad      	uxthmi	r5, r5
 80092ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80092ee:	4853      	ldr	r0, [pc, #332]	@ (800943c <_printf_i+0x238>)
 80092f0:	6033      	str	r3, [r6, #0]
 80092f2:	bf14      	ite	ne
 80092f4:	230a      	movne	r3, #10
 80092f6:	2308      	moveq	r3, #8
 80092f8:	2100      	movs	r1, #0
 80092fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80092fe:	6866      	ldr	r6, [r4, #4]
 8009300:	60a6      	str	r6, [r4, #8]
 8009302:	2e00      	cmp	r6, #0
 8009304:	bfa2      	ittt	ge
 8009306:	6821      	ldrge	r1, [r4, #0]
 8009308:	f021 0104 	bicge.w	r1, r1, #4
 800930c:	6021      	strge	r1, [r4, #0]
 800930e:	b90d      	cbnz	r5, 8009314 <_printf_i+0x110>
 8009310:	2e00      	cmp	r6, #0
 8009312:	d04b      	beq.n	80093ac <_printf_i+0x1a8>
 8009314:	4616      	mov	r6, r2
 8009316:	fbb5 f1f3 	udiv	r1, r5, r3
 800931a:	fb03 5711 	mls	r7, r3, r1, r5
 800931e:	5dc7      	ldrb	r7, [r0, r7]
 8009320:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009324:	462f      	mov	r7, r5
 8009326:	42bb      	cmp	r3, r7
 8009328:	460d      	mov	r5, r1
 800932a:	d9f4      	bls.n	8009316 <_printf_i+0x112>
 800932c:	2b08      	cmp	r3, #8
 800932e:	d10b      	bne.n	8009348 <_printf_i+0x144>
 8009330:	6823      	ldr	r3, [r4, #0]
 8009332:	07df      	lsls	r7, r3, #31
 8009334:	d508      	bpl.n	8009348 <_printf_i+0x144>
 8009336:	6923      	ldr	r3, [r4, #16]
 8009338:	6861      	ldr	r1, [r4, #4]
 800933a:	4299      	cmp	r1, r3
 800933c:	bfde      	ittt	le
 800933e:	2330      	movle	r3, #48	@ 0x30
 8009340:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009344:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009348:	1b92      	subs	r2, r2, r6
 800934a:	6122      	str	r2, [r4, #16]
 800934c:	f8cd a000 	str.w	sl, [sp]
 8009350:	464b      	mov	r3, r9
 8009352:	aa03      	add	r2, sp, #12
 8009354:	4621      	mov	r1, r4
 8009356:	4640      	mov	r0, r8
 8009358:	f7ff fee6 	bl	8009128 <_printf_common>
 800935c:	3001      	adds	r0, #1
 800935e:	d14a      	bne.n	80093f6 <_printf_i+0x1f2>
 8009360:	f04f 30ff 	mov.w	r0, #4294967295
 8009364:	b004      	add	sp, #16
 8009366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800936a:	6823      	ldr	r3, [r4, #0]
 800936c:	f043 0320 	orr.w	r3, r3, #32
 8009370:	6023      	str	r3, [r4, #0]
 8009372:	4833      	ldr	r0, [pc, #204]	@ (8009440 <_printf_i+0x23c>)
 8009374:	2778      	movs	r7, #120	@ 0x78
 8009376:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800937a:	6823      	ldr	r3, [r4, #0]
 800937c:	6831      	ldr	r1, [r6, #0]
 800937e:	061f      	lsls	r7, r3, #24
 8009380:	f851 5b04 	ldr.w	r5, [r1], #4
 8009384:	d402      	bmi.n	800938c <_printf_i+0x188>
 8009386:	065f      	lsls	r7, r3, #25
 8009388:	bf48      	it	mi
 800938a:	b2ad      	uxthmi	r5, r5
 800938c:	6031      	str	r1, [r6, #0]
 800938e:	07d9      	lsls	r1, r3, #31
 8009390:	bf44      	itt	mi
 8009392:	f043 0320 	orrmi.w	r3, r3, #32
 8009396:	6023      	strmi	r3, [r4, #0]
 8009398:	b11d      	cbz	r5, 80093a2 <_printf_i+0x19e>
 800939a:	2310      	movs	r3, #16
 800939c:	e7ac      	b.n	80092f8 <_printf_i+0xf4>
 800939e:	4827      	ldr	r0, [pc, #156]	@ (800943c <_printf_i+0x238>)
 80093a0:	e7e9      	b.n	8009376 <_printf_i+0x172>
 80093a2:	6823      	ldr	r3, [r4, #0]
 80093a4:	f023 0320 	bic.w	r3, r3, #32
 80093a8:	6023      	str	r3, [r4, #0]
 80093aa:	e7f6      	b.n	800939a <_printf_i+0x196>
 80093ac:	4616      	mov	r6, r2
 80093ae:	e7bd      	b.n	800932c <_printf_i+0x128>
 80093b0:	6833      	ldr	r3, [r6, #0]
 80093b2:	6825      	ldr	r5, [r4, #0]
 80093b4:	6961      	ldr	r1, [r4, #20]
 80093b6:	1d18      	adds	r0, r3, #4
 80093b8:	6030      	str	r0, [r6, #0]
 80093ba:	062e      	lsls	r6, r5, #24
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	d501      	bpl.n	80093c4 <_printf_i+0x1c0>
 80093c0:	6019      	str	r1, [r3, #0]
 80093c2:	e002      	b.n	80093ca <_printf_i+0x1c6>
 80093c4:	0668      	lsls	r0, r5, #25
 80093c6:	d5fb      	bpl.n	80093c0 <_printf_i+0x1bc>
 80093c8:	8019      	strh	r1, [r3, #0]
 80093ca:	2300      	movs	r3, #0
 80093cc:	6123      	str	r3, [r4, #16]
 80093ce:	4616      	mov	r6, r2
 80093d0:	e7bc      	b.n	800934c <_printf_i+0x148>
 80093d2:	6833      	ldr	r3, [r6, #0]
 80093d4:	1d1a      	adds	r2, r3, #4
 80093d6:	6032      	str	r2, [r6, #0]
 80093d8:	681e      	ldr	r6, [r3, #0]
 80093da:	6862      	ldr	r2, [r4, #4]
 80093dc:	2100      	movs	r1, #0
 80093de:	4630      	mov	r0, r6
 80093e0:	f7f6 fef6 	bl	80001d0 <memchr>
 80093e4:	b108      	cbz	r0, 80093ea <_printf_i+0x1e6>
 80093e6:	1b80      	subs	r0, r0, r6
 80093e8:	6060      	str	r0, [r4, #4]
 80093ea:	6863      	ldr	r3, [r4, #4]
 80093ec:	6123      	str	r3, [r4, #16]
 80093ee:	2300      	movs	r3, #0
 80093f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80093f4:	e7aa      	b.n	800934c <_printf_i+0x148>
 80093f6:	6923      	ldr	r3, [r4, #16]
 80093f8:	4632      	mov	r2, r6
 80093fa:	4649      	mov	r1, r9
 80093fc:	4640      	mov	r0, r8
 80093fe:	47d0      	blx	sl
 8009400:	3001      	adds	r0, #1
 8009402:	d0ad      	beq.n	8009360 <_printf_i+0x15c>
 8009404:	6823      	ldr	r3, [r4, #0]
 8009406:	079b      	lsls	r3, r3, #30
 8009408:	d413      	bmi.n	8009432 <_printf_i+0x22e>
 800940a:	68e0      	ldr	r0, [r4, #12]
 800940c:	9b03      	ldr	r3, [sp, #12]
 800940e:	4298      	cmp	r0, r3
 8009410:	bfb8      	it	lt
 8009412:	4618      	movlt	r0, r3
 8009414:	e7a6      	b.n	8009364 <_printf_i+0x160>
 8009416:	2301      	movs	r3, #1
 8009418:	4632      	mov	r2, r6
 800941a:	4649      	mov	r1, r9
 800941c:	4640      	mov	r0, r8
 800941e:	47d0      	blx	sl
 8009420:	3001      	adds	r0, #1
 8009422:	d09d      	beq.n	8009360 <_printf_i+0x15c>
 8009424:	3501      	adds	r5, #1
 8009426:	68e3      	ldr	r3, [r4, #12]
 8009428:	9903      	ldr	r1, [sp, #12]
 800942a:	1a5b      	subs	r3, r3, r1
 800942c:	42ab      	cmp	r3, r5
 800942e:	dcf2      	bgt.n	8009416 <_printf_i+0x212>
 8009430:	e7eb      	b.n	800940a <_printf_i+0x206>
 8009432:	2500      	movs	r5, #0
 8009434:	f104 0619 	add.w	r6, r4, #25
 8009438:	e7f5      	b.n	8009426 <_printf_i+0x222>
 800943a:	bf00      	nop
 800943c:	0800d2da 	.word	0x0800d2da
 8009440:	0800d2eb 	.word	0x0800d2eb

08009444 <_scanf_float>:
 8009444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009448:	b087      	sub	sp, #28
 800944a:	4617      	mov	r7, r2
 800944c:	9303      	str	r3, [sp, #12]
 800944e:	688b      	ldr	r3, [r1, #8]
 8009450:	1e5a      	subs	r2, r3, #1
 8009452:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009456:	bf81      	itttt	hi
 8009458:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800945c:	eb03 0b05 	addhi.w	fp, r3, r5
 8009460:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009464:	608b      	strhi	r3, [r1, #8]
 8009466:	680b      	ldr	r3, [r1, #0]
 8009468:	460a      	mov	r2, r1
 800946a:	f04f 0500 	mov.w	r5, #0
 800946e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009472:	f842 3b1c 	str.w	r3, [r2], #28
 8009476:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800947a:	4680      	mov	r8, r0
 800947c:	460c      	mov	r4, r1
 800947e:	bf98      	it	ls
 8009480:	f04f 0b00 	movls.w	fp, #0
 8009484:	9201      	str	r2, [sp, #4]
 8009486:	4616      	mov	r6, r2
 8009488:	46aa      	mov	sl, r5
 800948a:	46a9      	mov	r9, r5
 800948c:	9502      	str	r5, [sp, #8]
 800948e:	68a2      	ldr	r2, [r4, #8]
 8009490:	b152      	cbz	r2, 80094a8 <_scanf_float+0x64>
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	781b      	ldrb	r3, [r3, #0]
 8009496:	2b4e      	cmp	r3, #78	@ 0x4e
 8009498:	d864      	bhi.n	8009564 <_scanf_float+0x120>
 800949a:	2b40      	cmp	r3, #64	@ 0x40
 800949c:	d83c      	bhi.n	8009518 <_scanf_float+0xd4>
 800949e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80094a2:	b2c8      	uxtb	r0, r1
 80094a4:	280e      	cmp	r0, #14
 80094a6:	d93a      	bls.n	800951e <_scanf_float+0xda>
 80094a8:	f1b9 0f00 	cmp.w	r9, #0
 80094ac:	d003      	beq.n	80094b6 <_scanf_float+0x72>
 80094ae:	6823      	ldr	r3, [r4, #0]
 80094b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80094b4:	6023      	str	r3, [r4, #0]
 80094b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80094ba:	f1ba 0f01 	cmp.w	sl, #1
 80094be:	f200 8117 	bhi.w	80096f0 <_scanf_float+0x2ac>
 80094c2:	9b01      	ldr	r3, [sp, #4]
 80094c4:	429e      	cmp	r6, r3
 80094c6:	f200 8108 	bhi.w	80096da <_scanf_float+0x296>
 80094ca:	2001      	movs	r0, #1
 80094cc:	b007      	add	sp, #28
 80094ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094d2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80094d6:	2a0d      	cmp	r2, #13
 80094d8:	d8e6      	bhi.n	80094a8 <_scanf_float+0x64>
 80094da:	a101      	add	r1, pc, #4	@ (adr r1, 80094e0 <_scanf_float+0x9c>)
 80094dc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80094e0:	08009627 	.word	0x08009627
 80094e4:	080094a9 	.word	0x080094a9
 80094e8:	080094a9 	.word	0x080094a9
 80094ec:	080094a9 	.word	0x080094a9
 80094f0:	08009687 	.word	0x08009687
 80094f4:	0800965f 	.word	0x0800965f
 80094f8:	080094a9 	.word	0x080094a9
 80094fc:	080094a9 	.word	0x080094a9
 8009500:	08009635 	.word	0x08009635
 8009504:	080094a9 	.word	0x080094a9
 8009508:	080094a9 	.word	0x080094a9
 800950c:	080094a9 	.word	0x080094a9
 8009510:	080094a9 	.word	0x080094a9
 8009514:	080095ed 	.word	0x080095ed
 8009518:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800951c:	e7db      	b.n	80094d6 <_scanf_float+0x92>
 800951e:	290e      	cmp	r1, #14
 8009520:	d8c2      	bhi.n	80094a8 <_scanf_float+0x64>
 8009522:	a001      	add	r0, pc, #4	@ (adr r0, 8009528 <_scanf_float+0xe4>)
 8009524:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009528:	080095dd 	.word	0x080095dd
 800952c:	080094a9 	.word	0x080094a9
 8009530:	080095dd 	.word	0x080095dd
 8009534:	08009673 	.word	0x08009673
 8009538:	080094a9 	.word	0x080094a9
 800953c:	08009585 	.word	0x08009585
 8009540:	080095c3 	.word	0x080095c3
 8009544:	080095c3 	.word	0x080095c3
 8009548:	080095c3 	.word	0x080095c3
 800954c:	080095c3 	.word	0x080095c3
 8009550:	080095c3 	.word	0x080095c3
 8009554:	080095c3 	.word	0x080095c3
 8009558:	080095c3 	.word	0x080095c3
 800955c:	080095c3 	.word	0x080095c3
 8009560:	080095c3 	.word	0x080095c3
 8009564:	2b6e      	cmp	r3, #110	@ 0x6e
 8009566:	d809      	bhi.n	800957c <_scanf_float+0x138>
 8009568:	2b60      	cmp	r3, #96	@ 0x60
 800956a:	d8b2      	bhi.n	80094d2 <_scanf_float+0x8e>
 800956c:	2b54      	cmp	r3, #84	@ 0x54
 800956e:	d07b      	beq.n	8009668 <_scanf_float+0x224>
 8009570:	2b59      	cmp	r3, #89	@ 0x59
 8009572:	d199      	bne.n	80094a8 <_scanf_float+0x64>
 8009574:	2d07      	cmp	r5, #7
 8009576:	d197      	bne.n	80094a8 <_scanf_float+0x64>
 8009578:	2508      	movs	r5, #8
 800957a:	e02c      	b.n	80095d6 <_scanf_float+0x192>
 800957c:	2b74      	cmp	r3, #116	@ 0x74
 800957e:	d073      	beq.n	8009668 <_scanf_float+0x224>
 8009580:	2b79      	cmp	r3, #121	@ 0x79
 8009582:	e7f6      	b.n	8009572 <_scanf_float+0x12e>
 8009584:	6821      	ldr	r1, [r4, #0]
 8009586:	05c8      	lsls	r0, r1, #23
 8009588:	d51b      	bpl.n	80095c2 <_scanf_float+0x17e>
 800958a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800958e:	6021      	str	r1, [r4, #0]
 8009590:	f109 0901 	add.w	r9, r9, #1
 8009594:	f1bb 0f00 	cmp.w	fp, #0
 8009598:	d003      	beq.n	80095a2 <_scanf_float+0x15e>
 800959a:	3201      	adds	r2, #1
 800959c:	f10b 3bff 	add.w	fp, fp, #4294967295
 80095a0:	60a2      	str	r2, [r4, #8]
 80095a2:	68a3      	ldr	r3, [r4, #8]
 80095a4:	3b01      	subs	r3, #1
 80095a6:	60a3      	str	r3, [r4, #8]
 80095a8:	6923      	ldr	r3, [r4, #16]
 80095aa:	3301      	adds	r3, #1
 80095ac:	6123      	str	r3, [r4, #16]
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	3b01      	subs	r3, #1
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	607b      	str	r3, [r7, #4]
 80095b6:	f340 8087 	ble.w	80096c8 <_scanf_float+0x284>
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	3301      	adds	r3, #1
 80095be:	603b      	str	r3, [r7, #0]
 80095c0:	e765      	b.n	800948e <_scanf_float+0x4a>
 80095c2:	eb1a 0105 	adds.w	r1, sl, r5
 80095c6:	f47f af6f 	bne.w	80094a8 <_scanf_float+0x64>
 80095ca:	6822      	ldr	r2, [r4, #0]
 80095cc:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80095d0:	6022      	str	r2, [r4, #0]
 80095d2:	460d      	mov	r5, r1
 80095d4:	468a      	mov	sl, r1
 80095d6:	f806 3b01 	strb.w	r3, [r6], #1
 80095da:	e7e2      	b.n	80095a2 <_scanf_float+0x15e>
 80095dc:	6822      	ldr	r2, [r4, #0]
 80095de:	0610      	lsls	r0, r2, #24
 80095e0:	f57f af62 	bpl.w	80094a8 <_scanf_float+0x64>
 80095e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80095e8:	6022      	str	r2, [r4, #0]
 80095ea:	e7f4      	b.n	80095d6 <_scanf_float+0x192>
 80095ec:	f1ba 0f00 	cmp.w	sl, #0
 80095f0:	d10e      	bne.n	8009610 <_scanf_float+0x1cc>
 80095f2:	f1b9 0f00 	cmp.w	r9, #0
 80095f6:	d10e      	bne.n	8009616 <_scanf_float+0x1d2>
 80095f8:	6822      	ldr	r2, [r4, #0]
 80095fa:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80095fe:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009602:	d108      	bne.n	8009616 <_scanf_float+0x1d2>
 8009604:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009608:	6022      	str	r2, [r4, #0]
 800960a:	f04f 0a01 	mov.w	sl, #1
 800960e:	e7e2      	b.n	80095d6 <_scanf_float+0x192>
 8009610:	f1ba 0f02 	cmp.w	sl, #2
 8009614:	d055      	beq.n	80096c2 <_scanf_float+0x27e>
 8009616:	2d01      	cmp	r5, #1
 8009618:	d002      	beq.n	8009620 <_scanf_float+0x1dc>
 800961a:	2d04      	cmp	r5, #4
 800961c:	f47f af44 	bne.w	80094a8 <_scanf_float+0x64>
 8009620:	3501      	adds	r5, #1
 8009622:	b2ed      	uxtb	r5, r5
 8009624:	e7d7      	b.n	80095d6 <_scanf_float+0x192>
 8009626:	f1ba 0f01 	cmp.w	sl, #1
 800962a:	f47f af3d 	bne.w	80094a8 <_scanf_float+0x64>
 800962e:	f04f 0a02 	mov.w	sl, #2
 8009632:	e7d0      	b.n	80095d6 <_scanf_float+0x192>
 8009634:	b97d      	cbnz	r5, 8009656 <_scanf_float+0x212>
 8009636:	f1b9 0f00 	cmp.w	r9, #0
 800963a:	f47f af38 	bne.w	80094ae <_scanf_float+0x6a>
 800963e:	6822      	ldr	r2, [r4, #0]
 8009640:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009644:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009648:	f040 8108 	bne.w	800985c <_scanf_float+0x418>
 800964c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009650:	6022      	str	r2, [r4, #0]
 8009652:	2501      	movs	r5, #1
 8009654:	e7bf      	b.n	80095d6 <_scanf_float+0x192>
 8009656:	2d03      	cmp	r5, #3
 8009658:	d0e2      	beq.n	8009620 <_scanf_float+0x1dc>
 800965a:	2d05      	cmp	r5, #5
 800965c:	e7de      	b.n	800961c <_scanf_float+0x1d8>
 800965e:	2d02      	cmp	r5, #2
 8009660:	f47f af22 	bne.w	80094a8 <_scanf_float+0x64>
 8009664:	2503      	movs	r5, #3
 8009666:	e7b6      	b.n	80095d6 <_scanf_float+0x192>
 8009668:	2d06      	cmp	r5, #6
 800966a:	f47f af1d 	bne.w	80094a8 <_scanf_float+0x64>
 800966e:	2507      	movs	r5, #7
 8009670:	e7b1      	b.n	80095d6 <_scanf_float+0x192>
 8009672:	6822      	ldr	r2, [r4, #0]
 8009674:	0591      	lsls	r1, r2, #22
 8009676:	f57f af17 	bpl.w	80094a8 <_scanf_float+0x64>
 800967a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800967e:	6022      	str	r2, [r4, #0]
 8009680:	f8cd 9008 	str.w	r9, [sp, #8]
 8009684:	e7a7      	b.n	80095d6 <_scanf_float+0x192>
 8009686:	6822      	ldr	r2, [r4, #0]
 8009688:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800968c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009690:	d006      	beq.n	80096a0 <_scanf_float+0x25c>
 8009692:	0550      	lsls	r0, r2, #21
 8009694:	f57f af08 	bpl.w	80094a8 <_scanf_float+0x64>
 8009698:	f1b9 0f00 	cmp.w	r9, #0
 800969c:	f000 80de 	beq.w	800985c <_scanf_float+0x418>
 80096a0:	0591      	lsls	r1, r2, #22
 80096a2:	bf58      	it	pl
 80096a4:	9902      	ldrpl	r1, [sp, #8]
 80096a6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80096aa:	bf58      	it	pl
 80096ac:	eba9 0101 	subpl.w	r1, r9, r1
 80096b0:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80096b4:	bf58      	it	pl
 80096b6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80096ba:	6022      	str	r2, [r4, #0]
 80096bc:	f04f 0900 	mov.w	r9, #0
 80096c0:	e789      	b.n	80095d6 <_scanf_float+0x192>
 80096c2:	f04f 0a03 	mov.w	sl, #3
 80096c6:	e786      	b.n	80095d6 <_scanf_float+0x192>
 80096c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80096cc:	4639      	mov	r1, r7
 80096ce:	4640      	mov	r0, r8
 80096d0:	4798      	blx	r3
 80096d2:	2800      	cmp	r0, #0
 80096d4:	f43f aedb 	beq.w	800948e <_scanf_float+0x4a>
 80096d8:	e6e6      	b.n	80094a8 <_scanf_float+0x64>
 80096da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80096de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80096e2:	463a      	mov	r2, r7
 80096e4:	4640      	mov	r0, r8
 80096e6:	4798      	blx	r3
 80096e8:	6923      	ldr	r3, [r4, #16]
 80096ea:	3b01      	subs	r3, #1
 80096ec:	6123      	str	r3, [r4, #16]
 80096ee:	e6e8      	b.n	80094c2 <_scanf_float+0x7e>
 80096f0:	1e6b      	subs	r3, r5, #1
 80096f2:	2b06      	cmp	r3, #6
 80096f4:	d824      	bhi.n	8009740 <_scanf_float+0x2fc>
 80096f6:	2d02      	cmp	r5, #2
 80096f8:	d836      	bhi.n	8009768 <_scanf_float+0x324>
 80096fa:	9b01      	ldr	r3, [sp, #4]
 80096fc:	429e      	cmp	r6, r3
 80096fe:	f67f aee4 	bls.w	80094ca <_scanf_float+0x86>
 8009702:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009706:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800970a:	463a      	mov	r2, r7
 800970c:	4640      	mov	r0, r8
 800970e:	4798      	blx	r3
 8009710:	6923      	ldr	r3, [r4, #16]
 8009712:	3b01      	subs	r3, #1
 8009714:	6123      	str	r3, [r4, #16]
 8009716:	e7f0      	b.n	80096fa <_scanf_float+0x2b6>
 8009718:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800971c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009720:	463a      	mov	r2, r7
 8009722:	4640      	mov	r0, r8
 8009724:	4798      	blx	r3
 8009726:	6923      	ldr	r3, [r4, #16]
 8009728:	3b01      	subs	r3, #1
 800972a:	6123      	str	r3, [r4, #16]
 800972c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009730:	fa5f fa8a 	uxtb.w	sl, sl
 8009734:	f1ba 0f02 	cmp.w	sl, #2
 8009738:	d1ee      	bne.n	8009718 <_scanf_float+0x2d4>
 800973a:	3d03      	subs	r5, #3
 800973c:	b2ed      	uxtb	r5, r5
 800973e:	1b76      	subs	r6, r6, r5
 8009740:	6823      	ldr	r3, [r4, #0]
 8009742:	05da      	lsls	r2, r3, #23
 8009744:	d530      	bpl.n	80097a8 <_scanf_float+0x364>
 8009746:	055b      	lsls	r3, r3, #21
 8009748:	d511      	bpl.n	800976e <_scanf_float+0x32a>
 800974a:	9b01      	ldr	r3, [sp, #4]
 800974c:	429e      	cmp	r6, r3
 800974e:	f67f aebc 	bls.w	80094ca <_scanf_float+0x86>
 8009752:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009756:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800975a:	463a      	mov	r2, r7
 800975c:	4640      	mov	r0, r8
 800975e:	4798      	blx	r3
 8009760:	6923      	ldr	r3, [r4, #16]
 8009762:	3b01      	subs	r3, #1
 8009764:	6123      	str	r3, [r4, #16]
 8009766:	e7f0      	b.n	800974a <_scanf_float+0x306>
 8009768:	46aa      	mov	sl, r5
 800976a:	46b3      	mov	fp, r6
 800976c:	e7de      	b.n	800972c <_scanf_float+0x2e8>
 800976e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009772:	6923      	ldr	r3, [r4, #16]
 8009774:	2965      	cmp	r1, #101	@ 0x65
 8009776:	f103 33ff 	add.w	r3, r3, #4294967295
 800977a:	f106 35ff 	add.w	r5, r6, #4294967295
 800977e:	6123      	str	r3, [r4, #16]
 8009780:	d00c      	beq.n	800979c <_scanf_float+0x358>
 8009782:	2945      	cmp	r1, #69	@ 0x45
 8009784:	d00a      	beq.n	800979c <_scanf_float+0x358>
 8009786:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800978a:	463a      	mov	r2, r7
 800978c:	4640      	mov	r0, r8
 800978e:	4798      	blx	r3
 8009790:	6923      	ldr	r3, [r4, #16]
 8009792:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009796:	3b01      	subs	r3, #1
 8009798:	1eb5      	subs	r5, r6, #2
 800979a:	6123      	str	r3, [r4, #16]
 800979c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80097a0:	463a      	mov	r2, r7
 80097a2:	4640      	mov	r0, r8
 80097a4:	4798      	blx	r3
 80097a6:	462e      	mov	r6, r5
 80097a8:	6822      	ldr	r2, [r4, #0]
 80097aa:	f012 0210 	ands.w	r2, r2, #16
 80097ae:	d001      	beq.n	80097b4 <_scanf_float+0x370>
 80097b0:	2000      	movs	r0, #0
 80097b2:	e68b      	b.n	80094cc <_scanf_float+0x88>
 80097b4:	7032      	strb	r2, [r6, #0]
 80097b6:	6823      	ldr	r3, [r4, #0]
 80097b8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80097bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097c0:	d11c      	bne.n	80097fc <_scanf_float+0x3b8>
 80097c2:	9b02      	ldr	r3, [sp, #8]
 80097c4:	454b      	cmp	r3, r9
 80097c6:	eba3 0209 	sub.w	r2, r3, r9
 80097ca:	d123      	bne.n	8009814 <_scanf_float+0x3d0>
 80097cc:	9901      	ldr	r1, [sp, #4]
 80097ce:	2200      	movs	r2, #0
 80097d0:	4640      	mov	r0, r8
 80097d2:	f002 fbf9 	bl	800bfc8 <_strtod_r>
 80097d6:	9b03      	ldr	r3, [sp, #12]
 80097d8:	6821      	ldr	r1, [r4, #0]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f011 0f02 	tst.w	r1, #2
 80097e0:	ec57 6b10 	vmov	r6, r7, d0
 80097e4:	f103 0204 	add.w	r2, r3, #4
 80097e8:	d01f      	beq.n	800982a <_scanf_float+0x3e6>
 80097ea:	9903      	ldr	r1, [sp, #12]
 80097ec:	600a      	str	r2, [r1, #0]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	e9c3 6700 	strd	r6, r7, [r3]
 80097f4:	68e3      	ldr	r3, [r4, #12]
 80097f6:	3301      	adds	r3, #1
 80097f8:	60e3      	str	r3, [r4, #12]
 80097fa:	e7d9      	b.n	80097b0 <_scanf_float+0x36c>
 80097fc:	9b04      	ldr	r3, [sp, #16]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d0e4      	beq.n	80097cc <_scanf_float+0x388>
 8009802:	9905      	ldr	r1, [sp, #20]
 8009804:	230a      	movs	r3, #10
 8009806:	3101      	adds	r1, #1
 8009808:	4640      	mov	r0, r8
 800980a:	f002 fc5d 	bl	800c0c8 <_strtol_r>
 800980e:	9b04      	ldr	r3, [sp, #16]
 8009810:	9e05      	ldr	r6, [sp, #20]
 8009812:	1ac2      	subs	r2, r0, r3
 8009814:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8009818:	429e      	cmp	r6, r3
 800981a:	bf28      	it	cs
 800981c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8009820:	4910      	ldr	r1, [pc, #64]	@ (8009864 <_scanf_float+0x420>)
 8009822:	4630      	mov	r0, r6
 8009824:	f000 f8e4 	bl	80099f0 <siprintf>
 8009828:	e7d0      	b.n	80097cc <_scanf_float+0x388>
 800982a:	f011 0f04 	tst.w	r1, #4
 800982e:	9903      	ldr	r1, [sp, #12]
 8009830:	600a      	str	r2, [r1, #0]
 8009832:	d1dc      	bne.n	80097ee <_scanf_float+0x3aa>
 8009834:	681d      	ldr	r5, [r3, #0]
 8009836:	4632      	mov	r2, r6
 8009838:	463b      	mov	r3, r7
 800983a:	4630      	mov	r0, r6
 800983c:	4639      	mov	r1, r7
 800983e:	f7f7 f975 	bl	8000b2c <__aeabi_dcmpun>
 8009842:	b128      	cbz	r0, 8009850 <_scanf_float+0x40c>
 8009844:	4808      	ldr	r0, [pc, #32]	@ (8009868 <_scanf_float+0x424>)
 8009846:	f000 f9b7 	bl	8009bb8 <nanf>
 800984a:	ed85 0a00 	vstr	s0, [r5]
 800984e:	e7d1      	b.n	80097f4 <_scanf_float+0x3b0>
 8009850:	4630      	mov	r0, r6
 8009852:	4639      	mov	r1, r7
 8009854:	f7f7 f9c8 	bl	8000be8 <__aeabi_d2f>
 8009858:	6028      	str	r0, [r5, #0]
 800985a:	e7cb      	b.n	80097f4 <_scanf_float+0x3b0>
 800985c:	f04f 0900 	mov.w	r9, #0
 8009860:	e629      	b.n	80094b6 <_scanf_float+0x72>
 8009862:	bf00      	nop
 8009864:	0800d2fc 	.word	0x0800d2fc
 8009868:	0800d695 	.word	0x0800d695

0800986c <std>:
 800986c:	2300      	movs	r3, #0
 800986e:	b510      	push	{r4, lr}
 8009870:	4604      	mov	r4, r0
 8009872:	e9c0 3300 	strd	r3, r3, [r0]
 8009876:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800987a:	6083      	str	r3, [r0, #8]
 800987c:	8181      	strh	r1, [r0, #12]
 800987e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009880:	81c2      	strh	r2, [r0, #14]
 8009882:	6183      	str	r3, [r0, #24]
 8009884:	4619      	mov	r1, r3
 8009886:	2208      	movs	r2, #8
 8009888:	305c      	adds	r0, #92	@ 0x5c
 800988a:	f000 f914 	bl	8009ab6 <memset>
 800988e:	4b0d      	ldr	r3, [pc, #52]	@ (80098c4 <std+0x58>)
 8009890:	6263      	str	r3, [r4, #36]	@ 0x24
 8009892:	4b0d      	ldr	r3, [pc, #52]	@ (80098c8 <std+0x5c>)
 8009894:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009896:	4b0d      	ldr	r3, [pc, #52]	@ (80098cc <std+0x60>)
 8009898:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800989a:	4b0d      	ldr	r3, [pc, #52]	@ (80098d0 <std+0x64>)
 800989c:	6323      	str	r3, [r4, #48]	@ 0x30
 800989e:	4b0d      	ldr	r3, [pc, #52]	@ (80098d4 <std+0x68>)
 80098a0:	6224      	str	r4, [r4, #32]
 80098a2:	429c      	cmp	r4, r3
 80098a4:	d006      	beq.n	80098b4 <std+0x48>
 80098a6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80098aa:	4294      	cmp	r4, r2
 80098ac:	d002      	beq.n	80098b4 <std+0x48>
 80098ae:	33d0      	adds	r3, #208	@ 0xd0
 80098b0:	429c      	cmp	r4, r3
 80098b2:	d105      	bne.n	80098c0 <std+0x54>
 80098b4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80098b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098bc:	f000 b978 	b.w	8009bb0 <__retarget_lock_init_recursive>
 80098c0:	bd10      	pop	{r4, pc}
 80098c2:	bf00      	nop
 80098c4:	08009a31 	.word	0x08009a31
 80098c8:	08009a53 	.word	0x08009a53
 80098cc:	08009a8b 	.word	0x08009a8b
 80098d0:	08009aaf 	.word	0x08009aaf
 80098d4:	200003e4 	.word	0x200003e4

080098d8 <stdio_exit_handler>:
 80098d8:	4a02      	ldr	r2, [pc, #8]	@ (80098e4 <stdio_exit_handler+0xc>)
 80098da:	4903      	ldr	r1, [pc, #12]	@ (80098e8 <stdio_exit_handler+0x10>)
 80098dc:	4803      	ldr	r0, [pc, #12]	@ (80098ec <stdio_exit_handler+0x14>)
 80098de:	f000 b869 	b.w	80099b4 <_fwalk_sglue>
 80098e2:	bf00      	nop
 80098e4:	20000010 	.word	0x20000010
 80098e8:	0800c485 	.word	0x0800c485
 80098ec:	20000020 	.word	0x20000020

080098f0 <cleanup_stdio>:
 80098f0:	6841      	ldr	r1, [r0, #4]
 80098f2:	4b0c      	ldr	r3, [pc, #48]	@ (8009924 <cleanup_stdio+0x34>)
 80098f4:	4299      	cmp	r1, r3
 80098f6:	b510      	push	{r4, lr}
 80098f8:	4604      	mov	r4, r0
 80098fa:	d001      	beq.n	8009900 <cleanup_stdio+0x10>
 80098fc:	f002 fdc2 	bl	800c484 <_fflush_r>
 8009900:	68a1      	ldr	r1, [r4, #8]
 8009902:	4b09      	ldr	r3, [pc, #36]	@ (8009928 <cleanup_stdio+0x38>)
 8009904:	4299      	cmp	r1, r3
 8009906:	d002      	beq.n	800990e <cleanup_stdio+0x1e>
 8009908:	4620      	mov	r0, r4
 800990a:	f002 fdbb 	bl	800c484 <_fflush_r>
 800990e:	68e1      	ldr	r1, [r4, #12]
 8009910:	4b06      	ldr	r3, [pc, #24]	@ (800992c <cleanup_stdio+0x3c>)
 8009912:	4299      	cmp	r1, r3
 8009914:	d004      	beq.n	8009920 <cleanup_stdio+0x30>
 8009916:	4620      	mov	r0, r4
 8009918:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800991c:	f002 bdb2 	b.w	800c484 <_fflush_r>
 8009920:	bd10      	pop	{r4, pc}
 8009922:	bf00      	nop
 8009924:	200003e4 	.word	0x200003e4
 8009928:	2000044c 	.word	0x2000044c
 800992c:	200004b4 	.word	0x200004b4

08009930 <global_stdio_init.part.0>:
 8009930:	b510      	push	{r4, lr}
 8009932:	4b0b      	ldr	r3, [pc, #44]	@ (8009960 <global_stdio_init.part.0+0x30>)
 8009934:	4c0b      	ldr	r4, [pc, #44]	@ (8009964 <global_stdio_init.part.0+0x34>)
 8009936:	4a0c      	ldr	r2, [pc, #48]	@ (8009968 <global_stdio_init.part.0+0x38>)
 8009938:	601a      	str	r2, [r3, #0]
 800993a:	4620      	mov	r0, r4
 800993c:	2200      	movs	r2, #0
 800993e:	2104      	movs	r1, #4
 8009940:	f7ff ff94 	bl	800986c <std>
 8009944:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009948:	2201      	movs	r2, #1
 800994a:	2109      	movs	r1, #9
 800994c:	f7ff ff8e 	bl	800986c <std>
 8009950:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009954:	2202      	movs	r2, #2
 8009956:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800995a:	2112      	movs	r1, #18
 800995c:	f7ff bf86 	b.w	800986c <std>
 8009960:	2000051c 	.word	0x2000051c
 8009964:	200003e4 	.word	0x200003e4
 8009968:	080098d9 	.word	0x080098d9

0800996c <__sfp_lock_acquire>:
 800996c:	4801      	ldr	r0, [pc, #4]	@ (8009974 <__sfp_lock_acquire+0x8>)
 800996e:	f000 b920 	b.w	8009bb2 <__retarget_lock_acquire_recursive>
 8009972:	bf00      	nop
 8009974:	20000525 	.word	0x20000525

08009978 <__sfp_lock_release>:
 8009978:	4801      	ldr	r0, [pc, #4]	@ (8009980 <__sfp_lock_release+0x8>)
 800997a:	f000 b91b 	b.w	8009bb4 <__retarget_lock_release_recursive>
 800997e:	bf00      	nop
 8009980:	20000525 	.word	0x20000525

08009984 <__sinit>:
 8009984:	b510      	push	{r4, lr}
 8009986:	4604      	mov	r4, r0
 8009988:	f7ff fff0 	bl	800996c <__sfp_lock_acquire>
 800998c:	6a23      	ldr	r3, [r4, #32]
 800998e:	b11b      	cbz	r3, 8009998 <__sinit+0x14>
 8009990:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009994:	f7ff bff0 	b.w	8009978 <__sfp_lock_release>
 8009998:	4b04      	ldr	r3, [pc, #16]	@ (80099ac <__sinit+0x28>)
 800999a:	6223      	str	r3, [r4, #32]
 800999c:	4b04      	ldr	r3, [pc, #16]	@ (80099b0 <__sinit+0x2c>)
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d1f5      	bne.n	8009990 <__sinit+0xc>
 80099a4:	f7ff ffc4 	bl	8009930 <global_stdio_init.part.0>
 80099a8:	e7f2      	b.n	8009990 <__sinit+0xc>
 80099aa:	bf00      	nop
 80099ac:	080098f1 	.word	0x080098f1
 80099b0:	2000051c 	.word	0x2000051c

080099b4 <_fwalk_sglue>:
 80099b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099b8:	4607      	mov	r7, r0
 80099ba:	4688      	mov	r8, r1
 80099bc:	4614      	mov	r4, r2
 80099be:	2600      	movs	r6, #0
 80099c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80099c4:	f1b9 0901 	subs.w	r9, r9, #1
 80099c8:	d505      	bpl.n	80099d6 <_fwalk_sglue+0x22>
 80099ca:	6824      	ldr	r4, [r4, #0]
 80099cc:	2c00      	cmp	r4, #0
 80099ce:	d1f7      	bne.n	80099c0 <_fwalk_sglue+0xc>
 80099d0:	4630      	mov	r0, r6
 80099d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099d6:	89ab      	ldrh	r3, [r5, #12]
 80099d8:	2b01      	cmp	r3, #1
 80099da:	d907      	bls.n	80099ec <_fwalk_sglue+0x38>
 80099dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80099e0:	3301      	adds	r3, #1
 80099e2:	d003      	beq.n	80099ec <_fwalk_sglue+0x38>
 80099e4:	4629      	mov	r1, r5
 80099e6:	4638      	mov	r0, r7
 80099e8:	47c0      	blx	r8
 80099ea:	4306      	orrs	r6, r0
 80099ec:	3568      	adds	r5, #104	@ 0x68
 80099ee:	e7e9      	b.n	80099c4 <_fwalk_sglue+0x10>

080099f0 <siprintf>:
 80099f0:	b40e      	push	{r1, r2, r3}
 80099f2:	b500      	push	{lr}
 80099f4:	b09c      	sub	sp, #112	@ 0x70
 80099f6:	ab1d      	add	r3, sp, #116	@ 0x74
 80099f8:	9002      	str	r0, [sp, #8]
 80099fa:	9006      	str	r0, [sp, #24]
 80099fc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009a00:	4809      	ldr	r0, [pc, #36]	@ (8009a28 <siprintf+0x38>)
 8009a02:	9107      	str	r1, [sp, #28]
 8009a04:	9104      	str	r1, [sp, #16]
 8009a06:	4909      	ldr	r1, [pc, #36]	@ (8009a2c <siprintf+0x3c>)
 8009a08:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a0c:	9105      	str	r1, [sp, #20]
 8009a0e:	6800      	ldr	r0, [r0, #0]
 8009a10:	9301      	str	r3, [sp, #4]
 8009a12:	a902      	add	r1, sp, #8
 8009a14:	f002 fbb6 	bl	800c184 <_svfiprintf_r>
 8009a18:	9b02      	ldr	r3, [sp, #8]
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	701a      	strb	r2, [r3, #0]
 8009a1e:	b01c      	add	sp, #112	@ 0x70
 8009a20:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a24:	b003      	add	sp, #12
 8009a26:	4770      	bx	lr
 8009a28:	2000001c 	.word	0x2000001c
 8009a2c:	ffff0208 	.word	0xffff0208

08009a30 <__sread>:
 8009a30:	b510      	push	{r4, lr}
 8009a32:	460c      	mov	r4, r1
 8009a34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a38:	f000 f86c 	bl	8009b14 <_read_r>
 8009a3c:	2800      	cmp	r0, #0
 8009a3e:	bfab      	itete	ge
 8009a40:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009a42:	89a3      	ldrhlt	r3, [r4, #12]
 8009a44:	181b      	addge	r3, r3, r0
 8009a46:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009a4a:	bfac      	ite	ge
 8009a4c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009a4e:	81a3      	strhlt	r3, [r4, #12]
 8009a50:	bd10      	pop	{r4, pc}

08009a52 <__swrite>:
 8009a52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a56:	461f      	mov	r7, r3
 8009a58:	898b      	ldrh	r3, [r1, #12]
 8009a5a:	05db      	lsls	r3, r3, #23
 8009a5c:	4605      	mov	r5, r0
 8009a5e:	460c      	mov	r4, r1
 8009a60:	4616      	mov	r6, r2
 8009a62:	d505      	bpl.n	8009a70 <__swrite+0x1e>
 8009a64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a68:	2302      	movs	r3, #2
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	f000 f840 	bl	8009af0 <_lseek_r>
 8009a70:	89a3      	ldrh	r3, [r4, #12]
 8009a72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a76:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009a7a:	81a3      	strh	r3, [r4, #12]
 8009a7c:	4632      	mov	r2, r6
 8009a7e:	463b      	mov	r3, r7
 8009a80:	4628      	mov	r0, r5
 8009a82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a86:	f000 b857 	b.w	8009b38 <_write_r>

08009a8a <__sseek>:
 8009a8a:	b510      	push	{r4, lr}
 8009a8c:	460c      	mov	r4, r1
 8009a8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a92:	f000 f82d 	bl	8009af0 <_lseek_r>
 8009a96:	1c43      	adds	r3, r0, #1
 8009a98:	89a3      	ldrh	r3, [r4, #12]
 8009a9a:	bf15      	itete	ne
 8009a9c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009a9e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009aa2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009aa6:	81a3      	strheq	r3, [r4, #12]
 8009aa8:	bf18      	it	ne
 8009aaa:	81a3      	strhne	r3, [r4, #12]
 8009aac:	bd10      	pop	{r4, pc}

08009aae <__sclose>:
 8009aae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ab2:	f000 b80d 	b.w	8009ad0 <_close_r>

08009ab6 <memset>:
 8009ab6:	4402      	add	r2, r0
 8009ab8:	4603      	mov	r3, r0
 8009aba:	4293      	cmp	r3, r2
 8009abc:	d100      	bne.n	8009ac0 <memset+0xa>
 8009abe:	4770      	bx	lr
 8009ac0:	f803 1b01 	strb.w	r1, [r3], #1
 8009ac4:	e7f9      	b.n	8009aba <memset+0x4>
	...

08009ac8 <_localeconv_r>:
 8009ac8:	4800      	ldr	r0, [pc, #0]	@ (8009acc <_localeconv_r+0x4>)
 8009aca:	4770      	bx	lr
 8009acc:	2000015c 	.word	0x2000015c

08009ad0 <_close_r>:
 8009ad0:	b538      	push	{r3, r4, r5, lr}
 8009ad2:	4d06      	ldr	r5, [pc, #24]	@ (8009aec <_close_r+0x1c>)
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	4604      	mov	r4, r0
 8009ad8:	4608      	mov	r0, r1
 8009ada:	602b      	str	r3, [r5, #0]
 8009adc:	f7f8 fcec 	bl	80024b8 <_close>
 8009ae0:	1c43      	adds	r3, r0, #1
 8009ae2:	d102      	bne.n	8009aea <_close_r+0x1a>
 8009ae4:	682b      	ldr	r3, [r5, #0]
 8009ae6:	b103      	cbz	r3, 8009aea <_close_r+0x1a>
 8009ae8:	6023      	str	r3, [r4, #0]
 8009aea:	bd38      	pop	{r3, r4, r5, pc}
 8009aec:	20000520 	.word	0x20000520

08009af0 <_lseek_r>:
 8009af0:	b538      	push	{r3, r4, r5, lr}
 8009af2:	4d07      	ldr	r5, [pc, #28]	@ (8009b10 <_lseek_r+0x20>)
 8009af4:	4604      	mov	r4, r0
 8009af6:	4608      	mov	r0, r1
 8009af8:	4611      	mov	r1, r2
 8009afa:	2200      	movs	r2, #0
 8009afc:	602a      	str	r2, [r5, #0]
 8009afe:	461a      	mov	r2, r3
 8009b00:	f7f8 fd01 	bl	8002506 <_lseek>
 8009b04:	1c43      	adds	r3, r0, #1
 8009b06:	d102      	bne.n	8009b0e <_lseek_r+0x1e>
 8009b08:	682b      	ldr	r3, [r5, #0]
 8009b0a:	b103      	cbz	r3, 8009b0e <_lseek_r+0x1e>
 8009b0c:	6023      	str	r3, [r4, #0]
 8009b0e:	bd38      	pop	{r3, r4, r5, pc}
 8009b10:	20000520 	.word	0x20000520

08009b14 <_read_r>:
 8009b14:	b538      	push	{r3, r4, r5, lr}
 8009b16:	4d07      	ldr	r5, [pc, #28]	@ (8009b34 <_read_r+0x20>)
 8009b18:	4604      	mov	r4, r0
 8009b1a:	4608      	mov	r0, r1
 8009b1c:	4611      	mov	r1, r2
 8009b1e:	2200      	movs	r2, #0
 8009b20:	602a      	str	r2, [r5, #0]
 8009b22:	461a      	mov	r2, r3
 8009b24:	f7f8 fc8f 	bl	8002446 <_read>
 8009b28:	1c43      	adds	r3, r0, #1
 8009b2a:	d102      	bne.n	8009b32 <_read_r+0x1e>
 8009b2c:	682b      	ldr	r3, [r5, #0]
 8009b2e:	b103      	cbz	r3, 8009b32 <_read_r+0x1e>
 8009b30:	6023      	str	r3, [r4, #0]
 8009b32:	bd38      	pop	{r3, r4, r5, pc}
 8009b34:	20000520 	.word	0x20000520

08009b38 <_write_r>:
 8009b38:	b538      	push	{r3, r4, r5, lr}
 8009b3a:	4d07      	ldr	r5, [pc, #28]	@ (8009b58 <_write_r+0x20>)
 8009b3c:	4604      	mov	r4, r0
 8009b3e:	4608      	mov	r0, r1
 8009b40:	4611      	mov	r1, r2
 8009b42:	2200      	movs	r2, #0
 8009b44:	602a      	str	r2, [r5, #0]
 8009b46:	461a      	mov	r2, r3
 8009b48:	f7f8 fc9a 	bl	8002480 <_write>
 8009b4c:	1c43      	adds	r3, r0, #1
 8009b4e:	d102      	bne.n	8009b56 <_write_r+0x1e>
 8009b50:	682b      	ldr	r3, [r5, #0]
 8009b52:	b103      	cbz	r3, 8009b56 <_write_r+0x1e>
 8009b54:	6023      	str	r3, [r4, #0]
 8009b56:	bd38      	pop	{r3, r4, r5, pc}
 8009b58:	20000520 	.word	0x20000520

08009b5c <__errno>:
 8009b5c:	4b01      	ldr	r3, [pc, #4]	@ (8009b64 <__errno+0x8>)
 8009b5e:	6818      	ldr	r0, [r3, #0]
 8009b60:	4770      	bx	lr
 8009b62:	bf00      	nop
 8009b64:	2000001c 	.word	0x2000001c

08009b68 <__libc_init_array>:
 8009b68:	b570      	push	{r4, r5, r6, lr}
 8009b6a:	4d0d      	ldr	r5, [pc, #52]	@ (8009ba0 <__libc_init_array+0x38>)
 8009b6c:	4c0d      	ldr	r4, [pc, #52]	@ (8009ba4 <__libc_init_array+0x3c>)
 8009b6e:	1b64      	subs	r4, r4, r5
 8009b70:	10a4      	asrs	r4, r4, #2
 8009b72:	2600      	movs	r6, #0
 8009b74:	42a6      	cmp	r6, r4
 8009b76:	d109      	bne.n	8009b8c <__libc_init_array+0x24>
 8009b78:	4d0b      	ldr	r5, [pc, #44]	@ (8009ba8 <__libc_init_array+0x40>)
 8009b7a:	4c0c      	ldr	r4, [pc, #48]	@ (8009bac <__libc_init_array+0x44>)
 8009b7c:	f003 fb72 	bl	800d264 <_init>
 8009b80:	1b64      	subs	r4, r4, r5
 8009b82:	10a4      	asrs	r4, r4, #2
 8009b84:	2600      	movs	r6, #0
 8009b86:	42a6      	cmp	r6, r4
 8009b88:	d105      	bne.n	8009b96 <__libc_init_array+0x2e>
 8009b8a:	bd70      	pop	{r4, r5, r6, pc}
 8009b8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b90:	4798      	blx	r3
 8009b92:	3601      	adds	r6, #1
 8009b94:	e7ee      	b.n	8009b74 <__libc_init_array+0xc>
 8009b96:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b9a:	4798      	blx	r3
 8009b9c:	3601      	adds	r6, #1
 8009b9e:	e7f2      	b.n	8009b86 <__libc_init_array+0x1e>
 8009ba0:	0800d700 	.word	0x0800d700
 8009ba4:	0800d700 	.word	0x0800d700
 8009ba8:	0800d700 	.word	0x0800d700
 8009bac:	0800d704 	.word	0x0800d704

08009bb0 <__retarget_lock_init_recursive>:
 8009bb0:	4770      	bx	lr

08009bb2 <__retarget_lock_acquire_recursive>:
 8009bb2:	4770      	bx	lr

08009bb4 <__retarget_lock_release_recursive>:
 8009bb4:	4770      	bx	lr
	...

08009bb8 <nanf>:
 8009bb8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009bc0 <nanf+0x8>
 8009bbc:	4770      	bx	lr
 8009bbe:	bf00      	nop
 8009bc0:	7fc00000 	.word	0x7fc00000

08009bc4 <quorem>:
 8009bc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bc8:	6903      	ldr	r3, [r0, #16]
 8009bca:	690c      	ldr	r4, [r1, #16]
 8009bcc:	42a3      	cmp	r3, r4
 8009bce:	4607      	mov	r7, r0
 8009bd0:	db7e      	blt.n	8009cd0 <quorem+0x10c>
 8009bd2:	3c01      	subs	r4, #1
 8009bd4:	f101 0814 	add.w	r8, r1, #20
 8009bd8:	00a3      	lsls	r3, r4, #2
 8009bda:	f100 0514 	add.w	r5, r0, #20
 8009bde:	9300      	str	r3, [sp, #0]
 8009be0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009be4:	9301      	str	r3, [sp, #4]
 8009be6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009bea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009bee:	3301      	adds	r3, #1
 8009bf0:	429a      	cmp	r2, r3
 8009bf2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009bf6:	fbb2 f6f3 	udiv	r6, r2, r3
 8009bfa:	d32e      	bcc.n	8009c5a <quorem+0x96>
 8009bfc:	f04f 0a00 	mov.w	sl, #0
 8009c00:	46c4      	mov	ip, r8
 8009c02:	46ae      	mov	lr, r5
 8009c04:	46d3      	mov	fp, sl
 8009c06:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009c0a:	b298      	uxth	r0, r3
 8009c0c:	fb06 a000 	mla	r0, r6, r0, sl
 8009c10:	0c02      	lsrs	r2, r0, #16
 8009c12:	0c1b      	lsrs	r3, r3, #16
 8009c14:	fb06 2303 	mla	r3, r6, r3, r2
 8009c18:	f8de 2000 	ldr.w	r2, [lr]
 8009c1c:	b280      	uxth	r0, r0
 8009c1e:	b292      	uxth	r2, r2
 8009c20:	1a12      	subs	r2, r2, r0
 8009c22:	445a      	add	r2, fp
 8009c24:	f8de 0000 	ldr.w	r0, [lr]
 8009c28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c2c:	b29b      	uxth	r3, r3
 8009c2e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009c32:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009c36:	b292      	uxth	r2, r2
 8009c38:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009c3c:	45e1      	cmp	r9, ip
 8009c3e:	f84e 2b04 	str.w	r2, [lr], #4
 8009c42:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009c46:	d2de      	bcs.n	8009c06 <quorem+0x42>
 8009c48:	9b00      	ldr	r3, [sp, #0]
 8009c4a:	58eb      	ldr	r3, [r5, r3]
 8009c4c:	b92b      	cbnz	r3, 8009c5a <quorem+0x96>
 8009c4e:	9b01      	ldr	r3, [sp, #4]
 8009c50:	3b04      	subs	r3, #4
 8009c52:	429d      	cmp	r5, r3
 8009c54:	461a      	mov	r2, r3
 8009c56:	d32f      	bcc.n	8009cb8 <quorem+0xf4>
 8009c58:	613c      	str	r4, [r7, #16]
 8009c5a:	4638      	mov	r0, r7
 8009c5c:	f001 f9c4 	bl	800afe8 <__mcmp>
 8009c60:	2800      	cmp	r0, #0
 8009c62:	db25      	blt.n	8009cb0 <quorem+0xec>
 8009c64:	4629      	mov	r1, r5
 8009c66:	2000      	movs	r0, #0
 8009c68:	f858 2b04 	ldr.w	r2, [r8], #4
 8009c6c:	f8d1 c000 	ldr.w	ip, [r1]
 8009c70:	fa1f fe82 	uxth.w	lr, r2
 8009c74:	fa1f f38c 	uxth.w	r3, ip
 8009c78:	eba3 030e 	sub.w	r3, r3, lr
 8009c7c:	4403      	add	r3, r0
 8009c7e:	0c12      	lsrs	r2, r2, #16
 8009c80:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009c84:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009c88:	b29b      	uxth	r3, r3
 8009c8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c8e:	45c1      	cmp	r9, r8
 8009c90:	f841 3b04 	str.w	r3, [r1], #4
 8009c94:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009c98:	d2e6      	bcs.n	8009c68 <quorem+0xa4>
 8009c9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009c9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ca2:	b922      	cbnz	r2, 8009cae <quorem+0xea>
 8009ca4:	3b04      	subs	r3, #4
 8009ca6:	429d      	cmp	r5, r3
 8009ca8:	461a      	mov	r2, r3
 8009caa:	d30b      	bcc.n	8009cc4 <quorem+0x100>
 8009cac:	613c      	str	r4, [r7, #16]
 8009cae:	3601      	adds	r6, #1
 8009cb0:	4630      	mov	r0, r6
 8009cb2:	b003      	add	sp, #12
 8009cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cb8:	6812      	ldr	r2, [r2, #0]
 8009cba:	3b04      	subs	r3, #4
 8009cbc:	2a00      	cmp	r2, #0
 8009cbe:	d1cb      	bne.n	8009c58 <quorem+0x94>
 8009cc0:	3c01      	subs	r4, #1
 8009cc2:	e7c6      	b.n	8009c52 <quorem+0x8e>
 8009cc4:	6812      	ldr	r2, [r2, #0]
 8009cc6:	3b04      	subs	r3, #4
 8009cc8:	2a00      	cmp	r2, #0
 8009cca:	d1ef      	bne.n	8009cac <quorem+0xe8>
 8009ccc:	3c01      	subs	r4, #1
 8009cce:	e7ea      	b.n	8009ca6 <quorem+0xe2>
 8009cd0:	2000      	movs	r0, #0
 8009cd2:	e7ee      	b.n	8009cb2 <quorem+0xee>
 8009cd4:	0000      	movs	r0, r0
	...

08009cd8 <_dtoa_r>:
 8009cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cdc:	69c7      	ldr	r7, [r0, #28]
 8009cde:	b099      	sub	sp, #100	@ 0x64
 8009ce0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009ce4:	ec55 4b10 	vmov	r4, r5, d0
 8009ce8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009cea:	9109      	str	r1, [sp, #36]	@ 0x24
 8009cec:	4683      	mov	fp, r0
 8009cee:	920e      	str	r2, [sp, #56]	@ 0x38
 8009cf0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009cf2:	b97f      	cbnz	r7, 8009d14 <_dtoa_r+0x3c>
 8009cf4:	2010      	movs	r0, #16
 8009cf6:	f000 fdfd 	bl	800a8f4 <malloc>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	f8cb 001c 	str.w	r0, [fp, #28]
 8009d00:	b920      	cbnz	r0, 8009d0c <_dtoa_r+0x34>
 8009d02:	4ba7      	ldr	r3, [pc, #668]	@ (8009fa0 <_dtoa_r+0x2c8>)
 8009d04:	21ef      	movs	r1, #239	@ 0xef
 8009d06:	48a7      	ldr	r0, [pc, #668]	@ (8009fa4 <_dtoa_r+0x2cc>)
 8009d08:	f002 fc36 	bl	800c578 <__assert_func>
 8009d0c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009d10:	6007      	str	r7, [r0, #0]
 8009d12:	60c7      	str	r7, [r0, #12]
 8009d14:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009d18:	6819      	ldr	r1, [r3, #0]
 8009d1a:	b159      	cbz	r1, 8009d34 <_dtoa_r+0x5c>
 8009d1c:	685a      	ldr	r2, [r3, #4]
 8009d1e:	604a      	str	r2, [r1, #4]
 8009d20:	2301      	movs	r3, #1
 8009d22:	4093      	lsls	r3, r2
 8009d24:	608b      	str	r3, [r1, #8]
 8009d26:	4658      	mov	r0, fp
 8009d28:	f000 feda 	bl	800aae0 <_Bfree>
 8009d2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009d30:	2200      	movs	r2, #0
 8009d32:	601a      	str	r2, [r3, #0]
 8009d34:	1e2b      	subs	r3, r5, #0
 8009d36:	bfb9      	ittee	lt
 8009d38:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009d3c:	9303      	strlt	r3, [sp, #12]
 8009d3e:	2300      	movge	r3, #0
 8009d40:	6033      	strge	r3, [r6, #0]
 8009d42:	9f03      	ldr	r7, [sp, #12]
 8009d44:	4b98      	ldr	r3, [pc, #608]	@ (8009fa8 <_dtoa_r+0x2d0>)
 8009d46:	bfbc      	itt	lt
 8009d48:	2201      	movlt	r2, #1
 8009d4a:	6032      	strlt	r2, [r6, #0]
 8009d4c:	43bb      	bics	r3, r7
 8009d4e:	d112      	bne.n	8009d76 <_dtoa_r+0x9e>
 8009d50:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009d52:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009d56:	6013      	str	r3, [r2, #0]
 8009d58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009d5c:	4323      	orrs	r3, r4
 8009d5e:	f000 854d 	beq.w	800a7fc <_dtoa_r+0xb24>
 8009d62:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009d64:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009fbc <_dtoa_r+0x2e4>
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	f000 854f 	beq.w	800a80c <_dtoa_r+0xb34>
 8009d6e:	f10a 0303 	add.w	r3, sl, #3
 8009d72:	f000 bd49 	b.w	800a808 <_dtoa_r+0xb30>
 8009d76:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	ec51 0b17 	vmov	r0, r1, d7
 8009d80:	2300      	movs	r3, #0
 8009d82:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009d86:	f7f6 fe9f 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d8a:	4680      	mov	r8, r0
 8009d8c:	b158      	cbz	r0, 8009da6 <_dtoa_r+0xce>
 8009d8e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009d90:	2301      	movs	r3, #1
 8009d92:	6013      	str	r3, [r2, #0]
 8009d94:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009d96:	b113      	cbz	r3, 8009d9e <_dtoa_r+0xc6>
 8009d98:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009d9a:	4b84      	ldr	r3, [pc, #528]	@ (8009fac <_dtoa_r+0x2d4>)
 8009d9c:	6013      	str	r3, [r2, #0]
 8009d9e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009fc0 <_dtoa_r+0x2e8>
 8009da2:	f000 bd33 	b.w	800a80c <_dtoa_r+0xb34>
 8009da6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009daa:	aa16      	add	r2, sp, #88	@ 0x58
 8009dac:	a917      	add	r1, sp, #92	@ 0x5c
 8009dae:	4658      	mov	r0, fp
 8009db0:	f001 fa3a 	bl	800b228 <__d2b>
 8009db4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009db8:	4681      	mov	r9, r0
 8009dba:	2e00      	cmp	r6, #0
 8009dbc:	d077      	beq.n	8009eae <_dtoa_r+0x1d6>
 8009dbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009dc0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8009dc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009dc8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009dcc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009dd0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009dd4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009dd8:	4619      	mov	r1, r3
 8009dda:	2200      	movs	r2, #0
 8009ddc:	4b74      	ldr	r3, [pc, #464]	@ (8009fb0 <_dtoa_r+0x2d8>)
 8009dde:	f7f6 fa53 	bl	8000288 <__aeabi_dsub>
 8009de2:	a369      	add	r3, pc, #420	@ (adr r3, 8009f88 <_dtoa_r+0x2b0>)
 8009de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de8:	f7f6 fc06 	bl	80005f8 <__aeabi_dmul>
 8009dec:	a368      	add	r3, pc, #416	@ (adr r3, 8009f90 <_dtoa_r+0x2b8>)
 8009dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df2:	f7f6 fa4b 	bl	800028c <__adddf3>
 8009df6:	4604      	mov	r4, r0
 8009df8:	4630      	mov	r0, r6
 8009dfa:	460d      	mov	r5, r1
 8009dfc:	f7f6 fb92 	bl	8000524 <__aeabi_i2d>
 8009e00:	a365      	add	r3, pc, #404	@ (adr r3, 8009f98 <_dtoa_r+0x2c0>)
 8009e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e06:	f7f6 fbf7 	bl	80005f8 <__aeabi_dmul>
 8009e0a:	4602      	mov	r2, r0
 8009e0c:	460b      	mov	r3, r1
 8009e0e:	4620      	mov	r0, r4
 8009e10:	4629      	mov	r1, r5
 8009e12:	f7f6 fa3b 	bl	800028c <__adddf3>
 8009e16:	4604      	mov	r4, r0
 8009e18:	460d      	mov	r5, r1
 8009e1a:	f7f6 fe9d 	bl	8000b58 <__aeabi_d2iz>
 8009e1e:	2200      	movs	r2, #0
 8009e20:	4607      	mov	r7, r0
 8009e22:	2300      	movs	r3, #0
 8009e24:	4620      	mov	r0, r4
 8009e26:	4629      	mov	r1, r5
 8009e28:	f7f6 fe58 	bl	8000adc <__aeabi_dcmplt>
 8009e2c:	b140      	cbz	r0, 8009e40 <_dtoa_r+0x168>
 8009e2e:	4638      	mov	r0, r7
 8009e30:	f7f6 fb78 	bl	8000524 <__aeabi_i2d>
 8009e34:	4622      	mov	r2, r4
 8009e36:	462b      	mov	r3, r5
 8009e38:	f7f6 fe46 	bl	8000ac8 <__aeabi_dcmpeq>
 8009e3c:	b900      	cbnz	r0, 8009e40 <_dtoa_r+0x168>
 8009e3e:	3f01      	subs	r7, #1
 8009e40:	2f16      	cmp	r7, #22
 8009e42:	d851      	bhi.n	8009ee8 <_dtoa_r+0x210>
 8009e44:	4b5b      	ldr	r3, [pc, #364]	@ (8009fb4 <_dtoa_r+0x2dc>)
 8009e46:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e52:	f7f6 fe43 	bl	8000adc <__aeabi_dcmplt>
 8009e56:	2800      	cmp	r0, #0
 8009e58:	d048      	beq.n	8009eec <_dtoa_r+0x214>
 8009e5a:	3f01      	subs	r7, #1
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	9312      	str	r3, [sp, #72]	@ 0x48
 8009e60:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009e62:	1b9b      	subs	r3, r3, r6
 8009e64:	1e5a      	subs	r2, r3, #1
 8009e66:	bf44      	itt	mi
 8009e68:	f1c3 0801 	rsbmi	r8, r3, #1
 8009e6c:	2300      	movmi	r3, #0
 8009e6e:	9208      	str	r2, [sp, #32]
 8009e70:	bf54      	ite	pl
 8009e72:	f04f 0800 	movpl.w	r8, #0
 8009e76:	9308      	strmi	r3, [sp, #32]
 8009e78:	2f00      	cmp	r7, #0
 8009e7a:	db39      	blt.n	8009ef0 <_dtoa_r+0x218>
 8009e7c:	9b08      	ldr	r3, [sp, #32]
 8009e7e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009e80:	443b      	add	r3, r7
 8009e82:	9308      	str	r3, [sp, #32]
 8009e84:	2300      	movs	r3, #0
 8009e86:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e8a:	2b09      	cmp	r3, #9
 8009e8c:	d864      	bhi.n	8009f58 <_dtoa_r+0x280>
 8009e8e:	2b05      	cmp	r3, #5
 8009e90:	bfc4      	itt	gt
 8009e92:	3b04      	subgt	r3, #4
 8009e94:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8009e96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e98:	f1a3 0302 	sub.w	r3, r3, #2
 8009e9c:	bfcc      	ite	gt
 8009e9e:	2400      	movgt	r4, #0
 8009ea0:	2401      	movle	r4, #1
 8009ea2:	2b03      	cmp	r3, #3
 8009ea4:	d863      	bhi.n	8009f6e <_dtoa_r+0x296>
 8009ea6:	e8df f003 	tbb	[pc, r3]
 8009eaa:	372a      	.short	0x372a
 8009eac:	5535      	.short	0x5535
 8009eae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009eb2:	441e      	add	r6, r3
 8009eb4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009eb8:	2b20      	cmp	r3, #32
 8009eba:	bfc1      	itttt	gt
 8009ebc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009ec0:	409f      	lslgt	r7, r3
 8009ec2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009ec6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009eca:	bfd6      	itet	le
 8009ecc:	f1c3 0320 	rsble	r3, r3, #32
 8009ed0:	ea47 0003 	orrgt.w	r0, r7, r3
 8009ed4:	fa04 f003 	lslle.w	r0, r4, r3
 8009ed8:	f7f6 fb14 	bl	8000504 <__aeabi_ui2d>
 8009edc:	2201      	movs	r2, #1
 8009ede:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009ee2:	3e01      	subs	r6, #1
 8009ee4:	9214      	str	r2, [sp, #80]	@ 0x50
 8009ee6:	e777      	b.n	8009dd8 <_dtoa_r+0x100>
 8009ee8:	2301      	movs	r3, #1
 8009eea:	e7b8      	b.n	8009e5e <_dtoa_r+0x186>
 8009eec:	9012      	str	r0, [sp, #72]	@ 0x48
 8009eee:	e7b7      	b.n	8009e60 <_dtoa_r+0x188>
 8009ef0:	427b      	negs	r3, r7
 8009ef2:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	eba8 0807 	sub.w	r8, r8, r7
 8009efa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009efc:	e7c4      	b.n	8009e88 <_dtoa_r+0x1b0>
 8009efe:	2300      	movs	r3, #0
 8009f00:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009f02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	dc35      	bgt.n	8009f74 <_dtoa_r+0x29c>
 8009f08:	2301      	movs	r3, #1
 8009f0a:	9300      	str	r3, [sp, #0]
 8009f0c:	9307      	str	r3, [sp, #28]
 8009f0e:	461a      	mov	r2, r3
 8009f10:	920e      	str	r2, [sp, #56]	@ 0x38
 8009f12:	e00b      	b.n	8009f2c <_dtoa_r+0x254>
 8009f14:	2301      	movs	r3, #1
 8009f16:	e7f3      	b.n	8009f00 <_dtoa_r+0x228>
 8009f18:	2300      	movs	r3, #0
 8009f1a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009f1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f1e:	18fb      	adds	r3, r7, r3
 8009f20:	9300      	str	r3, [sp, #0]
 8009f22:	3301      	adds	r3, #1
 8009f24:	2b01      	cmp	r3, #1
 8009f26:	9307      	str	r3, [sp, #28]
 8009f28:	bfb8      	it	lt
 8009f2a:	2301      	movlt	r3, #1
 8009f2c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009f30:	2100      	movs	r1, #0
 8009f32:	2204      	movs	r2, #4
 8009f34:	f102 0514 	add.w	r5, r2, #20
 8009f38:	429d      	cmp	r5, r3
 8009f3a:	d91f      	bls.n	8009f7c <_dtoa_r+0x2a4>
 8009f3c:	6041      	str	r1, [r0, #4]
 8009f3e:	4658      	mov	r0, fp
 8009f40:	f000 fd8e 	bl	800aa60 <_Balloc>
 8009f44:	4682      	mov	sl, r0
 8009f46:	2800      	cmp	r0, #0
 8009f48:	d13c      	bne.n	8009fc4 <_dtoa_r+0x2ec>
 8009f4a:	4b1b      	ldr	r3, [pc, #108]	@ (8009fb8 <_dtoa_r+0x2e0>)
 8009f4c:	4602      	mov	r2, r0
 8009f4e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009f52:	e6d8      	b.n	8009d06 <_dtoa_r+0x2e>
 8009f54:	2301      	movs	r3, #1
 8009f56:	e7e0      	b.n	8009f1a <_dtoa_r+0x242>
 8009f58:	2401      	movs	r4, #1
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f5e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009f60:	f04f 33ff 	mov.w	r3, #4294967295
 8009f64:	9300      	str	r3, [sp, #0]
 8009f66:	9307      	str	r3, [sp, #28]
 8009f68:	2200      	movs	r2, #0
 8009f6a:	2312      	movs	r3, #18
 8009f6c:	e7d0      	b.n	8009f10 <_dtoa_r+0x238>
 8009f6e:	2301      	movs	r3, #1
 8009f70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009f72:	e7f5      	b.n	8009f60 <_dtoa_r+0x288>
 8009f74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f76:	9300      	str	r3, [sp, #0]
 8009f78:	9307      	str	r3, [sp, #28]
 8009f7a:	e7d7      	b.n	8009f2c <_dtoa_r+0x254>
 8009f7c:	3101      	adds	r1, #1
 8009f7e:	0052      	lsls	r2, r2, #1
 8009f80:	e7d8      	b.n	8009f34 <_dtoa_r+0x25c>
 8009f82:	bf00      	nop
 8009f84:	f3af 8000 	nop.w
 8009f88:	636f4361 	.word	0x636f4361
 8009f8c:	3fd287a7 	.word	0x3fd287a7
 8009f90:	8b60c8b3 	.word	0x8b60c8b3
 8009f94:	3fc68a28 	.word	0x3fc68a28
 8009f98:	509f79fb 	.word	0x509f79fb
 8009f9c:	3fd34413 	.word	0x3fd34413
 8009fa0:	0800d30e 	.word	0x0800d30e
 8009fa4:	0800d325 	.word	0x0800d325
 8009fa8:	7ff00000 	.word	0x7ff00000
 8009fac:	0800d2d9 	.word	0x0800d2d9
 8009fb0:	3ff80000 	.word	0x3ff80000
 8009fb4:	0800d420 	.word	0x0800d420
 8009fb8:	0800d37d 	.word	0x0800d37d
 8009fbc:	0800d30a 	.word	0x0800d30a
 8009fc0:	0800d2d8 	.word	0x0800d2d8
 8009fc4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009fc8:	6018      	str	r0, [r3, #0]
 8009fca:	9b07      	ldr	r3, [sp, #28]
 8009fcc:	2b0e      	cmp	r3, #14
 8009fce:	f200 80a4 	bhi.w	800a11a <_dtoa_r+0x442>
 8009fd2:	2c00      	cmp	r4, #0
 8009fd4:	f000 80a1 	beq.w	800a11a <_dtoa_r+0x442>
 8009fd8:	2f00      	cmp	r7, #0
 8009fda:	dd33      	ble.n	800a044 <_dtoa_r+0x36c>
 8009fdc:	4bad      	ldr	r3, [pc, #692]	@ (800a294 <_dtoa_r+0x5bc>)
 8009fde:	f007 020f 	and.w	r2, r7, #15
 8009fe2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009fe6:	ed93 7b00 	vldr	d7, [r3]
 8009fea:	05f8      	lsls	r0, r7, #23
 8009fec:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009ff0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009ff4:	d516      	bpl.n	800a024 <_dtoa_r+0x34c>
 8009ff6:	4ba8      	ldr	r3, [pc, #672]	@ (800a298 <_dtoa_r+0x5c0>)
 8009ff8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009ffc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a000:	f7f6 fc24 	bl	800084c <__aeabi_ddiv>
 800a004:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a008:	f004 040f 	and.w	r4, r4, #15
 800a00c:	2603      	movs	r6, #3
 800a00e:	4da2      	ldr	r5, [pc, #648]	@ (800a298 <_dtoa_r+0x5c0>)
 800a010:	b954      	cbnz	r4, 800a028 <_dtoa_r+0x350>
 800a012:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a016:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a01a:	f7f6 fc17 	bl	800084c <__aeabi_ddiv>
 800a01e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a022:	e028      	b.n	800a076 <_dtoa_r+0x39e>
 800a024:	2602      	movs	r6, #2
 800a026:	e7f2      	b.n	800a00e <_dtoa_r+0x336>
 800a028:	07e1      	lsls	r1, r4, #31
 800a02a:	d508      	bpl.n	800a03e <_dtoa_r+0x366>
 800a02c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a030:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a034:	f7f6 fae0 	bl	80005f8 <__aeabi_dmul>
 800a038:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a03c:	3601      	adds	r6, #1
 800a03e:	1064      	asrs	r4, r4, #1
 800a040:	3508      	adds	r5, #8
 800a042:	e7e5      	b.n	800a010 <_dtoa_r+0x338>
 800a044:	f000 80d2 	beq.w	800a1ec <_dtoa_r+0x514>
 800a048:	427c      	negs	r4, r7
 800a04a:	4b92      	ldr	r3, [pc, #584]	@ (800a294 <_dtoa_r+0x5bc>)
 800a04c:	4d92      	ldr	r5, [pc, #584]	@ (800a298 <_dtoa_r+0x5c0>)
 800a04e:	f004 020f 	and.w	r2, r4, #15
 800a052:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a05a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a05e:	f7f6 facb 	bl	80005f8 <__aeabi_dmul>
 800a062:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a066:	1124      	asrs	r4, r4, #4
 800a068:	2300      	movs	r3, #0
 800a06a:	2602      	movs	r6, #2
 800a06c:	2c00      	cmp	r4, #0
 800a06e:	f040 80b2 	bne.w	800a1d6 <_dtoa_r+0x4fe>
 800a072:	2b00      	cmp	r3, #0
 800a074:	d1d3      	bne.n	800a01e <_dtoa_r+0x346>
 800a076:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a078:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	f000 80b7 	beq.w	800a1f0 <_dtoa_r+0x518>
 800a082:	4b86      	ldr	r3, [pc, #536]	@ (800a29c <_dtoa_r+0x5c4>)
 800a084:	2200      	movs	r2, #0
 800a086:	4620      	mov	r0, r4
 800a088:	4629      	mov	r1, r5
 800a08a:	f7f6 fd27 	bl	8000adc <__aeabi_dcmplt>
 800a08e:	2800      	cmp	r0, #0
 800a090:	f000 80ae 	beq.w	800a1f0 <_dtoa_r+0x518>
 800a094:	9b07      	ldr	r3, [sp, #28]
 800a096:	2b00      	cmp	r3, #0
 800a098:	f000 80aa 	beq.w	800a1f0 <_dtoa_r+0x518>
 800a09c:	9b00      	ldr	r3, [sp, #0]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	dd37      	ble.n	800a112 <_dtoa_r+0x43a>
 800a0a2:	1e7b      	subs	r3, r7, #1
 800a0a4:	9304      	str	r3, [sp, #16]
 800a0a6:	4620      	mov	r0, r4
 800a0a8:	4b7d      	ldr	r3, [pc, #500]	@ (800a2a0 <_dtoa_r+0x5c8>)
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	4629      	mov	r1, r5
 800a0ae:	f7f6 faa3 	bl	80005f8 <__aeabi_dmul>
 800a0b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0b6:	9c00      	ldr	r4, [sp, #0]
 800a0b8:	3601      	adds	r6, #1
 800a0ba:	4630      	mov	r0, r6
 800a0bc:	f7f6 fa32 	bl	8000524 <__aeabi_i2d>
 800a0c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a0c4:	f7f6 fa98 	bl	80005f8 <__aeabi_dmul>
 800a0c8:	4b76      	ldr	r3, [pc, #472]	@ (800a2a4 <_dtoa_r+0x5cc>)
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	f7f6 f8de 	bl	800028c <__adddf3>
 800a0d0:	4605      	mov	r5, r0
 800a0d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a0d6:	2c00      	cmp	r4, #0
 800a0d8:	f040 808d 	bne.w	800a1f6 <_dtoa_r+0x51e>
 800a0dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a0e0:	4b71      	ldr	r3, [pc, #452]	@ (800a2a8 <_dtoa_r+0x5d0>)
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	f7f6 f8d0 	bl	8000288 <__aeabi_dsub>
 800a0e8:	4602      	mov	r2, r0
 800a0ea:	460b      	mov	r3, r1
 800a0ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a0f0:	462a      	mov	r2, r5
 800a0f2:	4633      	mov	r3, r6
 800a0f4:	f7f6 fd10 	bl	8000b18 <__aeabi_dcmpgt>
 800a0f8:	2800      	cmp	r0, #0
 800a0fa:	f040 828b 	bne.w	800a614 <_dtoa_r+0x93c>
 800a0fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a102:	462a      	mov	r2, r5
 800a104:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a108:	f7f6 fce8 	bl	8000adc <__aeabi_dcmplt>
 800a10c:	2800      	cmp	r0, #0
 800a10e:	f040 8128 	bne.w	800a362 <_dtoa_r+0x68a>
 800a112:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a116:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a11a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	f2c0 815a 	blt.w	800a3d6 <_dtoa_r+0x6fe>
 800a122:	2f0e      	cmp	r7, #14
 800a124:	f300 8157 	bgt.w	800a3d6 <_dtoa_r+0x6fe>
 800a128:	4b5a      	ldr	r3, [pc, #360]	@ (800a294 <_dtoa_r+0x5bc>)
 800a12a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a12e:	ed93 7b00 	vldr	d7, [r3]
 800a132:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a134:	2b00      	cmp	r3, #0
 800a136:	ed8d 7b00 	vstr	d7, [sp]
 800a13a:	da03      	bge.n	800a144 <_dtoa_r+0x46c>
 800a13c:	9b07      	ldr	r3, [sp, #28]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	f340 8101 	ble.w	800a346 <_dtoa_r+0x66e>
 800a144:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a148:	4656      	mov	r6, sl
 800a14a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a14e:	4620      	mov	r0, r4
 800a150:	4629      	mov	r1, r5
 800a152:	f7f6 fb7b 	bl	800084c <__aeabi_ddiv>
 800a156:	f7f6 fcff 	bl	8000b58 <__aeabi_d2iz>
 800a15a:	4680      	mov	r8, r0
 800a15c:	f7f6 f9e2 	bl	8000524 <__aeabi_i2d>
 800a160:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a164:	f7f6 fa48 	bl	80005f8 <__aeabi_dmul>
 800a168:	4602      	mov	r2, r0
 800a16a:	460b      	mov	r3, r1
 800a16c:	4620      	mov	r0, r4
 800a16e:	4629      	mov	r1, r5
 800a170:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a174:	f7f6 f888 	bl	8000288 <__aeabi_dsub>
 800a178:	f806 4b01 	strb.w	r4, [r6], #1
 800a17c:	9d07      	ldr	r5, [sp, #28]
 800a17e:	eba6 040a 	sub.w	r4, r6, sl
 800a182:	42a5      	cmp	r5, r4
 800a184:	4602      	mov	r2, r0
 800a186:	460b      	mov	r3, r1
 800a188:	f040 8117 	bne.w	800a3ba <_dtoa_r+0x6e2>
 800a18c:	f7f6 f87e 	bl	800028c <__adddf3>
 800a190:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a194:	4604      	mov	r4, r0
 800a196:	460d      	mov	r5, r1
 800a198:	f7f6 fcbe 	bl	8000b18 <__aeabi_dcmpgt>
 800a19c:	2800      	cmp	r0, #0
 800a19e:	f040 80f9 	bne.w	800a394 <_dtoa_r+0x6bc>
 800a1a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1a6:	4620      	mov	r0, r4
 800a1a8:	4629      	mov	r1, r5
 800a1aa:	f7f6 fc8d 	bl	8000ac8 <__aeabi_dcmpeq>
 800a1ae:	b118      	cbz	r0, 800a1b8 <_dtoa_r+0x4e0>
 800a1b0:	f018 0f01 	tst.w	r8, #1
 800a1b4:	f040 80ee 	bne.w	800a394 <_dtoa_r+0x6bc>
 800a1b8:	4649      	mov	r1, r9
 800a1ba:	4658      	mov	r0, fp
 800a1bc:	f000 fc90 	bl	800aae0 <_Bfree>
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	7033      	strb	r3, [r6, #0]
 800a1c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a1c6:	3701      	adds	r7, #1
 800a1c8:	601f      	str	r7, [r3, #0]
 800a1ca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	f000 831d 	beq.w	800a80c <_dtoa_r+0xb34>
 800a1d2:	601e      	str	r6, [r3, #0]
 800a1d4:	e31a      	b.n	800a80c <_dtoa_r+0xb34>
 800a1d6:	07e2      	lsls	r2, r4, #31
 800a1d8:	d505      	bpl.n	800a1e6 <_dtoa_r+0x50e>
 800a1da:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a1de:	f7f6 fa0b 	bl	80005f8 <__aeabi_dmul>
 800a1e2:	3601      	adds	r6, #1
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	1064      	asrs	r4, r4, #1
 800a1e8:	3508      	adds	r5, #8
 800a1ea:	e73f      	b.n	800a06c <_dtoa_r+0x394>
 800a1ec:	2602      	movs	r6, #2
 800a1ee:	e742      	b.n	800a076 <_dtoa_r+0x39e>
 800a1f0:	9c07      	ldr	r4, [sp, #28]
 800a1f2:	9704      	str	r7, [sp, #16]
 800a1f4:	e761      	b.n	800a0ba <_dtoa_r+0x3e2>
 800a1f6:	4b27      	ldr	r3, [pc, #156]	@ (800a294 <_dtoa_r+0x5bc>)
 800a1f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a1fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a1fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a202:	4454      	add	r4, sl
 800a204:	2900      	cmp	r1, #0
 800a206:	d053      	beq.n	800a2b0 <_dtoa_r+0x5d8>
 800a208:	4928      	ldr	r1, [pc, #160]	@ (800a2ac <_dtoa_r+0x5d4>)
 800a20a:	2000      	movs	r0, #0
 800a20c:	f7f6 fb1e 	bl	800084c <__aeabi_ddiv>
 800a210:	4633      	mov	r3, r6
 800a212:	462a      	mov	r2, r5
 800a214:	f7f6 f838 	bl	8000288 <__aeabi_dsub>
 800a218:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a21c:	4656      	mov	r6, sl
 800a21e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a222:	f7f6 fc99 	bl	8000b58 <__aeabi_d2iz>
 800a226:	4605      	mov	r5, r0
 800a228:	f7f6 f97c 	bl	8000524 <__aeabi_i2d>
 800a22c:	4602      	mov	r2, r0
 800a22e:	460b      	mov	r3, r1
 800a230:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a234:	f7f6 f828 	bl	8000288 <__aeabi_dsub>
 800a238:	3530      	adds	r5, #48	@ 0x30
 800a23a:	4602      	mov	r2, r0
 800a23c:	460b      	mov	r3, r1
 800a23e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a242:	f806 5b01 	strb.w	r5, [r6], #1
 800a246:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a24a:	f7f6 fc47 	bl	8000adc <__aeabi_dcmplt>
 800a24e:	2800      	cmp	r0, #0
 800a250:	d171      	bne.n	800a336 <_dtoa_r+0x65e>
 800a252:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a256:	4911      	ldr	r1, [pc, #68]	@ (800a29c <_dtoa_r+0x5c4>)
 800a258:	2000      	movs	r0, #0
 800a25a:	f7f6 f815 	bl	8000288 <__aeabi_dsub>
 800a25e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a262:	f7f6 fc3b 	bl	8000adc <__aeabi_dcmplt>
 800a266:	2800      	cmp	r0, #0
 800a268:	f040 8095 	bne.w	800a396 <_dtoa_r+0x6be>
 800a26c:	42a6      	cmp	r6, r4
 800a26e:	f43f af50 	beq.w	800a112 <_dtoa_r+0x43a>
 800a272:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a276:	4b0a      	ldr	r3, [pc, #40]	@ (800a2a0 <_dtoa_r+0x5c8>)
 800a278:	2200      	movs	r2, #0
 800a27a:	f7f6 f9bd 	bl	80005f8 <__aeabi_dmul>
 800a27e:	4b08      	ldr	r3, [pc, #32]	@ (800a2a0 <_dtoa_r+0x5c8>)
 800a280:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a284:	2200      	movs	r2, #0
 800a286:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a28a:	f7f6 f9b5 	bl	80005f8 <__aeabi_dmul>
 800a28e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a292:	e7c4      	b.n	800a21e <_dtoa_r+0x546>
 800a294:	0800d420 	.word	0x0800d420
 800a298:	0800d3f8 	.word	0x0800d3f8
 800a29c:	3ff00000 	.word	0x3ff00000
 800a2a0:	40240000 	.word	0x40240000
 800a2a4:	401c0000 	.word	0x401c0000
 800a2a8:	40140000 	.word	0x40140000
 800a2ac:	3fe00000 	.word	0x3fe00000
 800a2b0:	4631      	mov	r1, r6
 800a2b2:	4628      	mov	r0, r5
 800a2b4:	f7f6 f9a0 	bl	80005f8 <__aeabi_dmul>
 800a2b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a2bc:	9415      	str	r4, [sp, #84]	@ 0x54
 800a2be:	4656      	mov	r6, sl
 800a2c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2c4:	f7f6 fc48 	bl	8000b58 <__aeabi_d2iz>
 800a2c8:	4605      	mov	r5, r0
 800a2ca:	f7f6 f92b 	bl	8000524 <__aeabi_i2d>
 800a2ce:	4602      	mov	r2, r0
 800a2d0:	460b      	mov	r3, r1
 800a2d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2d6:	f7f5 ffd7 	bl	8000288 <__aeabi_dsub>
 800a2da:	3530      	adds	r5, #48	@ 0x30
 800a2dc:	f806 5b01 	strb.w	r5, [r6], #1
 800a2e0:	4602      	mov	r2, r0
 800a2e2:	460b      	mov	r3, r1
 800a2e4:	42a6      	cmp	r6, r4
 800a2e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a2ea:	f04f 0200 	mov.w	r2, #0
 800a2ee:	d124      	bne.n	800a33a <_dtoa_r+0x662>
 800a2f0:	4bac      	ldr	r3, [pc, #688]	@ (800a5a4 <_dtoa_r+0x8cc>)
 800a2f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a2f6:	f7f5 ffc9 	bl	800028c <__adddf3>
 800a2fa:	4602      	mov	r2, r0
 800a2fc:	460b      	mov	r3, r1
 800a2fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a302:	f7f6 fc09 	bl	8000b18 <__aeabi_dcmpgt>
 800a306:	2800      	cmp	r0, #0
 800a308:	d145      	bne.n	800a396 <_dtoa_r+0x6be>
 800a30a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a30e:	49a5      	ldr	r1, [pc, #660]	@ (800a5a4 <_dtoa_r+0x8cc>)
 800a310:	2000      	movs	r0, #0
 800a312:	f7f5 ffb9 	bl	8000288 <__aeabi_dsub>
 800a316:	4602      	mov	r2, r0
 800a318:	460b      	mov	r3, r1
 800a31a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a31e:	f7f6 fbdd 	bl	8000adc <__aeabi_dcmplt>
 800a322:	2800      	cmp	r0, #0
 800a324:	f43f aef5 	beq.w	800a112 <_dtoa_r+0x43a>
 800a328:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a32a:	1e73      	subs	r3, r6, #1
 800a32c:	9315      	str	r3, [sp, #84]	@ 0x54
 800a32e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a332:	2b30      	cmp	r3, #48	@ 0x30
 800a334:	d0f8      	beq.n	800a328 <_dtoa_r+0x650>
 800a336:	9f04      	ldr	r7, [sp, #16]
 800a338:	e73e      	b.n	800a1b8 <_dtoa_r+0x4e0>
 800a33a:	4b9b      	ldr	r3, [pc, #620]	@ (800a5a8 <_dtoa_r+0x8d0>)
 800a33c:	f7f6 f95c 	bl	80005f8 <__aeabi_dmul>
 800a340:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a344:	e7bc      	b.n	800a2c0 <_dtoa_r+0x5e8>
 800a346:	d10c      	bne.n	800a362 <_dtoa_r+0x68a>
 800a348:	4b98      	ldr	r3, [pc, #608]	@ (800a5ac <_dtoa_r+0x8d4>)
 800a34a:	2200      	movs	r2, #0
 800a34c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a350:	f7f6 f952 	bl	80005f8 <__aeabi_dmul>
 800a354:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a358:	f7f6 fbd4 	bl	8000b04 <__aeabi_dcmpge>
 800a35c:	2800      	cmp	r0, #0
 800a35e:	f000 8157 	beq.w	800a610 <_dtoa_r+0x938>
 800a362:	2400      	movs	r4, #0
 800a364:	4625      	mov	r5, r4
 800a366:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a368:	43db      	mvns	r3, r3
 800a36a:	9304      	str	r3, [sp, #16]
 800a36c:	4656      	mov	r6, sl
 800a36e:	2700      	movs	r7, #0
 800a370:	4621      	mov	r1, r4
 800a372:	4658      	mov	r0, fp
 800a374:	f000 fbb4 	bl	800aae0 <_Bfree>
 800a378:	2d00      	cmp	r5, #0
 800a37a:	d0dc      	beq.n	800a336 <_dtoa_r+0x65e>
 800a37c:	b12f      	cbz	r7, 800a38a <_dtoa_r+0x6b2>
 800a37e:	42af      	cmp	r7, r5
 800a380:	d003      	beq.n	800a38a <_dtoa_r+0x6b2>
 800a382:	4639      	mov	r1, r7
 800a384:	4658      	mov	r0, fp
 800a386:	f000 fbab 	bl	800aae0 <_Bfree>
 800a38a:	4629      	mov	r1, r5
 800a38c:	4658      	mov	r0, fp
 800a38e:	f000 fba7 	bl	800aae0 <_Bfree>
 800a392:	e7d0      	b.n	800a336 <_dtoa_r+0x65e>
 800a394:	9704      	str	r7, [sp, #16]
 800a396:	4633      	mov	r3, r6
 800a398:	461e      	mov	r6, r3
 800a39a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a39e:	2a39      	cmp	r2, #57	@ 0x39
 800a3a0:	d107      	bne.n	800a3b2 <_dtoa_r+0x6da>
 800a3a2:	459a      	cmp	sl, r3
 800a3a4:	d1f8      	bne.n	800a398 <_dtoa_r+0x6c0>
 800a3a6:	9a04      	ldr	r2, [sp, #16]
 800a3a8:	3201      	adds	r2, #1
 800a3aa:	9204      	str	r2, [sp, #16]
 800a3ac:	2230      	movs	r2, #48	@ 0x30
 800a3ae:	f88a 2000 	strb.w	r2, [sl]
 800a3b2:	781a      	ldrb	r2, [r3, #0]
 800a3b4:	3201      	adds	r2, #1
 800a3b6:	701a      	strb	r2, [r3, #0]
 800a3b8:	e7bd      	b.n	800a336 <_dtoa_r+0x65e>
 800a3ba:	4b7b      	ldr	r3, [pc, #492]	@ (800a5a8 <_dtoa_r+0x8d0>)
 800a3bc:	2200      	movs	r2, #0
 800a3be:	f7f6 f91b 	bl	80005f8 <__aeabi_dmul>
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	4604      	mov	r4, r0
 800a3c8:	460d      	mov	r5, r1
 800a3ca:	f7f6 fb7d 	bl	8000ac8 <__aeabi_dcmpeq>
 800a3ce:	2800      	cmp	r0, #0
 800a3d0:	f43f aebb 	beq.w	800a14a <_dtoa_r+0x472>
 800a3d4:	e6f0      	b.n	800a1b8 <_dtoa_r+0x4e0>
 800a3d6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a3d8:	2a00      	cmp	r2, #0
 800a3da:	f000 80db 	beq.w	800a594 <_dtoa_r+0x8bc>
 800a3de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a3e0:	2a01      	cmp	r2, #1
 800a3e2:	f300 80bf 	bgt.w	800a564 <_dtoa_r+0x88c>
 800a3e6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a3e8:	2a00      	cmp	r2, #0
 800a3ea:	f000 80b7 	beq.w	800a55c <_dtoa_r+0x884>
 800a3ee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a3f2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a3f4:	4646      	mov	r6, r8
 800a3f6:	9a08      	ldr	r2, [sp, #32]
 800a3f8:	2101      	movs	r1, #1
 800a3fa:	441a      	add	r2, r3
 800a3fc:	4658      	mov	r0, fp
 800a3fe:	4498      	add	r8, r3
 800a400:	9208      	str	r2, [sp, #32]
 800a402:	f000 fc6b 	bl	800acdc <__i2b>
 800a406:	4605      	mov	r5, r0
 800a408:	b15e      	cbz	r6, 800a422 <_dtoa_r+0x74a>
 800a40a:	9b08      	ldr	r3, [sp, #32]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	dd08      	ble.n	800a422 <_dtoa_r+0x74a>
 800a410:	42b3      	cmp	r3, r6
 800a412:	9a08      	ldr	r2, [sp, #32]
 800a414:	bfa8      	it	ge
 800a416:	4633      	movge	r3, r6
 800a418:	eba8 0803 	sub.w	r8, r8, r3
 800a41c:	1af6      	subs	r6, r6, r3
 800a41e:	1ad3      	subs	r3, r2, r3
 800a420:	9308      	str	r3, [sp, #32]
 800a422:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a424:	b1f3      	cbz	r3, 800a464 <_dtoa_r+0x78c>
 800a426:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a428:	2b00      	cmp	r3, #0
 800a42a:	f000 80b7 	beq.w	800a59c <_dtoa_r+0x8c4>
 800a42e:	b18c      	cbz	r4, 800a454 <_dtoa_r+0x77c>
 800a430:	4629      	mov	r1, r5
 800a432:	4622      	mov	r2, r4
 800a434:	4658      	mov	r0, fp
 800a436:	f000 fd11 	bl	800ae5c <__pow5mult>
 800a43a:	464a      	mov	r2, r9
 800a43c:	4601      	mov	r1, r0
 800a43e:	4605      	mov	r5, r0
 800a440:	4658      	mov	r0, fp
 800a442:	f000 fc61 	bl	800ad08 <__multiply>
 800a446:	4649      	mov	r1, r9
 800a448:	9004      	str	r0, [sp, #16]
 800a44a:	4658      	mov	r0, fp
 800a44c:	f000 fb48 	bl	800aae0 <_Bfree>
 800a450:	9b04      	ldr	r3, [sp, #16]
 800a452:	4699      	mov	r9, r3
 800a454:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a456:	1b1a      	subs	r2, r3, r4
 800a458:	d004      	beq.n	800a464 <_dtoa_r+0x78c>
 800a45a:	4649      	mov	r1, r9
 800a45c:	4658      	mov	r0, fp
 800a45e:	f000 fcfd 	bl	800ae5c <__pow5mult>
 800a462:	4681      	mov	r9, r0
 800a464:	2101      	movs	r1, #1
 800a466:	4658      	mov	r0, fp
 800a468:	f000 fc38 	bl	800acdc <__i2b>
 800a46c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a46e:	4604      	mov	r4, r0
 800a470:	2b00      	cmp	r3, #0
 800a472:	f000 81cf 	beq.w	800a814 <_dtoa_r+0xb3c>
 800a476:	461a      	mov	r2, r3
 800a478:	4601      	mov	r1, r0
 800a47a:	4658      	mov	r0, fp
 800a47c:	f000 fcee 	bl	800ae5c <__pow5mult>
 800a480:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a482:	2b01      	cmp	r3, #1
 800a484:	4604      	mov	r4, r0
 800a486:	f300 8095 	bgt.w	800a5b4 <_dtoa_r+0x8dc>
 800a48a:	9b02      	ldr	r3, [sp, #8]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	f040 8087 	bne.w	800a5a0 <_dtoa_r+0x8c8>
 800a492:	9b03      	ldr	r3, [sp, #12]
 800a494:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a498:	2b00      	cmp	r3, #0
 800a49a:	f040 8089 	bne.w	800a5b0 <_dtoa_r+0x8d8>
 800a49e:	9b03      	ldr	r3, [sp, #12]
 800a4a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a4a4:	0d1b      	lsrs	r3, r3, #20
 800a4a6:	051b      	lsls	r3, r3, #20
 800a4a8:	b12b      	cbz	r3, 800a4b6 <_dtoa_r+0x7de>
 800a4aa:	9b08      	ldr	r3, [sp, #32]
 800a4ac:	3301      	adds	r3, #1
 800a4ae:	9308      	str	r3, [sp, #32]
 800a4b0:	f108 0801 	add.w	r8, r8, #1
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a4b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	f000 81b0 	beq.w	800a820 <_dtoa_r+0xb48>
 800a4c0:	6923      	ldr	r3, [r4, #16]
 800a4c2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a4c6:	6918      	ldr	r0, [r3, #16]
 800a4c8:	f000 fbbc 	bl	800ac44 <__hi0bits>
 800a4cc:	f1c0 0020 	rsb	r0, r0, #32
 800a4d0:	9b08      	ldr	r3, [sp, #32]
 800a4d2:	4418      	add	r0, r3
 800a4d4:	f010 001f 	ands.w	r0, r0, #31
 800a4d8:	d077      	beq.n	800a5ca <_dtoa_r+0x8f2>
 800a4da:	f1c0 0320 	rsb	r3, r0, #32
 800a4de:	2b04      	cmp	r3, #4
 800a4e0:	dd6b      	ble.n	800a5ba <_dtoa_r+0x8e2>
 800a4e2:	9b08      	ldr	r3, [sp, #32]
 800a4e4:	f1c0 001c 	rsb	r0, r0, #28
 800a4e8:	4403      	add	r3, r0
 800a4ea:	4480      	add	r8, r0
 800a4ec:	4406      	add	r6, r0
 800a4ee:	9308      	str	r3, [sp, #32]
 800a4f0:	f1b8 0f00 	cmp.w	r8, #0
 800a4f4:	dd05      	ble.n	800a502 <_dtoa_r+0x82a>
 800a4f6:	4649      	mov	r1, r9
 800a4f8:	4642      	mov	r2, r8
 800a4fa:	4658      	mov	r0, fp
 800a4fc:	f000 fd08 	bl	800af10 <__lshift>
 800a500:	4681      	mov	r9, r0
 800a502:	9b08      	ldr	r3, [sp, #32]
 800a504:	2b00      	cmp	r3, #0
 800a506:	dd05      	ble.n	800a514 <_dtoa_r+0x83c>
 800a508:	4621      	mov	r1, r4
 800a50a:	461a      	mov	r2, r3
 800a50c:	4658      	mov	r0, fp
 800a50e:	f000 fcff 	bl	800af10 <__lshift>
 800a512:	4604      	mov	r4, r0
 800a514:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a516:	2b00      	cmp	r3, #0
 800a518:	d059      	beq.n	800a5ce <_dtoa_r+0x8f6>
 800a51a:	4621      	mov	r1, r4
 800a51c:	4648      	mov	r0, r9
 800a51e:	f000 fd63 	bl	800afe8 <__mcmp>
 800a522:	2800      	cmp	r0, #0
 800a524:	da53      	bge.n	800a5ce <_dtoa_r+0x8f6>
 800a526:	1e7b      	subs	r3, r7, #1
 800a528:	9304      	str	r3, [sp, #16]
 800a52a:	4649      	mov	r1, r9
 800a52c:	2300      	movs	r3, #0
 800a52e:	220a      	movs	r2, #10
 800a530:	4658      	mov	r0, fp
 800a532:	f000 faf7 	bl	800ab24 <__multadd>
 800a536:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a538:	4681      	mov	r9, r0
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	f000 8172 	beq.w	800a824 <_dtoa_r+0xb4c>
 800a540:	2300      	movs	r3, #0
 800a542:	4629      	mov	r1, r5
 800a544:	220a      	movs	r2, #10
 800a546:	4658      	mov	r0, fp
 800a548:	f000 faec 	bl	800ab24 <__multadd>
 800a54c:	9b00      	ldr	r3, [sp, #0]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	4605      	mov	r5, r0
 800a552:	dc67      	bgt.n	800a624 <_dtoa_r+0x94c>
 800a554:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a556:	2b02      	cmp	r3, #2
 800a558:	dc41      	bgt.n	800a5de <_dtoa_r+0x906>
 800a55a:	e063      	b.n	800a624 <_dtoa_r+0x94c>
 800a55c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a55e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a562:	e746      	b.n	800a3f2 <_dtoa_r+0x71a>
 800a564:	9b07      	ldr	r3, [sp, #28]
 800a566:	1e5c      	subs	r4, r3, #1
 800a568:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a56a:	42a3      	cmp	r3, r4
 800a56c:	bfbf      	itttt	lt
 800a56e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a570:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a572:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a574:	1ae3      	sublt	r3, r4, r3
 800a576:	bfb4      	ite	lt
 800a578:	18d2      	addlt	r2, r2, r3
 800a57a:	1b1c      	subge	r4, r3, r4
 800a57c:	9b07      	ldr	r3, [sp, #28]
 800a57e:	bfbc      	itt	lt
 800a580:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a582:	2400      	movlt	r4, #0
 800a584:	2b00      	cmp	r3, #0
 800a586:	bfb5      	itete	lt
 800a588:	eba8 0603 	sublt.w	r6, r8, r3
 800a58c:	9b07      	ldrge	r3, [sp, #28]
 800a58e:	2300      	movlt	r3, #0
 800a590:	4646      	movge	r6, r8
 800a592:	e730      	b.n	800a3f6 <_dtoa_r+0x71e>
 800a594:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a596:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a598:	4646      	mov	r6, r8
 800a59a:	e735      	b.n	800a408 <_dtoa_r+0x730>
 800a59c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a59e:	e75c      	b.n	800a45a <_dtoa_r+0x782>
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	e788      	b.n	800a4b6 <_dtoa_r+0x7de>
 800a5a4:	3fe00000 	.word	0x3fe00000
 800a5a8:	40240000 	.word	0x40240000
 800a5ac:	40140000 	.word	0x40140000
 800a5b0:	9b02      	ldr	r3, [sp, #8]
 800a5b2:	e780      	b.n	800a4b6 <_dtoa_r+0x7de>
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a5b8:	e782      	b.n	800a4c0 <_dtoa_r+0x7e8>
 800a5ba:	d099      	beq.n	800a4f0 <_dtoa_r+0x818>
 800a5bc:	9a08      	ldr	r2, [sp, #32]
 800a5be:	331c      	adds	r3, #28
 800a5c0:	441a      	add	r2, r3
 800a5c2:	4498      	add	r8, r3
 800a5c4:	441e      	add	r6, r3
 800a5c6:	9208      	str	r2, [sp, #32]
 800a5c8:	e792      	b.n	800a4f0 <_dtoa_r+0x818>
 800a5ca:	4603      	mov	r3, r0
 800a5cc:	e7f6      	b.n	800a5bc <_dtoa_r+0x8e4>
 800a5ce:	9b07      	ldr	r3, [sp, #28]
 800a5d0:	9704      	str	r7, [sp, #16]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	dc20      	bgt.n	800a618 <_dtoa_r+0x940>
 800a5d6:	9300      	str	r3, [sp, #0]
 800a5d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5da:	2b02      	cmp	r3, #2
 800a5dc:	dd1e      	ble.n	800a61c <_dtoa_r+0x944>
 800a5de:	9b00      	ldr	r3, [sp, #0]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	f47f aec0 	bne.w	800a366 <_dtoa_r+0x68e>
 800a5e6:	4621      	mov	r1, r4
 800a5e8:	2205      	movs	r2, #5
 800a5ea:	4658      	mov	r0, fp
 800a5ec:	f000 fa9a 	bl	800ab24 <__multadd>
 800a5f0:	4601      	mov	r1, r0
 800a5f2:	4604      	mov	r4, r0
 800a5f4:	4648      	mov	r0, r9
 800a5f6:	f000 fcf7 	bl	800afe8 <__mcmp>
 800a5fa:	2800      	cmp	r0, #0
 800a5fc:	f77f aeb3 	ble.w	800a366 <_dtoa_r+0x68e>
 800a600:	4656      	mov	r6, sl
 800a602:	2331      	movs	r3, #49	@ 0x31
 800a604:	f806 3b01 	strb.w	r3, [r6], #1
 800a608:	9b04      	ldr	r3, [sp, #16]
 800a60a:	3301      	adds	r3, #1
 800a60c:	9304      	str	r3, [sp, #16]
 800a60e:	e6ae      	b.n	800a36e <_dtoa_r+0x696>
 800a610:	9c07      	ldr	r4, [sp, #28]
 800a612:	9704      	str	r7, [sp, #16]
 800a614:	4625      	mov	r5, r4
 800a616:	e7f3      	b.n	800a600 <_dtoa_r+0x928>
 800a618:	9b07      	ldr	r3, [sp, #28]
 800a61a:	9300      	str	r3, [sp, #0]
 800a61c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a61e:	2b00      	cmp	r3, #0
 800a620:	f000 8104 	beq.w	800a82c <_dtoa_r+0xb54>
 800a624:	2e00      	cmp	r6, #0
 800a626:	dd05      	ble.n	800a634 <_dtoa_r+0x95c>
 800a628:	4629      	mov	r1, r5
 800a62a:	4632      	mov	r2, r6
 800a62c:	4658      	mov	r0, fp
 800a62e:	f000 fc6f 	bl	800af10 <__lshift>
 800a632:	4605      	mov	r5, r0
 800a634:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a636:	2b00      	cmp	r3, #0
 800a638:	d05a      	beq.n	800a6f0 <_dtoa_r+0xa18>
 800a63a:	6869      	ldr	r1, [r5, #4]
 800a63c:	4658      	mov	r0, fp
 800a63e:	f000 fa0f 	bl	800aa60 <_Balloc>
 800a642:	4606      	mov	r6, r0
 800a644:	b928      	cbnz	r0, 800a652 <_dtoa_r+0x97a>
 800a646:	4b84      	ldr	r3, [pc, #528]	@ (800a858 <_dtoa_r+0xb80>)
 800a648:	4602      	mov	r2, r0
 800a64a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a64e:	f7ff bb5a 	b.w	8009d06 <_dtoa_r+0x2e>
 800a652:	692a      	ldr	r2, [r5, #16]
 800a654:	3202      	adds	r2, #2
 800a656:	0092      	lsls	r2, r2, #2
 800a658:	f105 010c 	add.w	r1, r5, #12
 800a65c:	300c      	adds	r0, #12
 800a65e:	f001 ff75 	bl	800c54c <memcpy>
 800a662:	2201      	movs	r2, #1
 800a664:	4631      	mov	r1, r6
 800a666:	4658      	mov	r0, fp
 800a668:	f000 fc52 	bl	800af10 <__lshift>
 800a66c:	f10a 0301 	add.w	r3, sl, #1
 800a670:	9307      	str	r3, [sp, #28]
 800a672:	9b00      	ldr	r3, [sp, #0]
 800a674:	4453      	add	r3, sl
 800a676:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a678:	9b02      	ldr	r3, [sp, #8]
 800a67a:	f003 0301 	and.w	r3, r3, #1
 800a67e:	462f      	mov	r7, r5
 800a680:	930a      	str	r3, [sp, #40]	@ 0x28
 800a682:	4605      	mov	r5, r0
 800a684:	9b07      	ldr	r3, [sp, #28]
 800a686:	4621      	mov	r1, r4
 800a688:	3b01      	subs	r3, #1
 800a68a:	4648      	mov	r0, r9
 800a68c:	9300      	str	r3, [sp, #0]
 800a68e:	f7ff fa99 	bl	8009bc4 <quorem>
 800a692:	4639      	mov	r1, r7
 800a694:	9002      	str	r0, [sp, #8]
 800a696:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a69a:	4648      	mov	r0, r9
 800a69c:	f000 fca4 	bl	800afe8 <__mcmp>
 800a6a0:	462a      	mov	r2, r5
 800a6a2:	9008      	str	r0, [sp, #32]
 800a6a4:	4621      	mov	r1, r4
 800a6a6:	4658      	mov	r0, fp
 800a6a8:	f000 fcba 	bl	800b020 <__mdiff>
 800a6ac:	68c2      	ldr	r2, [r0, #12]
 800a6ae:	4606      	mov	r6, r0
 800a6b0:	bb02      	cbnz	r2, 800a6f4 <_dtoa_r+0xa1c>
 800a6b2:	4601      	mov	r1, r0
 800a6b4:	4648      	mov	r0, r9
 800a6b6:	f000 fc97 	bl	800afe8 <__mcmp>
 800a6ba:	4602      	mov	r2, r0
 800a6bc:	4631      	mov	r1, r6
 800a6be:	4658      	mov	r0, fp
 800a6c0:	920e      	str	r2, [sp, #56]	@ 0x38
 800a6c2:	f000 fa0d 	bl	800aae0 <_Bfree>
 800a6c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a6ca:	9e07      	ldr	r6, [sp, #28]
 800a6cc:	ea43 0102 	orr.w	r1, r3, r2
 800a6d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a6d2:	4319      	orrs	r1, r3
 800a6d4:	d110      	bne.n	800a6f8 <_dtoa_r+0xa20>
 800a6d6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a6da:	d029      	beq.n	800a730 <_dtoa_r+0xa58>
 800a6dc:	9b08      	ldr	r3, [sp, #32]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	dd02      	ble.n	800a6e8 <_dtoa_r+0xa10>
 800a6e2:	9b02      	ldr	r3, [sp, #8]
 800a6e4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a6e8:	9b00      	ldr	r3, [sp, #0]
 800a6ea:	f883 8000 	strb.w	r8, [r3]
 800a6ee:	e63f      	b.n	800a370 <_dtoa_r+0x698>
 800a6f0:	4628      	mov	r0, r5
 800a6f2:	e7bb      	b.n	800a66c <_dtoa_r+0x994>
 800a6f4:	2201      	movs	r2, #1
 800a6f6:	e7e1      	b.n	800a6bc <_dtoa_r+0x9e4>
 800a6f8:	9b08      	ldr	r3, [sp, #32]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	db04      	blt.n	800a708 <_dtoa_r+0xa30>
 800a6fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a700:	430b      	orrs	r3, r1
 800a702:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a704:	430b      	orrs	r3, r1
 800a706:	d120      	bne.n	800a74a <_dtoa_r+0xa72>
 800a708:	2a00      	cmp	r2, #0
 800a70a:	dded      	ble.n	800a6e8 <_dtoa_r+0xa10>
 800a70c:	4649      	mov	r1, r9
 800a70e:	2201      	movs	r2, #1
 800a710:	4658      	mov	r0, fp
 800a712:	f000 fbfd 	bl	800af10 <__lshift>
 800a716:	4621      	mov	r1, r4
 800a718:	4681      	mov	r9, r0
 800a71a:	f000 fc65 	bl	800afe8 <__mcmp>
 800a71e:	2800      	cmp	r0, #0
 800a720:	dc03      	bgt.n	800a72a <_dtoa_r+0xa52>
 800a722:	d1e1      	bne.n	800a6e8 <_dtoa_r+0xa10>
 800a724:	f018 0f01 	tst.w	r8, #1
 800a728:	d0de      	beq.n	800a6e8 <_dtoa_r+0xa10>
 800a72a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a72e:	d1d8      	bne.n	800a6e2 <_dtoa_r+0xa0a>
 800a730:	9a00      	ldr	r2, [sp, #0]
 800a732:	2339      	movs	r3, #57	@ 0x39
 800a734:	7013      	strb	r3, [r2, #0]
 800a736:	4633      	mov	r3, r6
 800a738:	461e      	mov	r6, r3
 800a73a:	3b01      	subs	r3, #1
 800a73c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a740:	2a39      	cmp	r2, #57	@ 0x39
 800a742:	d052      	beq.n	800a7ea <_dtoa_r+0xb12>
 800a744:	3201      	adds	r2, #1
 800a746:	701a      	strb	r2, [r3, #0]
 800a748:	e612      	b.n	800a370 <_dtoa_r+0x698>
 800a74a:	2a00      	cmp	r2, #0
 800a74c:	dd07      	ble.n	800a75e <_dtoa_r+0xa86>
 800a74e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a752:	d0ed      	beq.n	800a730 <_dtoa_r+0xa58>
 800a754:	9a00      	ldr	r2, [sp, #0]
 800a756:	f108 0301 	add.w	r3, r8, #1
 800a75a:	7013      	strb	r3, [r2, #0]
 800a75c:	e608      	b.n	800a370 <_dtoa_r+0x698>
 800a75e:	9b07      	ldr	r3, [sp, #28]
 800a760:	9a07      	ldr	r2, [sp, #28]
 800a762:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a766:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a768:	4293      	cmp	r3, r2
 800a76a:	d028      	beq.n	800a7be <_dtoa_r+0xae6>
 800a76c:	4649      	mov	r1, r9
 800a76e:	2300      	movs	r3, #0
 800a770:	220a      	movs	r2, #10
 800a772:	4658      	mov	r0, fp
 800a774:	f000 f9d6 	bl	800ab24 <__multadd>
 800a778:	42af      	cmp	r7, r5
 800a77a:	4681      	mov	r9, r0
 800a77c:	f04f 0300 	mov.w	r3, #0
 800a780:	f04f 020a 	mov.w	r2, #10
 800a784:	4639      	mov	r1, r7
 800a786:	4658      	mov	r0, fp
 800a788:	d107      	bne.n	800a79a <_dtoa_r+0xac2>
 800a78a:	f000 f9cb 	bl	800ab24 <__multadd>
 800a78e:	4607      	mov	r7, r0
 800a790:	4605      	mov	r5, r0
 800a792:	9b07      	ldr	r3, [sp, #28]
 800a794:	3301      	adds	r3, #1
 800a796:	9307      	str	r3, [sp, #28]
 800a798:	e774      	b.n	800a684 <_dtoa_r+0x9ac>
 800a79a:	f000 f9c3 	bl	800ab24 <__multadd>
 800a79e:	4629      	mov	r1, r5
 800a7a0:	4607      	mov	r7, r0
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	220a      	movs	r2, #10
 800a7a6:	4658      	mov	r0, fp
 800a7a8:	f000 f9bc 	bl	800ab24 <__multadd>
 800a7ac:	4605      	mov	r5, r0
 800a7ae:	e7f0      	b.n	800a792 <_dtoa_r+0xaba>
 800a7b0:	9b00      	ldr	r3, [sp, #0]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	bfcc      	ite	gt
 800a7b6:	461e      	movgt	r6, r3
 800a7b8:	2601      	movle	r6, #1
 800a7ba:	4456      	add	r6, sl
 800a7bc:	2700      	movs	r7, #0
 800a7be:	4649      	mov	r1, r9
 800a7c0:	2201      	movs	r2, #1
 800a7c2:	4658      	mov	r0, fp
 800a7c4:	f000 fba4 	bl	800af10 <__lshift>
 800a7c8:	4621      	mov	r1, r4
 800a7ca:	4681      	mov	r9, r0
 800a7cc:	f000 fc0c 	bl	800afe8 <__mcmp>
 800a7d0:	2800      	cmp	r0, #0
 800a7d2:	dcb0      	bgt.n	800a736 <_dtoa_r+0xa5e>
 800a7d4:	d102      	bne.n	800a7dc <_dtoa_r+0xb04>
 800a7d6:	f018 0f01 	tst.w	r8, #1
 800a7da:	d1ac      	bne.n	800a736 <_dtoa_r+0xa5e>
 800a7dc:	4633      	mov	r3, r6
 800a7de:	461e      	mov	r6, r3
 800a7e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a7e4:	2a30      	cmp	r2, #48	@ 0x30
 800a7e6:	d0fa      	beq.n	800a7de <_dtoa_r+0xb06>
 800a7e8:	e5c2      	b.n	800a370 <_dtoa_r+0x698>
 800a7ea:	459a      	cmp	sl, r3
 800a7ec:	d1a4      	bne.n	800a738 <_dtoa_r+0xa60>
 800a7ee:	9b04      	ldr	r3, [sp, #16]
 800a7f0:	3301      	adds	r3, #1
 800a7f2:	9304      	str	r3, [sp, #16]
 800a7f4:	2331      	movs	r3, #49	@ 0x31
 800a7f6:	f88a 3000 	strb.w	r3, [sl]
 800a7fa:	e5b9      	b.n	800a370 <_dtoa_r+0x698>
 800a7fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a7fe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a85c <_dtoa_r+0xb84>
 800a802:	b11b      	cbz	r3, 800a80c <_dtoa_r+0xb34>
 800a804:	f10a 0308 	add.w	r3, sl, #8
 800a808:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a80a:	6013      	str	r3, [r2, #0]
 800a80c:	4650      	mov	r0, sl
 800a80e:	b019      	add	sp, #100	@ 0x64
 800a810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a814:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a816:	2b01      	cmp	r3, #1
 800a818:	f77f ae37 	ble.w	800a48a <_dtoa_r+0x7b2>
 800a81c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a81e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a820:	2001      	movs	r0, #1
 800a822:	e655      	b.n	800a4d0 <_dtoa_r+0x7f8>
 800a824:	9b00      	ldr	r3, [sp, #0]
 800a826:	2b00      	cmp	r3, #0
 800a828:	f77f aed6 	ble.w	800a5d8 <_dtoa_r+0x900>
 800a82c:	4656      	mov	r6, sl
 800a82e:	4621      	mov	r1, r4
 800a830:	4648      	mov	r0, r9
 800a832:	f7ff f9c7 	bl	8009bc4 <quorem>
 800a836:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a83a:	f806 8b01 	strb.w	r8, [r6], #1
 800a83e:	9b00      	ldr	r3, [sp, #0]
 800a840:	eba6 020a 	sub.w	r2, r6, sl
 800a844:	4293      	cmp	r3, r2
 800a846:	ddb3      	ble.n	800a7b0 <_dtoa_r+0xad8>
 800a848:	4649      	mov	r1, r9
 800a84a:	2300      	movs	r3, #0
 800a84c:	220a      	movs	r2, #10
 800a84e:	4658      	mov	r0, fp
 800a850:	f000 f968 	bl	800ab24 <__multadd>
 800a854:	4681      	mov	r9, r0
 800a856:	e7ea      	b.n	800a82e <_dtoa_r+0xb56>
 800a858:	0800d37d 	.word	0x0800d37d
 800a85c:	0800d301 	.word	0x0800d301

0800a860 <_free_r>:
 800a860:	b538      	push	{r3, r4, r5, lr}
 800a862:	4605      	mov	r5, r0
 800a864:	2900      	cmp	r1, #0
 800a866:	d041      	beq.n	800a8ec <_free_r+0x8c>
 800a868:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a86c:	1f0c      	subs	r4, r1, #4
 800a86e:	2b00      	cmp	r3, #0
 800a870:	bfb8      	it	lt
 800a872:	18e4      	addlt	r4, r4, r3
 800a874:	f000 f8e8 	bl	800aa48 <__malloc_lock>
 800a878:	4a1d      	ldr	r2, [pc, #116]	@ (800a8f0 <_free_r+0x90>)
 800a87a:	6813      	ldr	r3, [r2, #0]
 800a87c:	b933      	cbnz	r3, 800a88c <_free_r+0x2c>
 800a87e:	6063      	str	r3, [r4, #4]
 800a880:	6014      	str	r4, [r2, #0]
 800a882:	4628      	mov	r0, r5
 800a884:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a888:	f000 b8e4 	b.w	800aa54 <__malloc_unlock>
 800a88c:	42a3      	cmp	r3, r4
 800a88e:	d908      	bls.n	800a8a2 <_free_r+0x42>
 800a890:	6820      	ldr	r0, [r4, #0]
 800a892:	1821      	adds	r1, r4, r0
 800a894:	428b      	cmp	r3, r1
 800a896:	bf01      	itttt	eq
 800a898:	6819      	ldreq	r1, [r3, #0]
 800a89a:	685b      	ldreq	r3, [r3, #4]
 800a89c:	1809      	addeq	r1, r1, r0
 800a89e:	6021      	streq	r1, [r4, #0]
 800a8a0:	e7ed      	b.n	800a87e <_free_r+0x1e>
 800a8a2:	461a      	mov	r2, r3
 800a8a4:	685b      	ldr	r3, [r3, #4]
 800a8a6:	b10b      	cbz	r3, 800a8ac <_free_r+0x4c>
 800a8a8:	42a3      	cmp	r3, r4
 800a8aa:	d9fa      	bls.n	800a8a2 <_free_r+0x42>
 800a8ac:	6811      	ldr	r1, [r2, #0]
 800a8ae:	1850      	adds	r0, r2, r1
 800a8b0:	42a0      	cmp	r0, r4
 800a8b2:	d10b      	bne.n	800a8cc <_free_r+0x6c>
 800a8b4:	6820      	ldr	r0, [r4, #0]
 800a8b6:	4401      	add	r1, r0
 800a8b8:	1850      	adds	r0, r2, r1
 800a8ba:	4283      	cmp	r3, r0
 800a8bc:	6011      	str	r1, [r2, #0]
 800a8be:	d1e0      	bne.n	800a882 <_free_r+0x22>
 800a8c0:	6818      	ldr	r0, [r3, #0]
 800a8c2:	685b      	ldr	r3, [r3, #4]
 800a8c4:	6053      	str	r3, [r2, #4]
 800a8c6:	4408      	add	r0, r1
 800a8c8:	6010      	str	r0, [r2, #0]
 800a8ca:	e7da      	b.n	800a882 <_free_r+0x22>
 800a8cc:	d902      	bls.n	800a8d4 <_free_r+0x74>
 800a8ce:	230c      	movs	r3, #12
 800a8d0:	602b      	str	r3, [r5, #0]
 800a8d2:	e7d6      	b.n	800a882 <_free_r+0x22>
 800a8d4:	6820      	ldr	r0, [r4, #0]
 800a8d6:	1821      	adds	r1, r4, r0
 800a8d8:	428b      	cmp	r3, r1
 800a8da:	bf04      	itt	eq
 800a8dc:	6819      	ldreq	r1, [r3, #0]
 800a8de:	685b      	ldreq	r3, [r3, #4]
 800a8e0:	6063      	str	r3, [r4, #4]
 800a8e2:	bf04      	itt	eq
 800a8e4:	1809      	addeq	r1, r1, r0
 800a8e6:	6021      	streq	r1, [r4, #0]
 800a8e8:	6054      	str	r4, [r2, #4]
 800a8ea:	e7ca      	b.n	800a882 <_free_r+0x22>
 800a8ec:	bd38      	pop	{r3, r4, r5, pc}
 800a8ee:	bf00      	nop
 800a8f0:	2000052c 	.word	0x2000052c

0800a8f4 <malloc>:
 800a8f4:	4b02      	ldr	r3, [pc, #8]	@ (800a900 <malloc+0xc>)
 800a8f6:	4601      	mov	r1, r0
 800a8f8:	6818      	ldr	r0, [r3, #0]
 800a8fa:	f000 b825 	b.w	800a948 <_malloc_r>
 800a8fe:	bf00      	nop
 800a900:	2000001c 	.word	0x2000001c

0800a904 <sbrk_aligned>:
 800a904:	b570      	push	{r4, r5, r6, lr}
 800a906:	4e0f      	ldr	r6, [pc, #60]	@ (800a944 <sbrk_aligned+0x40>)
 800a908:	460c      	mov	r4, r1
 800a90a:	6831      	ldr	r1, [r6, #0]
 800a90c:	4605      	mov	r5, r0
 800a90e:	b911      	cbnz	r1, 800a916 <sbrk_aligned+0x12>
 800a910:	f001 fe0c 	bl	800c52c <_sbrk_r>
 800a914:	6030      	str	r0, [r6, #0]
 800a916:	4621      	mov	r1, r4
 800a918:	4628      	mov	r0, r5
 800a91a:	f001 fe07 	bl	800c52c <_sbrk_r>
 800a91e:	1c43      	adds	r3, r0, #1
 800a920:	d103      	bne.n	800a92a <sbrk_aligned+0x26>
 800a922:	f04f 34ff 	mov.w	r4, #4294967295
 800a926:	4620      	mov	r0, r4
 800a928:	bd70      	pop	{r4, r5, r6, pc}
 800a92a:	1cc4      	adds	r4, r0, #3
 800a92c:	f024 0403 	bic.w	r4, r4, #3
 800a930:	42a0      	cmp	r0, r4
 800a932:	d0f8      	beq.n	800a926 <sbrk_aligned+0x22>
 800a934:	1a21      	subs	r1, r4, r0
 800a936:	4628      	mov	r0, r5
 800a938:	f001 fdf8 	bl	800c52c <_sbrk_r>
 800a93c:	3001      	adds	r0, #1
 800a93e:	d1f2      	bne.n	800a926 <sbrk_aligned+0x22>
 800a940:	e7ef      	b.n	800a922 <sbrk_aligned+0x1e>
 800a942:	bf00      	nop
 800a944:	20000528 	.word	0x20000528

0800a948 <_malloc_r>:
 800a948:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a94c:	1ccd      	adds	r5, r1, #3
 800a94e:	f025 0503 	bic.w	r5, r5, #3
 800a952:	3508      	adds	r5, #8
 800a954:	2d0c      	cmp	r5, #12
 800a956:	bf38      	it	cc
 800a958:	250c      	movcc	r5, #12
 800a95a:	2d00      	cmp	r5, #0
 800a95c:	4606      	mov	r6, r0
 800a95e:	db01      	blt.n	800a964 <_malloc_r+0x1c>
 800a960:	42a9      	cmp	r1, r5
 800a962:	d904      	bls.n	800a96e <_malloc_r+0x26>
 800a964:	230c      	movs	r3, #12
 800a966:	6033      	str	r3, [r6, #0]
 800a968:	2000      	movs	r0, #0
 800a96a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a96e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aa44 <_malloc_r+0xfc>
 800a972:	f000 f869 	bl	800aa48 <__malloc_lock>
 800a976:	f8d8 3000 	ldr.w	r3, [r8]
 800a97a:	461c      	mov	r4, r3
 800a97c:	bb44      	cbnz	r4, 800a9d0 <_malloc_r+0x88>
 800a97e:	4629      	mov	r1, r5
 800a980:	4630      	mov	r0, r6
 800a982:	f7ff ffbf 	bl	800a904 <sbrk_aligned>
 800a986:	1c43      	adds	r3, r0, #1
 800a988:	4604      	mov	r4, r0
 800a98a:	d158      	bne.n	800aa3e <_malloc_r+0xf6>
 800a98c:	f8d8 4000 	ldr.w	r4, [r8]
 800a990:	4627      	mov	r7, r4
 800a992:	2f00      	cmp	r7, #0
 800a994:	d143      	bne.n	800aa1e <_malloc_r+0xd6>
 800a996:	2c00      	cmp	r4, #0
 800a998:	d04b      	beq.n	800aa32 <_malloc_r+0xea>
 800a99a:	6823      	ldr	r3, [r4, #0]
 800a99c:	4639      	mov	r1, r7
 800a99e:	4630      	mov	r0, r6
 800a9a0:	eb04 0903 	add.w	r9, r4, r3
 800a9a4:	f001 fdc2 	bl	800c52c <_sbrk_r>
 800a9a8:	4581      	cmp	r9, r0
 800a9aa:	d142      	bne.n	800aa32 <_malloc_r+0xea>
 800a9ac:	6821      	ldr	r1, [r4, #0]
 800a9ae:	1a6d      	subs	r5, r5, r1
 800a9b0:	4629      	mov	r1, r5
 800a9b2:	4630      	mov	r0, r6
 800a9b4:	f7ff ffa6 	bl	800a904 <sbrk_aligned>
 800a9b8:	3001      	adds	r0, #1
 800a9ba:	d03a      	beq.n	800aa32 <_malloc_r+0xea>
 800a9bc:	6823      	ldr	r3, [r4, #0]
 800a9be:	442b      	add	r3, r5
 800a9c0:	6023      	str	r3, [r4, #0]
 800a9c2:	f8d8 3000 	ldr.w	r3, [r8]
 800a9c6:	685a      	ldr	r2, [r3, #4]
 800a9c8:	bb62      	cbnz	r2, 800aa24 <_malloc_r+0xdc>
 800a9ca:	f8c8 7000 	str.w	r7, [r8]
 800a9ce:	e00f      	b.n	800a9f0 <_malloc_r+0xa8>
 800a9d0:	6822      	ldr	r2, [r4, #0]
 800a9d2:	1b52      	subs	r2, r2, r5
 800a9d4:	d420      	bmi.n	800aa18 <_malloc_r+0xd0>
 800a9d6:	2a0b      	cmp	r2, #11
 800a9d8:	d917      	bls.n	800aa0a <_malloc_r+0xc2>
 800a9da:	1961      	adds	r1, r4, r5
 800a9dc:	42a3      	cmp	r3, r4
 800a9de:	6025      	str	r5, [r4, #0]
 800a9e0:	bf18      	it	ne
 800a9e2:	6059      	strne	r1, [r3, #4]
 800a9e4:	6863      	ldr	r3, [r4, #4]
 800a9e6:	bf08      	it	eq
 800a9e8:	f8c8 1000 	streq.w	r1, [r8]
 800a9ec:	5162      	str	r2, [r4, r5]
 800a9ee:	604b      	str	r3, [r1, #4]
 800a9f0:	4630      	mov	r0, r6
 800a9f2:	f000 f82f 	bl	800aa54 <__malloc_unlock>
 800a9f6:	f104 000b 	add.w	r0, r4, #11
 800a9fa:	1d23      	adds	r3, r4, #4
 800a9fc:	f020 0007 	bic.w	r0, r0, #7
 800aa00:	1ac2      	subs	r2, r0, r3
 800aa02:	bf1c      	itt	ne
 800aa04:	1a1b      	subne	r3, r3, r0
 800aa06:	50a3      	strne	r3, [r4, r2]
 800aa08:	e7af      	b.n	800a96a <_malloc_r+0x22>
 800aa0a:	6862      	ldr	r2, [r4, #4]
 800aa0c:	42a3      	cmp	r3, r4
 800aa0e:	bf0c      	ite	eq
 800aa10:	f8c8 2000 	streq.w	r2, [r8]
 800aa14:	605a      	strne	r2, [r3, #4]
 800aa16:	e7eb      	b.n	800a9f0 <_malloc_r+0xa8>
 800aa18:	4623      	mov	r3, r4
 800aa1a:	6864      	ldr	r4, [r4, #4]
 800aa1c:	e7ae      	b.n	800a97c <_malloc_r+0x34>
 800aa1e:	463c      	mov	r4, r7
 800aa20:	687f      	ldr	r7, [r7, #4]
 800aa22:	e7b6      	b.n	800a992 <_malloc_r+0x4a>
 800aa24:	461a      	mov	r2, r3
 800aa26:	685b      	ldr	r3, [r3, #4]
 800aa28:	42a3      	cmp	r3, r4
 800aa2a:	d1fb      	bne.n	800aa24 <_malloc_r+0xdc>
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	6053      	str	r3, [r2, #4]
 800aa30:	e7de      	b.n	800a9f0 <_malloc_r+0xa8>
 800aa32:	230c      	movs	r3, #12
 800aa34:	6033      	str	r3, [r6, #0]
 800aa36:	4630      	mov	r0, r6
 800aa38:	f000 f80c 	bl	800aa54 <__malloc_unlock>
 800aa3c:	e794      	b.n	800a968 <_malloc_r+0x20>
 800aa3e:	6005      	str	r5, [r0, #0]
 800aa40:	e7d6      	b.n	800a9f0 <_malloc_r+0xa8>
 800aa42:	bf00      	nop
 800aa44:	2000052c 	.word	0x2000052c

0800aa48 <__malloc_lock>:
 800aa48:	4801      	ldr	r0, [pc, #4]	@ (800aa50 <__malloc_lock+0x8>)
 800aa4a:	f7ff b8b2 	b.w	8009bb2 <__retarget_lock_acquire_recursive>
 800aa4e:	bf00      	nop
 800aa50:	20000524 	.word	0x20000524

0800aa54 <__malloc_unlock>:
 800aa54:	4801      	ldr	r0, [pc, #4]	@ (800aa5c <__malloc_unlock+0x8>)
 800aa56:	f7ff b8ad 	b.w	8009bb4 <__retarget_lock_release_recursive>
 800aa5a:	bf00      	nop
 800aa5c:	20000524 	.word	0x20000524

0800aa60 <_Balloc>:
 800aa60:	b570      	push	{r4, r5, r6, lr}
 800aa62:	69c6      	ldr	r6, [r0, #28]
 800aa64:	4604      	mov	r4, r0
 800aa66:	460d      	mov	r5, r1
 800aa68:	b976      	cbnz	r6, 800aa88 <_Balloc+0x28>
 800aa6a:	2010      	movs	r0, #16
 800aa6c:	f7ff ff42 	bl	800a8f4 <malloc>
 800aa70:	4602      	mov	r2, r0
 800aa72:	61e0      	str	r0, [r4, #28]
 800aa74:	b920      	cbnz	r0, 800aa80 <_Balloc+0x20>
 800aa76:	4b18      	ldr	r3, [pc, #96]	@ (800aad8 <_Balloc+0x78>)
 800aa78:	4818      	ldr	r0, [pc, #96]	@ (800aadc <_Balloc+0x7c>)
 800aa7a:	216b      	movs	r1, #107	@ 0x6b
 800aa7c:	f001 fd7c 	bl	800c578 <__assert_func>
 800aa80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aa84:	6006      	str	r6, [r0, #0]
 800aa86:	60c6      	str	r6, [r0, #12]
 800aa88:	69e6      	ldr	r6, [r4, #28]
 800aa8a:	68f3      	ldr	r3, [r6, #12]
 800aa8c:	b183      	cbz	r3, 800aab0 <_Balloc+0x50>
 800aa8e:	69e3      	ldr	r3, [r4, #28]
 800aa90:	68db      	ldr	r3, [r3, #12]
 800aa92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aa96:	b9b8      	cbnz	r0, 800aac8 <_Balloc+0x68>
 800aa98:	2101      	movs	r1, #1
 800aa9a:	fa01 f605 	lsl.w	r6, r1, r5
 800aa9e:	1d72      	adds	r2, r6, #5
 800aaa0:	0092      	lsls	r2, r2, #2
 800aaa2:	4620      	mov	r0, r4
 800aaa4:	f001 fd86 	bl	800c5b4 <_calloc_r>
 800aaa8:	b160      	cbz	r0, 800aac4 <_Balloc+0x64>
 800aaaa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aaae:	e00e      	b.n	800aace <_Balloc+0x6e>
 800aab0:	2221      	movs	r2, #33	@ 0x21
 800aab2:	2104      	movs	r1, #4
 800aab4:	4620      	mov	r0, r4
 800aab6:	f001 fd7d 	bl	800c5b4 <_calloc_r>
 800aaba:	69e3      	ldr	r3, [r4, #28]
 800aabc:	60f0      	str	r0, [r6, #12]
 800aabe:	68db      	ldr	r3, [r3, #12]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d1e4      	bne.n	800aa8e <_Balloc+0x2e>
 800aac4:	2000      	movs	r0, #0
 800aac6:	bd70      	pop	{r4, r5, r6, pc}
 800aac8:	6802      	ldr	r2, [r0, #0]
 800aaca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aace:	2300      	movs	r3, #0
 800aad0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aad4:	e7f7      	b.n	800aac6 <_Balloc+0x66>
 800aad6:	bf00      	nop
 800aad8:	0800d30e 	.word	0x0800d30e
 800aadc:	0800d38e 	.word	0x0800d38e

0800aae0 <_Bfree>:
 800aae0:	b570      	push	{r4, r5, r6, lr}
 800aae2:	69c6      	ldr	r6, [r0, #28]
 800aae4:	4605      	mov	r5, r0
 800aae6:	460c      	mov	r4, r1
 800aae8:	b976      	cbnz	r6, 800ab08 <_Bfree+0x28>
 800aaea:	2010      	movs	r0, #16
 800aaec:	f7ff ff02 	bl	800a8f4 <malloc>
 800aaf0:	4602      	mov	r2, r0
 800aaf2:	61e8      	str	r0, [r5, #28]
 800aaf4:	b920      	cbnz	r0, 800ab00 <_Bfree+0x20>
 800aaf6:	4b09      	ldr	r3, [pc, #36]	@ (800ab1c <_Bfree+0x3c>)
 800aaf8:	4809      	ldr	r0, [pc, #36]	@ (800ab20 <_Bfree+0x40>)
 800aafa:	218f      	movs	r1, #143	@ 0x8f
 800aafc:	f001 fd3c 	bl	800c578 <__assert_func>
 800ab00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ab04:	6006      	str	r6, [r0, #0]
 800ab06:	60c6      	str	r6, [r0, #12]
 800ab08:	b13c      	cbz	r4, 800ab1a <_Bfree+0x3a>
 800ab0a:	69eb      	ldr	r3, [r5, #28]
 800ab0c:	6862      	ldr	r2, [r4, #4]
 800ab0e:	68db      	ldr	r3, [r3, #12]
 800ab10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ab14:	6021      	str	r1, [r4, #0]
 800ab16:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ab1a:	bd70      	pop	{r4, r5, r6, pc}
 800ab1c:	0800d30e 	.word	0x0800d30e
 800ab20:	0800d38e 	.word	0x0800d38e

0800ab24 <__multadd>:
 800ab24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab28:	690d      	ldr	r5, [r1, #16]
 800ab2a:	4607      	mov	r7, r0
 800ab2c:	460c      	mov	r4, r1
 800ab2e:	461e      	mov	r6, r3
 800ab30:	f101 0c14 	add.w	ip, r1, #20
 800ab34:	2000      	movs	r0, #0
 800ab36:	f8dc 3000 	ldr.w	r3, [ip]
 800ab3a:	b299      	uxth	r1, r3
 800ab3c:	fb02 6101 	mla	r1, r2, r1, r6
 800ab40:	0c1e      	lsrs	r6, r3, #16
 800ab42:	0c0b      	lsrs	r3, r1, #16
 800ab44:	fb02 3306 	mla	r3, r2, r6, r3
 800ab48:	b289      	uxth	r1, r1
 800ab4a:	3001      	adds	r0, #1
 800ab4c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ab50:	4285      	cmp	r5, r0
 800ab52:	f84c 1b04 	str.w	r1, [ip], #4
 800ab56:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ab5a:	dcec      	bgt.n	800ab36 <__multadd+0x12>
 800ab5c:	b30e      	cbz	r6, 800aba2 <__multadd+0x7e>
 800ab5e:	68a3      	ldr	r3, [r4, #8]
 800ab60:	42ab      	cmp	r3, r5
 800ab62:	dc19      	bgt.n	800ab98 <__multadd+0x74>
 800ab64:	6861      	ldr	r1, [r4, #4]
 800ab66:	4638      	mov	r0, r7
 800ab68:	3101      	adds	r1, #1
 800ab6a:	f7ff ff79 	bl	800aa60 <_Balloc>
 800ab6e:	4680      	mov	r8, r0
 800ab70:	b928      	cbnz	r0, 800ab7e <__multadd+0x5a>
 800ab72:	4602      	mov	r2, r0
 800ab74:	4b0c      	ldr	r3, [pc, #48]	@ (800aba8 <__multadd+0x84>)
 800ab76:	480d      	ldr	r0, [pc, #52]	@ (800abac <__multadd+0x88>)
 800ab78:	21ba      	movs	r1, #186	@ 0xba
 800ab7a:	f001 fcfd 	bl	800c578 <__assert_func>
 800ab7e:	6922      	ldr	r2, [r4, #16]
 800ab80:	3202      	adds	r2, #2
 800ab82:	f104 010c 	add.w	r1, r4, #12
 800ab86:	0092      	lsls	r2, r2, #2
 800ab88:	300c      	adds	r0, #12
 800ab8a:	f001 fcdf 	bl	800c54c <memcpy>
 800ab8e:	4621      	mov	r1, r4
 800ab90:	4638      	mov	r0, r7
 800ab92:	f7ff ffa5 	bl	800aae0 <_Bfree>
 800ab96:	4644      	mov	r4, r8
 800ab98:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ab9c:	3501      	adds	r5, #1
 800ab9e:	615e      	str	r6, [r3, #20]
 800aba0:	6125      	str	r5, [r4, #16]
 800aba2:	4620      	mov	r0, r4
 800aba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aba8:	0800d37d 	.word	0x0800d37d
 800abac:	0800d38e 	.word	0x0800d38e

0800abb0 <__s2b>:
 800abb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800abb4:	460c      	mov	r4, r1
 800abb6:	4615      	mov	r5, r2
 800abb8:	461f      	mov	r7, r3
 800abba:	2209      	movs	r2, #9
 800abbc:	3308      	adds	r3, #8
 800abbe:	4606      	mov	r6, r0
 800abc0:	fb93 f3f2 	sdiv	r3, r3, r2
 800abc4:	2100      	movs	r1, #0
 800abc6:	2201      	movs	r2, #1
 800abc8:	429a      	cmp	r2, r3
 800abca:	db09      	blt.n	800abe0 <__s2b+0x30>
 800abcc:	4630      	mov	r0, r6
 800abce:	f7ff ff47 	bl	800aa60 <_Balloc>
 800abd2:	b940      	cbnz	r0, 800abe6 <__s2b+0x36>
 800abd4:	4602      	mov	r2, r0
 800abd6:	4b19      	ldr	r3, [pc, #100]	@ (800ac3c <__s2b+0x8c>)
 800abd8:	4819      	ldr	r0, [pc, #100]	@ (800ac40 <__s2b+0x90>)
 800abda:	21d3      	movs	r1, #211	@ 0xd3
 800abdc:	f001 fccc 	bl	800c578 <__assert_func>
 800abe0:	0052      	lsls	r2, r2, #1
 800abe2:	3101      	adds	r1, #1
 800abe4:	e7f0      	b.n	800abc8 <__s2b+0x18>
 800abe6:	9b08      	ldr	r3, [sp, #32]
 800abe8:	6143      	str	r3, [r0, #20]
 800abea:	2d09      	cmp	r5, #9
 800abec:	f04f 0301 	mov.w	r3, #1
 800abf0:	6103      	str	r3, [r0, #16]
 800abf2:	dd16      	ble.n	800ac22 <__s2b+0x72>
 800abf4:	f104 0909 	add.w	r9, r4, #9
 800abf8:	46c8      	mov	r8, r9
 800abfa:	442c      	add	r4, r5
 800abfc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ac00:	4601      	mov	r1, r0
 800ac02:	3b30      	subs	r3, #48	@ 0x30
 800ac04:	220a      	movs	r2, #10
 800ac06:	4630      	mov	r0, r6
 800ac08:	f7ff ff8c 	bl	800ab24 <__multadd>
 800ac0c:	45a0      	cmp	r8, r4
 800ac0e:	d1f5      	bne.n	800abfc <__s2b+0x4c>
 800ac10:	f1a5 0408 	sub.w	r4, r5, #8
 800ac14:	444c      	add	r4, r9
 800ac16:	1b2d      	subs	r5, r5, r4
 800ac18:	1963      	adds	r3, r4, r5
 800ac1a:	42bb      	cmp	r3, r7
 800ac1c:	db04      	blt.n	800ac28 <__s2b+0x78>
 800ac1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac22:	340a      	adds	r4, #10
 800ac24:	2509      	movs	r5, #9
 800ac26:	e7f6      	b.n	800ac16 <__s2b+0x66>
 800ac28:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ac2c:	4601      	mov	r1, r0
 800ac2e:	3b30      	subs	r3, #48	@ 0x30
 800ac30:	220a      	movs	r2, #10
 800ac32:	4630      	mov	r0, r6
 800ac34:	f7ff ff76 	bl	800ab24 <__multadd>
 800ac38:	e7ee      	b.n	800ac18 <__s2b+0x68>
 800ac3a:	bf00      	nop
 800ac3c:	0800d37d 	.word	0x0800d37d
 800ac40:	0800d38e 	.word	0x0800d38e

0800ac44 <__hi0bits>:
 800ac44:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ac48:	4603      	mov	r3, r0
 800ac4a:	bf36      	itet	cc
 800ac4c:	0403      	lslcc	r3, r0, #16
 800ac4e:	2000      	movcs	r0, #0
 800ac50:	2010      	movcc	r0, #16
 800ac52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ac56:	bf3c      	itt	cc
 800ac58:	021b      	lslcc	r3, r3, #8
 800ac5a:	3008      	addcc	r0, #8
 800ac5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ac60:	bf3c      	itt	cc
 800ac62:	011b      	lslcc	r3, r3, #4
 800ac64:	3004      	addcc	r0, #4
 800ac66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac6a:	bf3c      	itt	cc
 800ac6c:	009b      	lslcc	r3, r3, #2
 800ac6e:	3002      	addcc	r0, #2
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	db05      	blt.n	800ac80 <__hi0bits+0x3c>
 800ac74:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ac78:	f100 0001 	add.w	r0, r0, #1
 800ac7c:	bf08      	it	eq
 800ac7e:	2020      	moveq	r0, #32
 800ac80:	4770      	bx	lr

0800ac82 <__lo0bits>:
 800ac82:	6803      	ldr	r3, [r0, #0]
 800ac84:	4602      	mov	r2, r0
 800ac86:	f013 0007 	ands.w	r0, r3, #7
 800ac8a:	d00b      	beq.n	800aca4 <__lo0bits+0x22>
 800ac8c:	07d9      	lsls	r1, r3, #31
 800ac8e:	d421      	bmi.n	800acd4 <__lo0bits+0x52>
 800ac90:	0798      	lsls	r0, r3, #30
 800ac92:	bf49      	itett	mi
 800ac94:	085b      	lsrmi	r3, r3, #1
 800ac96:	089b      	lsrpl	r3, r3, #2
 800ac98:	2001      	movmi	r0, #1
 800ac9a:	6013      	strmi	r3, [r2, #0]
 800ac9c:	bf5c      	itt	pl
 800ac9e:	6013      	strpl	r3, [r2, #0]
 800aca0:	2002      	movpl	r0, #2
 800aca2:	4770      	bx	lr
 800aca4:	b299      	uxth	r1, r3
 800aca6:	b909      	cbnz	r1, 800acac <__lo0bits+0x2a>
 800aca8:	0c1b      	lsrs	r3, r3, #16
 800acaa:	2010      	movs	r0, #16
 800acac:	b2d9      	uxtb	r1, r3
 800acae:	b909      	cbnz	r1, 800acb4 <__lo0bits+0x32>
 800acb0:	3008      	adds	r0, #8
 800acb2:	0a1b      	lsrs	r3, r3, #8
 800acb4:	0719      	lsls	r1, r3, #28
 800acb6:	bf04      	itt	eq
 800acb8:	091b      	lsreq	r3, r3, #4
 800acba:	3004      	addeq	r0, #4
 800acbc:	0799      	lsls	r1, r3, #30
 800acbe:	bf04      	itt	eq
 800acc0:	089b      	lsreq	r3, r3, #2
 800acc2:	3002      	addeq	r0, #2
 800acc4:	07d9      	lsls	r1, r3, #31
 800acc6:	d403      	bmi.n	800acd0 <__lo0bits+0x4e>
 800acc8:	085b      	lsrs	r3, r3, #1
 800acca:	f100 0001 	add.w	r0, r0, #1
 800acce:	d003      	beq.n	800acd8 <__lo0bits+0x56>
 800acd0:	6013      	str	r3, [r2, #0]
 800acd2:	4770      	bx	lr
 800acd4:	2000      	movs	r0, #0
 800acd6:	4770      	bx	lr
 800acd8:	2020      	movs	r0, #32
 800acda:	4770      	bx	lr

0800acdc <__i2b>:
 800acdc:	b510      	push	{r4, lr}
 800acde:	460c      	mov	r4, r1
 800ace0:	2101      	movs	r1, #1
 800ace2:	f7ff febd 	bl	800aa60 <_Balloc>
 800ace6:	4602      	mov	r2, r0
 800ace8:	b928      	cbnz	r0, 800acf6 <__i2b+0x1a>
 800acea:	4b05      	ldr	r3, [pc, #20]	@ (800ad00 <__i2b+0x24>)
 800acec:	4805      	ldr	r0, [pc, #20]	@ (800ad04 <__i2b+0x28>)
 800acee:	f240 1145 	movw	r1, #325	@ 0x145
 800acf2:	f001 fc41 	bl	800c578 <__assert_func>
 800acf6:	2301      	movs	r3, #1
 800acf8:	6144      	str	r4, [r0, #20]
 800acfa:	6103      	str	r3, [r0, #16]
 800acfc:	bd10      	pop	{r4, pc}
 800acfe:	bf00      	nop
 800ad00:	0800d37d 	.word	0x0800d37d
 800ad04:	0800d38e 	.word	0x0800d38e

0800ad08 <__multiply>:
 800ad08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad0c:	4614      	mov	r4, r2
 800ad0e:	690a      	ldr	r2, [r1, #16]
 800ad10:	6923      	ldr	r3, [r4, #16]
 800ad12:	429a      	cmp	r2, r3
 800ad14:	bfa8      	it	ge
 800ad16:	4623      	movge	r3, r4
 800ad18:	460f      	mov	r7, r1
 800ad1a:	bfa4      	itt	ge
 800ad1c:	460c      	movge	r4, r1
 800ad1e:	461f      	movge	r7, r3
 800ad20:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ad24:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ad28:	68a3      	ldr	r3, [r4, #8]
 800ad2a:	6861      	ldr	r1, [r4, #4]
 800ad2c:	eb0a 0609 	add.w	r6, sl, r9
 800ad30:	42b3      	cmp	r3, r6
 800ad32:	b085      	sub	sp, #20
 800ad34:	bfb8      	it	lt
 800ad36:	3101      	addlt	r1, #1
 800ad38:	f7ff fe92 	bl	800aa60 <_Balloc>
 800ad3c:	b930      	cbnz	r0, 800ad4c <__multiply+0x44>
 800ad3e:	4602      	mov	r2, r0
 800ad40:	4b44      	ldr	r3, [pc, #272]	@ (800ae54 <__multiply+0x14c>)
 800ad42:	4845      	ldr	r0, [pc, #276]	@ (800ae58 <__multiply+0x150>)
 800ad44:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ad48:	f001 fc16 	bl	800c578 <__assert_func>
 800ad4c:	f100 0514 	add.w	r5, r0, #20
 800ad50:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ad54:	462b      	mov	r3, r5
 800ad56:	2200      	movs	r2, #0
 800ad58:	4543      	cmp	r3, r8
 800ad5a:	d321      	bcc.n	800ada0 <__multiply+0x98>
 800ad5c:	f107 0114 	add.w	r1, r7, #20
 800ad60:	f104 0214 	add.w	r2, r4, #20
 800ad64:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ad68:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ad6c:	9302      	str	r3, [sp, #8]
 800ad6e:	1b13      	subs	r3, r2, r4
 800ad70:	3b15      	subs	r3, #21
 800ad72:	f023 0303 	bic.w	r3, r3, #3
 800ad76:	3304      	adds	r3, #4
 800ad78:	f104 0715 	add.w	r7, r4, #21
 800ad7c:	42ba      	cmp	r2, r7
 800ad7e:	bf38      	it	cc
 800ad80:	2304      	movcc	r3, #4
 800ad82:	9301      	str	r3, [sp, #4]
 800ad84:	9b02      	ldr	r3, [sp, #8]
 800ad86:	9103      	str	r1, [sp, #12]
 800ad88:	428b      	cmp	r3, r1
 800ad8a:	d80c      	bhi.n	800ada6 <__multiply+0x9e>
 800ad8c:	2e00      	cmp	r6, #0
 800ad8e:	dd03      	ble.n	800ad98 <__multiply+0x90>
 800ad90:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d05b      	beq.n	800ae50 <__multiply+0x148>
 800ad98:	6106      	str	r6, [r0, #16]
 800ad9a:	b005      	add	sp, #20
 800ad9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ada0:	f843 2b04 	str.w	r2, [r3], #4
 800ada4:	e7d8      	b.n	800ad58 <__multiply+0x50>
 800ada6:	f8b1 a000 	ldrh.w	sl, [r1]
 800adaa:	f1ba 0f00 	cmp.w	sl, #0
 800adae:	d024      	beq.n	800adfa <__multiply+0xf2>
 800adb0:	f104 0e14 	add.w	lr, r4, #20
 800adb4:	46a9      	mov	r9, r5
 800adb6:	f04f 0c00 	mov.w	ip, #0
 800adba:	f85e 7b04 	ldr.w	r7, [lr], #4
 800adbe:	f8d9 3000 	ldr.w	r3, [r9]
 800adc2:	fa1f fb87 	uxth.w	fp, r7
 800adc6:	b29b      	uxth	r3, r3
 800adc8:	fb0a 330b 	mla	r3, sl, fp, r3
 800adcc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800add0:	f8d9 7000 	ldr.w	r7, [r9]
 800add4:	4463      	add	r3, ip
 800add6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800adda:	fb0a c70b 	mla	r7, sl, fp, ip
 800adde:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ade2:	b29b      	uxth	r3, r3
 800ade4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ade8:	4572      	cmp	r2, lr
 800adea:	f849 3b04 	str.w	r3, [r9], #4
 800adee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800adf2:	d8e2      	bhi.n	800adba <__multiply+0xb2>
 800adf4:	9b01      	ldr	r3, [sp, #4]
 800adf6:	f845 c003 	str.w	ip, [r5, r3]
 800adfa:	9b03      	ldr	r3, [sp, #12]
 800adfc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ae00:	3104      	adds	r1, #4
 800ae02:	f1b9 0f00 	cmp.w	r9, #0
 800ae06:	d021      	beq.n	800ae4c <__multiply+0x144>
 800ae08:	682b      	ldr	r3, [r5, #0]
 800ae0a:	f104 0c14 	add.w	ip, r4, #20
 800ae0e:	46ae      	mov	lr, r5
 800ae10:	f04f 0a00 	mov.w	sl, #0
 800ae14:	f8bc b000 	ldrh.w	fp, [ip]
 800ae18:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ae1c:	fb09 770b 	mla	r7, r9, fp, r7
 800ae20:	4457      	add	r7, sl
 800ae22:	b29b      	uxth	r3, r3
 800ae24:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ae28:	f84e 3b04 	str.w	r3, [lr], #4
 800ae2c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ae30:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ae34:	f8be 3000 	ldrh.w	r3, [lr]
 800ae38:	fb09 330a 	mla	r3, r9, sl, r3
 800ae3c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800ae40:	4562      	cmp	r2, ip
 800ae42:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ae46:	d8e5      	bhi.n	800ae14 <__multiply+0x10c>
 800ae48:	9f01      	ldr	r7, [sp, #4]
 800ae4a:	51eb      	str	r3, [r5, r7]
 800ae4c:	3504      	adds	r5, #4
 800ae4e:	e799      	b.n	800ad84 <__multiply+0x7c>
 800ae50:	3e01      	subs	r6, #1
 800ae52:	e79b      	b.n	800ad8c <__multiply+0x84>
 800ae54:	0800d37d 	.word	0x0800d37d
 800ae58:	0800d38e 	.word	0x0800d38e

0800ae5c <__pow5mult>:
 800ae5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae60:	4615      	mov	r5, r2
 800ae62:	f012 0203 	ands.w	r2, r2, #3
 800ae66:	4607      	mov	r7, r0
 800ae68:	460e      	mov	r6, r1
 800ae6a:	d007      	beq.n	800ae7c <__pow5mult+0x20>
 800ae6c:	4c25      	ldr	r4, [pc, #148]	@ (800af04 <__pow5mult+0xa8>)
 800ae6e:	3a01      	subs	r2, #1
 800ae70:	2300      	movs	r3, #0
 800ae72:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ae76:	f7ff fe55 	bl	800ab24 <__multadd>
 800ae7a:	4606      	mov	r6, r0
 800ae7c:	10ad      	asrs	r5, r5, #2
 800ae7e:	d03d      	beq.n	800aefc <__pow5mult+0xa0>
 800ae80:	69fc      	ldr	r4, [r7, #28]
 800ae82:	b97c      	cbnz	r4, 800aea4 <__pow5mult+0x48>
 800ae84:	2010      	movs	r0, #16
 800ae86:	f7ff fd35 	bl	800a8f4 <malloc>
 800ae8a:	4602      	mov	r2, r0
 800ae8c:	61f8      	str	r0, [r7, #28]
 800ae8e:	b928      	cbnz	r0, 800ae9c <__pow5mult+0x40>
 800ae90:	4b1d      	ldr	r3, [pc, #116]	@ (800af08 <__pow5mult+0xac>)
 800ae92:	481e      	ldr	r0, [pc, #120]	@ (800af0c <__pow5mult+0xb0>)
 800ae94:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ae98:	f001 fb6e 	bl	800c578 <__assert_func>
 800ae9c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aea0:	6004      	str	r4, [r0, #0]
 800aea2:	60c4      	str	r4, [r0, #12]
 800aea4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800aea8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aeac:	b94c      	cbnz	r4, 800aec2 <__pow5mult+0x66>
 800aeae:	f240 2171 	movw	r1, #625	@ 0x271
 800aeb2:	4638      	mov	r0, r7
 800aeb4:	f7ff ff12 	bl	800acdc <__i2b>
 800aeb8:	2300      	movs	r3, #0
 800aeba:	f8c8 0008 	str.w	r0, [r8, #8]
 800aebe:	4604      	mov	r4, r0
 800aec0:	6003      	str	r3, [r0, #0]
 800aec2:	f04f 0900 	mov.w	r9, #0
 800aec6:	07eb      	lsls	r3, r5, #31
 800aec8:	d50a      	bpl.n	800aee0 <__pow5mult+0x84>
 800aeca:	4631      	mov	r1, r6
 800aecc:	4622      	mov	r2, r4
 800aece:	4638      	mov	r0, r7
 800aed0:	f7ff ff1a 	bl	800ad08 <__multiply>
 800aed4:	4631      	mov	r1, r6
 800aed6:	4680      	mov	r8, r0
 800aed8:	4638      	mov	r0, r7
 800aeda:	f7ff fe01 	bl	800aae0 <_Bfree>
 800aede:	4646      	mov	r6, r8
 800aee0:	106d      	asrs	r5, r5, #1
 800aee2:	d00b      	beq.n	800aefc <__pow5mult+0xa0>
 800aee4:	6820      	ldr	r0, [r4, #0]
 800aee6:	b938      	cbnz	r0, 800aef8 <__pow5mult+0x9c>
 800aee8:	4622      	mov	r2, r4
 800aeea:	4621      	mov	r1, r4
 800aeec:	4638      	mov	r0, r7
 800aeee:	f7ff ff0b 	bl	800ad08 <__multiply>
 800aef2:	6020      	str	r0, [r4, #0]
 800aef4:	f8c0 9000 	str.w	r9, [r0]
 800aef8:	4604      	mov	r4, r0
 800aefa:	e7e4      	b.n	800aec6 <__pow5mult+0x6a>
 800aefc:	4630      	mov	r0, r6
 800aefe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af02:	bf00      	nop
 800af04:	0800d3e8 	.word	0x0800d3e8
 800af08:	0800d30e 	.word	0x0800d30e
 800af0c:	0800d38e 	.word	0x0800d38e

0800af10 <__lshift>:
 800af10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af14:	460c      	mov	r4, r1
 800af16:	6849      	ldr	r1, [r1, #4]
 800af18:	6923      	ldr	r3, [r4, #16]
 800af1a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800af1e:	68a3      	ldr	r3, [r4, #8]
 800af20:	4607      	mov	r7, r0
 800af22:	4691      	mov	r9, r2
 800af24:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800af28:	f108 0601 	add.w	r6, r8, #1
 800af2c:	42b3      	cmp	r3, r6
 800af2e:	db0b      	blt.n	800af48 <__lshift+0x38>
 800af30:	4638      	mov	r0, r7
 800af32:	f7ff fd95 	bl	800aa60 <_Balloc>
 800af36:	4605      	mov	r5, r0
 800af38:	b948      	cbnz	r0, 800af4e <__lshift+0x3e>
 800af3a:	4602      	mov	r2, r0
 800af3c:	4b28      	ldr	r3, [pc, #160]	@ (800afe0 <__lshift+0xd0>)
 800af3e:	4829      	ldr	r0, [pc, #164]	@ (800afe4 <__lshift+0xd4>)
 800af40:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800af44:	f001 fb18 	bl	800c578 <__assert_func>
 800af48:	3101      	adds	r1, #1
 800af4a:	005b      	lsls	r3, r3, #1
 800af4c:	e7ee      	b.n	800af2c <__lshift+0x1c>
 800af4e:	2300      	movs	r3, #0
 800af50:	f100 0114 	add.w	r1, r0, #20
 800af54:	f100 0210 	add.w	r2, r0, #16
 800af58:	4618      	mov	r0, r3
 800af5a:	4553      	cmp	r3, sl
 800af5c:	db33      	blt.n	800afc6 <__lshift+0xb6>
 800af5e:	6920      	ldr	r0, [r4, #16]
 800af60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800af64:	f104 0314 	add.w	r3, r4, #20
 800af68:	f019 091f 	ands.w	r9, r9, #31
 800af6c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800af70:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800af74:	d02b      	beq.n	800afce <__lshift+0xbe>
 800af76:	f1c9 0e20 	rsb	lr, r9, #32
 800af7a:	468a      	mov	sl, r1
 800af7c:	2200      	movs	r2, #0
 800af7e:	6818      	ldr	r0, [r3, #0]
 800af80:	fa00 f009 	lsl.w	r0, r0, r9
 800af84:	4310      	orrs	r0, r2
 800af86:	f84a 0b04 	str.w	r0, [sl], #4
 800af8a:	f853 2b04 	ldr.w	r2, [r3], #4
 800af8e:	459c      	cmp	ip, r3
 800af90:	fa22 f20e 	lsr.w	r2, r2, lr
 800af94:	d8f3      	bhi.n	800af7e <__lshift+0x6e>
 800af96:	ebac 0304 	sub.w	r3, ip, r4
 800af9a:	3b15      	subs	r3, #21
 800af9c:	f023 0303 	bic.w	r3, r3, #3
 800afa0:	3304      	adds	r3, #4
 800afa2:	f104 0015 	add.w	r0, r4, #21
 800afa6:	4584      	cmp	ip, r0
 800afa8:	bf38      	it	cc
 800afaa:	2304      	movcc	r3, #4
 800afac:	50ca      	str	r2, [r1, r3]
 800afae:	b10a      	cbz	r2, 800afb4 <__lshift+0xa4>
 800afb0:	f108 0602 	add.w	r6, r8, #2
 800afb4:	3e01      	subs	r6, #1
 800afb6:	4638      	mov	r0, r7
 800afb8:	612e      	str	r6, [r5, #16]
 800afba:	4621      	mov	r1, r4
 800afbc:	f7ff fd90 	bl	800aae0 <_Bfree>
 800afc0:	4628      	mov	r0, r5
 800afc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afc6:	f842 0f04 	str.w	r0, [r2, #4]!
 800afca:	3301      	adds	r3, #1
 800afcc:	e7c5      	b.n	800af5a <__lshift+0x4a>
 800afce:	3904      	subs	r1, #4
 800afd0:	f853 2b04 	ldr.w	r2, [r3], #4
 800afd4:	f841 2f04 	str.w	r2, [r1, #4]!
 800afd8:	459c      	cmp	ip, r3
 800afda:	d8f9      	bhi.n	800afd0 <__lshift+0xc0>
 800afdc:	e7ea      	b.n	800afb4 <__lshift+0xa4>
 800afde:	bf00      	nop
 800afe0:	0800d37d 	.word	0x0800d37d
 800afe4:	0800d38e 	.word	0x0800d38e

0800afe8 <__mcmp>:
 800afe8:	690a      	ldr	r2, [r1, #16]
 800afea:	4603      	mov	r3, r0
 800afec:	6900      	ldr	r0, [r0, #16]
 800afee:	1a80      	subs	r0, r0, r2
 800aff0:	b530      	push	{r4, r5, lr}
 800aff2:	d10e      	bne.n	800b012 <__mcmp+0x2a>
 800aff4:	3314      	adds	r3, #20
 800aff6:	3114      	adds	r1, #20
 800aff8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800affc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b000:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b004:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b008:	4295      	cmp	r5, r2
 800b00a:	d003      	beq.n	800b014 <__mcmp+0x2c>
 800b00c:	d205      	bcs.n	800b01a <__mcmp+0x32>
 800b00e:	f04f 30ff 	mov.w	r0, #4294967295
 800b012:	bd30      	pop	{r4, r5, pc}
 800b014:	42a3      	cmp	r3, r4
 800b016:	d3f3      	bcc.n	800b000 <__mcmp+0x18>
 800b018:	e7fb      	b.n	800b012 <__mcmp+0x2a>
 800b01a:	2001      	movs	r0, #1
 800b01c:	e7f9      	b.n	800b012 <__mcmp+0x2a>
	...

0800b020 <__mdiff>:
 800b020:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b024:	4689      	mov	r9, r1
 800b026:	4606      	mov	r6, r0
 800b028:	4611      	mov	r1, r2
 800b02a:	4648      	mov	r0, r9
 800b02c:	4614      	mov	r4, r2
 800b02e:	f7ff ffdb 	bl	800afe8 <__mcmp>
 800b032:	1e05      	subs	r5, r0, #0
 800b034:	d112      	bne.n	800b05c <__mdiff+0x3c>
 800b036:	4629      	mov	r1, r5
 800b038:	4630      	mov	r0, r6
 800b03a:	f7ff fd11 	bl	800aa60 <_Balloc>
 800b03e:	4602      	mov	r2, r0
 800b040:	b928      	cbnz	r0, 800b04e <__mdiff+0x2e>
 800b042:	4b3f      	ldr	r3, [pc, #252]	@ (800b140 <__mdiff+0x120>)
 800b044:	f240 2137 	movw	r1, #567	@ 0x237
 800b048:	483e      	ldr	r0, [pc, #248]	@ (800b144 <__mdiff+0x124>)
 800b04a:	f001 fa95 	bl	800c578 <__assert_func>
 800b04e:	2301      	movs	r3, #1
 800b050:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b054:	4610      	mov	r0, r2
 800b056:	b003      	add	sp, #12
 800b058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b05c:	bfbc      	itt	lt
 800b05e:	464b      	movlt	r3, r9
 800b060:	46a1      	movlt	r9, r4
 800b062:	4630      	mov	r0, r6
 800b064:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b068:	bfba      	itte	lt
 800b06a:	461c      	movlt	r4, r3
 800b06c:	2501      	movlt	r5, #1
 800b06e:	2500      	movge	r5, #0
 800b070:	f7ff fcf6 	bl	800aa60 <_Balloc>
 800b074:	4602      	mov	r2, r0
 800b076:	b918      	cbnz	r0, 800b080 <__mdiff+0x60>
 800b078:	4b31      	ldr	r3, [pc, #196]	@ (800b140 <__mdiff+0x120>)
 800b07a:	f240 2145 	movw	r1, #581	@ 0x245
 800b07e:	e7e3      	b.n	800b048 <__mdiff+0x28>
 800b080:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b084:	6926      	ldr	r6, [r4, #16]
 800b086:	60c5      	str	r5, [r0, #12]
 800b088:	f109 0310 	add.w	r3, r9, #16
 800b08c:	f109 0514 	add.w	r5, r9, #20
 800b090:	f104 0e14 	add.w	lr, r4, #20
 800b094:	f100 0b14 	add.w	fp, r0, #20
 800b098:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b09c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b0a0:	9301      	str	r3, [sp, #4]
 800b0a2:	46d9      	mov	r9, fp
 800b0a4:	f04f 0c00 	mov.w	ip, #0
 800b0a8:	9b01      	ldr	r3, [sp, #4]
 800b0aa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b0ae:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b0b2:	9301      	str	r3, [sp, #4]
 800b0b4:	fa1f f38a 	uxth.w	r3, sl
 800b0b8:	4619      	mov	r1, r3
 800b0ba:	b283      	uxth	r3, r0
 800b0bc:	1acb      	subs	r3, r1, r3
 800b0be:	0c00      	lsrs	r0, r0, #16
 800b0c0:	4463      	add	r3, ip
 800b0c2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b0c6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b0ca:	b29b      	uxth	r3, r3
 800b0cc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b0d0:	4576      	cmp	r6, lr
 800b0d2:	f849 3b04 	str.w	r3, [r9], #4
 800b0d6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b0da:	d8e5      	bhi.n	800b0a8 <__mdiff+0x88>
 800b0dc:	1b33      	subs	r3, r6, r4
 800b0de:	3b15      	subs	r3, #21
 800b0e0:	f023 0303 	bic.w	r3, r3, #3
 800b0e4:	3415      	adds	r4, #21
 800b0e6:	3304      	adds	r3, #4
 800b0e8:	42a6      	cmp	r6, r4
 800b0ea:	bf38      	it	cc
 800b0ec:	2304      	movcc	r3, #4
 800b0ee:	441d      	add	r5, r3
 800b0f0:	445b      	add	r3, fp
 800b0f2:	461e      	mov	r6, r3
 800b0f4:	462c      	mov	r4, r5
 800b0f6:	4544      	cmp	r4, r8
 800b0f8:	d30e      	bcc.n	800b118 <__mdiff+0xf8>
 800b0fa:	f108 0103 	add.w	r1, r8, #3
 800b0fe:	1b49      	subs	r1, r1, r5
 800b100:	f021 0103 	bic.w	r1, r1, #3
 800b104:	3d03      	subs	r5, #3
 800b106:	45a8      	cmp	r8, r5
 800b108:	bf38      	it	cc
 800b10a:	2100      	movcc	r1, #0
 800b10c:	440b      	add	r3, r1
 800b10e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b112:	b191      	cbz	r1, 800b13a <__mdiff+0x11a>
 800b114:	6117      	str	r7, [r2, #16]
 800b116:	e79d      	b.n	800b054 <__mdiff+0x34>
 800b118:	f854 1b04 	ldr.w	r1, [r4], #4
 800b11c:	46e6      	mov	lr, ip
 800b11e:	0c08      	lsrs	r0, r1, #16
 800b120:	fa1c fc81 	uxtah	ip, ip, r1
 800b124:	4471      	add	r1, lr
 800b126:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b12a:	b289      	uxth	r1, r1
 800b12c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b130:	f846 1b04 	str.w	r1, [r6], #4
 800b134:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b138:	e7dd      	b.n	800b0f6 <__mdiff+0xd6>
 800b13a:	3f01      	subs	r7, #1
 800b13c:	e7e7      	b.n	800b10e <__mdiff+0xee>
 800b13e:	bf00      	nop
 800b140:	0800d37d 	.word	0x0800d37d
 800b144:	0800d38e 	.word	0x0800d38e

0800b148 <__ulp>:
 800b148:	b082      	sub	sp, #8
 800b14a:	ed8d 0b00 	vstr	d0, [sp]
 800b14e:	9a01      	ldr	r2, [sp, #4]
 800b150:	4b0f      	ldr	r3, [pc, #60]	@ (800b190 <__ulp+0x48>)
 800b152:	4013      	ands	r3, r2
 800b154:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b158:	2b00      	cmp	r3, #0
 800b15a:	dc08      	bgt.n	800b16e <__ulp+0x26>
 800b15c:	425b      	negs	r3, r3
 800b15e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b162:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b166:	da04      	bge.n	800b172 <__ulp+0x2a>
 800b168:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b16c:	4113      	asrs	r3, r2
 800b16e:	2200      	movs	r2, #0
 800b170:	e008      	b.n	800b184 <__ulp+0x3c>
 800b172:	f1a2 0314 	sub.w	r3, r2, #20
 800b176:	2b1e      	cmp	r3, #30
 800b178:	bfda      	itte	le
 800b17a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b17e:	40da      	lsrle	r2, r3
 800b180:	2201      	movgt	r2, #1
 800b182:	2300      	movs	r3, #0
 800b184:	4619      	mov	r1, r3
 800b186:	4610      	mov	r0, r2
 800b188:	ec41 0b10 	vmov	d0, r0, r1
 800b18c:	b002      	add	sp, #8
 800b18e:	4770      	bx	lr
 800b190:	7ff00000 	.word	0x7ff00000

0800b194 <__b2d>:
 800b194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b198:	6906      	ldr	r6, [r0, #16]
 800b19a:	f100 0814 	add.w	r8, r0, #20
 800b19e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b1a2:	1f37      	subs	r7, r6, #4
 800b1a4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b1a8:	4610      	mov	r0, r2
 800b1aa:	f7ff fd4b 	bl	800ac44 <__hi0bits>
 800b1ae:	f1c0 0320 	rsb	r3, r0, #32
 800b1b2:	280a      	cmp	r0, #10
 800b1b4:	600b      	str	r3, [r1, #0]
 800b1b6:	491b      	ldr	r1, [pc, #108]	@ (800b224 <__b2d+0x90>)
 800b1b8:	dc15      	bgt.n	800b1e6 <__b2d+0x52>
 800b1ba:	f1c0 0c0b 	rsb	ip, r0, #11
 800b1be:	fa22 f30c 	lsr.w	r3, r2, ip
 800b1c2:	45b8      	cmp	r8, r7
 800b1c4:	ea43 0501 	orr.w	r5, r3, r1
 800b1c8:	bf34      	ite	cc
 800b1ca:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b1ce:	2300      	movcs	r3, #0
 800b1d0:	3015      	adds	r0, #21
 800b1d2:	fa02 f000 	lsl.w	r0, r2, r0
 800b1d6:	fa23 f30c 	lsr.w	r3, r3, ip
 800b1da:	4303      	orrs	r3, r0
 800b1dc:	461c      	mov	r4, r3
 800b1de:	ec45 4b10 	vmov	d0, r4, r5
 800b1e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1e6:	45b8      	cmp	r8, r7
 800b1e8:	bf3a      	itte	cc
 800b1ea:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b1ee:	f1a6 0708 	subcc.w	r7, r6, #8
 800b1f2:	2300      	movcs	r3, #0
 800b1f4:	380b      	subs	r0, #11
 800b1f6:	d012      	beq.n	800b21e <__b2d+0x8a>
 800b1f8:	f1c0 0120 	rsb	r1, r0, #32
 800b1fc:	fa23 f401 	lsr.w	r4, r3, r1
 800b200:	4082      	lsls	r2, r0
 800b202:	4322      	orrs	r2, r4
 800b204:	4547      	cmp	r7, r8
 800b206:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b20a:	bf8c      	ite	hi
 800b20c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b210:	2200      	movls	r2, #0
 800b212:	4083      	lsls	r3, r0
 800b214:	40ca      	lsrs	r2, r1
 800b216:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b21a:	4313      	orrs	r3, r2
 800b21c:	e7de      	b.n	800b1dc <__b2d+0x48>
 800b21e:	ea42 0501 	orr.w	r5, r2, r1
 800b222:	e7db      	b.n	800b1dc <__b2d+0x48>
 800b224:	3ff00000 	.word	0x3ff00000

0800b228 <__d2b>:
 800b228:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b22c:	460f      	mov	r7, r1
 800b22e:	2101      	movs	r1, #1
 800b230:	ec59 8b10 	vmov	r8, r9, d0
 800b234:	4616      	mov	r6, r2
 800b236:	f7ff fc13 	bl	800aa60 <_Balloc>
 800b23a:	4604      	mov	r4, r0
 800b23c:	b930      	cbnz	r0, 800b24c <__d2b+0x24>
 800b23e:	4602      	mov	r2, r0
 800b240:	4b23      	ldr	r3, [pc, #140]	@ (800b2d0 <__d2b+0xa8>)
 800b242:	4824      	ldr	r0, [pc, #144]	@ (800b2d4 <__d2b+0xac>)
 800b244:	f240 310f 	movw	r1, #783	@ 0x30f
 800b248:	f001 f996 	bl	800c578 <__assert_func>
 800b24c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b250:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b254:	b10d      	cbz	r5, 800b25a <__d2b+0x32>
 800b256:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b25a:	9301      	str	r3, [sp, #4]
 800b25c:	f1b8 0300 	subs.w	r3, r8, #0
 800b260:	d023      	beq.n	800b2aa <__d2b+0x82>
 800b262:	4668      	mov	r0, sp
 800b264:	9300      	str	r3, [sp, #0]
 800b266:	f7ff fd0c 	bl	800ac82 <__lo0bits>
 800b26a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b26e:	b1d0      	cbz	r0, 800b2a6 <__d2b+0x7e>
 800b270:	f1c0 0320 	rsb	r3, r0, #32
 800b274:	fa02 f303 	lsl.w	r3, r2, r3
 800b278:	430b      	orrs	r3, r1
 800b27a:	40c2      	lsrs	r2, r0
 800b27c:	6163      	str	r3, [r4, #20]
 800b27e:	9201      	str	r2, [sp, #4]
 800b280:	9b01      	ldr	r3, [sp, #4]
 800b282:	61a3      	str	r3, [r4, #24]
 800b284:	2b00      	cmp	r3, #0
 800b286:	bf0c      	ite	eq
 800b288:	2201      	moveq	r2, #1
 800b28a:	2202      	movne	r2, #2
 800b28c:	6122      	str	r2, [r4, #16]
 800b28e:	b1a5      	cbz	r5, 800b2ba <__d2b+0x92>
 800b290:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b294:	4405      	add	r5, r0
 800b296:	603d      	str	r5, [r7, #0]
 800b298:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b29c:	6030      	str	r0, [r6, #0]
 800b29e:	4620      	mov	r0, r4
 800b2a0:	b003      	add	sp, #12
 800b2a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b2a6:	6161      	str	r1, [r4, #20]
 800b2a8:	e7ea      	b.n	800b280 <__d2b+0x58>
 800b2aa:	a801      	add	r0, sp, #4
 800b2ac:	f7ff fce9 	bl	800ac82 <__lo0bits>
 800b2b0:	9b01      	ldr	r3, [sp, #4]
 800b2b2:	6163      	str	r3, [r4, #20]
 800b2b4:	3020      	adds	r0, #32
 800b2b6:	2201      	movs	r2, #1
 800b2b8:	e7e8      	b.n	800b28c <__d2b+0x64>
 800b2ba:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b2be:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b2c2:	6038      	str	r0, [r7, #0]
 800b2c4:	6918      	ldr	r0, [r3, #16]
 800b2c6:	f7ff fcbd 	bl	800ac44 <__hi0bits>
 800b2ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b2ce:	e7e5      	b.n	800b29c <__d2b+0x74>
 800b2d0:	0800d37d 	.word	0x0800d37d
 800b2d4:	0800d38e 	.word	0x0800d38e

0800b2d8 <__ratio>:
 800b2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2dc:	b085      	sub	sp, #20
 800b2de:	e9cd 1000 	strd	r1, r0, [sp]
 800b2e2:	a902      	add	r1, sp, #8
 800b2e4:	f7ff ff56 	bl	800b194 <__b2d>
 800b2e8:	9800      	ldr	r0, [sp, #0]
 800b2ea:	a903      	add	r1, sp, #12
 800b2ec:	ec55 4b10 	vmov	r4, r5, d0
 800b2f0:	f7ff ff50 	bl	800b194 <__b2d>
 800b2f4:	9b01      	ldr	r3, [sp, #4]
 800b2f6:	6919      	ldr	r1, [r3, #16]
 800b2f8:	9b00      	ldr	r3, [sp, #0]
 800b2fa:	691b      	ldr	r3, [r3, #16]
 800b2fc:	1ac9      	subs	r1, r1, r3
 800b2fe:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b302:	1a9b      	subs	r3, r3, r2
 800b304:	ec5b ab10 	vmov	sl, fp, d0
 800b308:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	bfce      	itee	gt
 800b310:	462a      	movgt	r2, r5
 800b312:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b316:	465a      	movle	r2, fp
 800b318:	462f      	mov	r7, r5
 800b31a:	46d9      	mov	r9, fp
 800b31c:	bfcc      	ite	gt
 800b31e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b322:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b326:	464b      	mov	r3, r9
 800b328:	4652      	mov	r2, sl
 800b32a:	4620      	mov	r0, r4
 800b32c:	4639      	mov	r1, r7
 800b32e:	f7f5 fa8d 	bl	800084c <__aeabi_ddiv>
 800b332:	ec41 0b10 	vmov	d0, r0, r1
 800b336:	b005      	add	sp, #20
 800b338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b33c <__copybits>:
 800b33c:	3901      	subs	r1, #1
 800b33e:	b570      	push	{r4, r5, r6, lr}
 800b340:	1149      	asrs	r1, r1, #5
 800b342:	6914      	ldr	r4, [r2, #16]
 800b344:	3101      	adds	r1, #1
 800b346:	f102 0314 	add.w	r3, r2, #20
 800b34a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b34e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b352:	1f05      	subs	r5, r0, #4
 800b354:	42a3      	cmp	r3, r4
 800b356:	d30c      	bcc.n	800b372 <__copybits+0x36>
 800b358:	1aa3      	subs	r3, r4, r2
 800b35a:	3b11      	subs	r3, #17
 800b35c:	f023 0303 	bic.w	r3, r3, #3
 800b360:	3211      	adds	r2, #17
 800b362:	42a2      	cmp	r2, r4
 800b364:	bf88      	it	hi
 800b366:	2300      	movhi	r3, #0
 800b368:	4418      	add	r0, r3
 800b36a:	2300      	movs	r3, #0
 800b36c:	4288      	cmp	r0, r1
 800b36e:	d305      	bcc.n	800b37c <__copybits+0x40>
 800b370:	bd70      	pop	{r4, r5, r6, pc}
 800b372:	f853 6b04 	ldr.w	r6, [r3], #4
 800b376:	f845 6f04 	str.w	r6, [r5, #4]!
 800b37a:	e7eb      	b.n	800b354 <__copybits+0x18>
 800b37c:	f840 3b04 	str.w	r3, [r0], #4
 800b380:	e7f4      	b.n	800b36c <__copybits+0x30>

0800b382 <__any_on>:
 800b382:	f100 0214 	add.w	r2, r0, #20
 800b386:	6900      	ldr	r0, [r0, #16]
 800b388:	114b      	asrs	r3, r1, #5
 800b38a:	4298      	cmp	r0, r3
 800b38c:	b510      	push	{r4, lr}
 800b38e:	db11      	blt.n	800b3b4 <__any_on+0x32>
 800b390:	dd0a      	ble.n	800b3a8 <__any_on+0x26>
 800b392:	f011 011f 	ands.w	r1, r1, #31
 800b396:	d007      	beq.n	800b3a8 <__any_on+0x26>
 800b398:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b39c:	fa24 f001 	lsr.w	r0, r4, r1
 800b3a0:	fa00 f101 	lsl.w	r1, r0, r1
 800b3a4:	428c      	cmp	r4, r1
 800b3a6:	d10b      	bne.n	800b3c0 <__any_on+0x3e>
 800b3a8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b3ac:	4293      	cmp	r3, r2
 800b3ae:	d803      	bhi.n	800b3b8 <__any_on+0x36>
 800b3b0:	2000      	movs	r0, #0
 800b3b2:	bd10      	pop	{r4, pc}
 800b3b4:	4603      	mov	r3, r0
 800b3b6:	e7f7      	b.n	800b3a8 <__any_on+0x26>
 800b3b8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b3bc:	2900      	cmp	r1, #0
 800b3be:	d0f5      	beq.n	800b3ac <__any_on+0x2a>
 800b3c0:	2001      	movs	r0, #1
 800b3c2:	e7f6      	b.n	800b3b2 <__any_on+0x30>

0800b3c4 <sulp>:
 800b3c4:	b570      	push	{r4, r5, r6, lr}
 800b3c6:	4604      	mov	r4, r0
 800b3c8:	460d      	mov	r5, r1
 800b3ca:	ec45 4b10 	vmov	d0, r4, r5
 800b3ce:	4616      	mov	r6, r2
 800b3d0:	f7ff feba 	bl	800b148 <__ulp>
 800b3d4:	ec51 0b10 	vmov	r0, r1, d0
 800b3d8:	b17e      	cbz	r6, 800b3fa <sulp+0x36>
 800b3da:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b3de:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	dd09      	ble.n	800b3fa <sulp+0x36>
 800b3e6:	051b      	lsls	r3, r3, #20
 800b3e8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b3ec:	2400      	movs	r4, #0
 800b3ee:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b3f2:	4622      	mov	r2, r4
 800b3f4:	462b      	mov	r3, r5
 800b3f6:	f7f5 f8ff 	bl	80005f8 <__aeabi_dmul>
 800b3fa:	ec41 0b10 	vmov	d0, r0, r1
 800b3fe:	bd70      	pop	{r4, r5, r6, pc}

0800b400 <_strtod_l>:
 800b400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b404:	b09f      	sub	sp, #124	@ 0x7c
 800b406:	460c      	mov	r4, r1
 800b408:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b40a:	2200      	movs	r2, #0
 800b40c:	921a      	str	r2, [sp, #104]	@ 0x68
 800b40e:	9005      	str	r0, [sp, #20]
 800b410:	f04f 0a00 	mov.w	sl, #0
 800b414:	f04f 0b00 	mov.w	fp, #0
 800b418:	460a      	mov	r2, r1
 800b41a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b41c:	7811      	ldrb	r1, [r2, #0]
 800b41e:	292b      	cmp	r1, #43	@ 0x2b
 800b420:	d04a      	beq.n	800b4b8 <_strtod_l+0xb8>
 800b422:	d838      	bhi.n	800b496 <_strtod_l+0x96>
 800b424:	290d      	cmp	r1, #13
 800b426:	d832      	bhi.n	800b48e <_strtod_l+0x8e>
 800b428:	2908      	cmp	r1, #8
 800b42a:	d832      	bhi.n	800b492 <_strtod_l+0x92>
 800b42c:	2900      	cmp	r1, #0
 800b42e:	d03b      	beq.n	800b4a8 <_strtod_l+0xa8>
 800b430:	2200      	movs	r2, #0
 800b432:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b434:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b436:	782a      	ldrb	r2, [r5, #0]
 800b438:	2a30      	cmp	r2, #48	@ 0x30
 800b43a:	f040 80b3 	bne.w	800b5a4 <_strtod_l+0x1a4>
 800b43e:	786a      	ldrb	r2, [r5, #1]
 800b440:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b444:	2a58      	cmp	r2, #88	@ 0x58
 800b446:	d16e      	bne.n	800b526 <_strtod_l+0x126>
 800b448:	9302      	str	r3, [sp, #8]
 800b44a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b44c:	9301      	str	r3, [sp, #4]
 800b44e:	ab1a      	add	r3, sp, #104	@ 0x68
 800b450:	9300      	str	r3, [sp, #0]
 800b452:	4a8e      	ldr	r2, [pc, #568]	@ (800b68c <_strtod_l+0x28c>)
 800b454:	9805      	ldr	r0, [sp, #20]
 800b456:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b458:	a919      	add	r1, sp, #100	@ 0x64
 800b45a:	f001 f927 	bl	800c6ac <__gethex>
 800b45e:	f010 060f 	ands.w	r6, r0, #15
 800b462:	4604      	mov	r4, r0
 800b464:	d005      	beq.n	800b472 <_strtod_l+0x72>
 800b466:	2e06      	cmp	r6, #6
 800b468:	d128      	bne.n	800b4bc <_strtod_l+0xbc>
 800b46a:	3501      	adds	r5, #1
 800b46c:	2300      	movs	r3, #0
 800b46e:	9519      	str	r5, [sp, #100]	@ 0x64
 800b470:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b472:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b474:	2b00      	cmp	r3, #0
 800b476:	f040 858e 	bne.w	800bf96 <_strtod_l+0xb96>
 800b47a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b47c:	b1cb      	cbz	r3, 800b4b2 <_strtod_l+0xb2>
 800b47e:	4652      	mov	r2, sl
 800b480:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b484:	ec43 2b10 	vmov	d0, r2, r3
 800b488:	b01f      	add	sp, #124	@ 0x7c
 800b48a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b48e:	2920      	cmp	r1, #32
 800b490:	d1ce      	bne.n	800b430 <_strtod_l+0x30>
 800b492:	3201      	adds	r2, #1
 800b494:	e7c1      	b.n	800b41a <_strtod_l+0x1a>
 800b496:	292d      	cmp	r1, #45	@ 0x2d
 800b498:	d1ca      	bne.n	800b430 <_strtod_l+0x30>
 800b49a:	2101      	movs	r1, #1
 800b49c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b49e:	1c51      	adds	r1, r2, #1
 800b4a0:	9119      	str	r1, [sp, #100]	@ 0x64
 800b4a2:	7852      	ldrb	r2, [r2, #1]
 800b4a4:	2a00      	cmp	r2, #0
 800b4a6:	d1c5      	bne.n	800b434 <_strtod_l+0x34>
 800b4a8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b4aa:	9419      	str	r4, [sp, #100]	@ 0x64
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	f040 8570 	bne.w	800bf92 <_strtod_l+0xb92>
 800b4b2:	4652      	mov	r2, sl
 800b4b4:	465b      	mov	r3, fp
 800b4b6:	e7e5      	b.n	800b484 <_strtod_l+0x84>
 800b4b8:	2100      	movs	r1, #0
 800b4ba:	e7ef      	b.n	800b49c <_strtod_l+0x9c>
 800b4bc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b4be:	b13a      	cbz	r2, 800b4d0 <_strtod_l+0xd0>
 800b4c0:	2135      	movs	r1, #53	@ 0x35
 800b4c2:	a81c      	add	r0, sp, #112	@ 0x70
 800b4c4:	f7ff ff3a 	bl	800b33c <__copybits>
 800b4c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b4ca:	9805      	ldr	r0, [sp, #20]
 800b4cc:	f7ff fb08 	bl	800aae0 <_Bfree>
 800b4d0:	3e01      	subs	r6, #1
 800b4d2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b4d4:	2e04      	cmp	r6, #4
 800b4d6:	d806      	bhi.n	800b4e6 <_strtod_l+0xe6>
 800b4d8:	e8df f006 	tbb	[pc, r6]
 800b4dc:	201d0314 	.word	0x201d0314
 800b4e0:	14          	.byte	0x14
 800b4e1:	00          	.byte	0x00
 800b4e2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b4e6:	05e1      	lsls	r1, r4, #23
 800b4e8:	bf48      	it	mi
 800b4ea:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b4ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b4f2:	0d1b      	lsrs	r3, r3, #20
 800b4f4:	051b      	lsls	r3, r3, #20
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d1bb      	bne.n	800b472 <_strtod_l+0x72>
 800b4fa:	f7fe fb2f 	bl	8009b5c <__errno>
 800b4fe:	2322      	movs	r3, #34	@ 0x22
 800b500:	6003      	str	r3, [r0, #0]
 800b502:	e7b6      	b.n	800b472 <_strtod_l+0x72>
 800b504:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b508:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b50c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b510:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b514:	e7e7      	b.n	800b4e6 <_strtod_l+0xe6>
 800b516:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800b694 <_strtod_l+0x294>
 800b51a:	e7e4      	b.n	800b4e6 <_strtod_l+0xe6>
 800b51c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b520:	f04f 3aff 	mov.w	sl, #4294967295
 800b524:	e7df      	b.n	800b4e6 <_strtod_l+0xe6>
 800b526:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b528:	1c5a      	adds	r2, r3, #1
 800b52a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b52c:	785b      	ldrb	r3, [r3, #1]
 800b52e:	2b30      	cmp	r3, #48	@ 0x30
 800b530:	d0f9      	beq.n	800b526 <_strtod_l+0x126>
 800b532:	2b00      	cmp	r3, #0
 800b534:	d09d      	beq.n	800b472 <_strtod_l+0x72>
 800b536:	2301      	movs	r3, #1
 800b538:	9309      	str	r3, [sp, #36]	@ 0x24
 800b53a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b53c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b53e:	2300      	movs	r3, #0
 800b540:	9308      	str	r3, [sp, #32]
 800b542:	930a      	str	r3, [sp, #40]	@ 0x28
 800b544:	461f      	mov	r7, r3
 800b546:	220a      	movs	r2, #10
 800b548:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b54a:	7805      	ldrb	r5, [r0, #0]
 800b54c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b550:	b2d9      	uxtb	r1, r3
 800b552:	2909      	cmp	r1, #9
 800b554:	d928      	bls.n	800b5a8 <_strtod_l+0x1a8>
 800b556:	494e      	ldr	r1, [pc, #312]	@ (800b690 <_strtod_l+0x290>)
 800b558:	2201      	movs	r2, #1
 800b55a:	f000 ffd5 	bl	800c508 <strncmp>
 800b55e:	2800      	cmp	r0, #0
 800b560:	d032      	beq.n	800b5c8 <_strtod_l+0x1c8>
 800b562:	2000      	movs	r0, #0
 800b564:	462a      	mov	r2, r5
 800b566:	4681      	mov	r9, r0
 800b568:	463d      	mov	r5, r7
 800b56a:	4603      	mov	r3, r0
 800b56c:	2a65      	cmp	r2, #101	@ 0x65
 800b56e:	d001      	beq.n	800b574 <_strtod_l+0x174>
 800b570:	2a45      	cmp	r2, #69	@ 0x45
 800b572:	d114      	bne.n	800b59e <_strtod_l+0x19e>
 800b574:	b91d      	cbnz	r5, 800b57e <_strtod_l+0x17e>
 800b576:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b578:	4302      	orrs	r2, r0
 800b57a:	d095      	beq.n	800b4a8 <_strtod_l+0xa8>
 800b57c:	2500      	movs	r5, #0
 800b57e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b580:	1c62      	adds	r2, r4, #1
 800b582:	9219      	str	r2, [sp, #100]	@ 0x64
 800b584:	7862      	ldrb	r2, [r4, #1]
 800b586:	2a2b      	cmp	r2, #43	@ 0x2b
 800b588:	d077      	beq.n	800b67a <_strtod_l+0x27a>
 800b58a:	2a2d      	cmp	r2, #45	@ 0x2d
 800b58c:	d07b      	beq.n	800b686 <_strtod_l+0x286>
 800b58e:	f04f 0c00 	mov.w	ip, #0
 800b592:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b596:	2909      	cmp	r1, #9
 800b598:	f240 8082 	bls.w	800b6a0 <_strtod_l+0x2a0>
 800b59c:	9419      	str	r4, [sp, #100]	@ 0x64
 800b59e:	f04f 0800 	mov.w	r8, #0
 800b5a2:	e0a2      	b.n	800b6ea <_strtod_l+0x2ea>
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	e7c7      	b.n	800b538 <_strtod_l+0x138>
 800b5a8:	2f08      	cmp	r7, #8
 800b5aa:	bfd5      	itete	le
 800b5ac:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800b5ae:	9908      	ldrgt	r1, [sp, #32]
 800b5b0:	fb02 3301 	mlale	r3, r2, r1, r3
 800b5b4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b5b8:	f100 0001 	add.w	r0, r0, #1
 800b5bc:	bfd4      	ite	le
 800b5be:	930a      	strle	r3, [sp, #40]	@ 0x28
 800b5c0:	9308      	strgt	r3, [sp, #32]
 800b5c2:	3701      	adds	r7, #1
 800b5c4:	9019      	str	r0, [sp, #100]	@ 0x64
 800b5c6:	e7bf      	b.n	800b548 <_strtod_l+0x148>
 800b5c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b5ca:	1c5a      	adds	r2, r3, #1
 800b5cc:	9219      	str	r2, [sp, #100]	@ 0x64
 800b5ce:	785a      	ldrb	r2, [r3, #1]
 800b5d0:	b37f      	cbz	r7, 800b632 <_strtod_l+0x232>
 800b5d2:	4681      	mov	r9, r0
 800b5d4:	463d      	mov	r5, r7
 800b5d6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b5da:	2b09      	cmp	r3, #9
 800b5dc:	d912      	bls.n	800b604 <_strtod_l+0x204>
 800b5de:	2301      	movs	r3, #1
 800b5e0:	e7c4      	b.n	800b56c <_strtod_l+0x16c>
 800b5e2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b5e4:	1c5a      	adds	r2, r3, #1
 800b5e6:	9219      	str	r2, [sp, #100]	@ 0x64
 800b5e8:	785a      	ldrb	r2, [r3, #1]
 800b5ea:	3001      	adds	r0, #1
 800b5ec:	2a30      	cmp	r2, #48	@ 0x30
 800b5ee:	d0f8      	beq.n	800b5e2 <_strtod_l+0x1e2>
 800b5f0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b5f4:	2b08      	cmp	r3, #8
 800b5f6:	f200 84d3 	bhi.w	800bfa0 <_strtod_l+0xba0>
 800b5fa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b5fc:	930c      	str	r3, [sp, #48]	@ 0x30
 800b5fe:	4681      	mov	r9, r0
 800b600:	2000      	movs	r0, #0
 800b602:	4605      	mov	r5, r0
 800b604:	3a30      	subs	r2, #48	@ 0x30
 800b606:	f100 0301 	add.w	r3, r0, #1
 800b60a:	d02a      	beq.n	800b662 <_strtod_l+0x262>
 800b60c:	4499      	add	r9, r3
 800b60e:	eb00 0c05 	add.w	ip, r0, r5
 800b612:	462b      	mov	r3, r5
 800b614:	210a      	movs	r1, #10
 800b616:	4563      	cmp	r3, ip
 800b618:	d10d      	bne.n	800b636 <_strtod_l+0x236>
 800b61a:	1c69      	adds	r1, r5, #1
 800b61c:	4401      	add	r1, r0
 800b61e:	4428      	add	r0, r5
 800b620:	2808      	cmp	r0, #8
 800b622:	dc16      	bgt.n	800b652 <_strtod_l+0x252>
 800b624:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b626:	230a      	movs	r3, #10
 800b628:	fb03 2300 	mla	r3, r3, r0, r2
 800b62c:	930a      	str	r3, [sp, #40]	@ 0x28
 800b62e:	2300      	movs	r3, #0
 800b630:	e018      	b.n	800b664 <_strtod_l+0x264>
 800b632:	4638      	mov	r0, r7
 800b634:	e7da      	b.n	800b5ec <_strtod_l+0x1ec>
 800b636:	2b08      	cmp	r3, #8
 800b638:	f103 0301 	add.w	r3, r3, #1
 800b63c:	dc03      	bgt.n	800b646 <_strtod_l+0x246>
 800b63e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b640:	434e      	muls	r6, r1
 800b642:	960a      	str	r6, [sp, #40]	@ 0x28
 800b644:	e7e7      	b.n	800b616 <_strtod_l+0x216>
 800b646:	2b10      	cmp	r3, #16
 800b648:	bfde      	ittt	le
 800b64a:	9e08      	ldrle	r6, [sp, #32]
 800b64c:	434e      	mulle	r6, r1
 800b64e:	9608      	strle	r6, [sp, #32]
 800b650:	e7e1      	b.n	800b616 <_strtod_l+0x216>
 800b652:	280f      	cmp	r0, #15
 800b654:	dceb      	bgt.n	800b62e <_strtod_l+0x22e>
 800b656:	9808      	ldr	r0, [sp, #32]
 800b658:	230a      	movs	r3, #10
 800b65a:	fb03 2300 	mla	r3, r3, r0, r2
 800b65e:	9308      	str	r3, [sp, #32]
 800b660:	e7e5      	b.n	800b62e <_strtod_l+0x22e>
 800b662:	4629      	mov	r1, r5
 800b664:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b666:	1c50      	adds	r0, r2, #1
 800b668:	9019      	str	r0, [sp, #100]	@ 0x64
 800b66a:	7852      	ldrb	r2, [r2, #1]
 800b66c:	4618      	mov	r0, r3
 800b66e:	460d      	mov	r5, r1
 800b670:	e7b1      	b.n	800b5d6 <_strtod_l+0x1d6>
 800b672:	f04f 0900 	mov.w	r9, #0
 800b676:	2301      	movs	r3, #1
 800b678:	e77d      	b.n	800b576 <_strtod_l+0x176>
 800b67a:	f04f 0c00 	mov.w	ip, #0
 800b67e:	1ca2      	adds	r2, r4, #2
 800b680:	9219      	str	r2, [sp, #100]	@ 0x64
 800b682:	78a2      	ldrb	r2, [r4, #2]
 800b684:	e785      	b.n	800b592 <_strtod_l+0x192>
 800b686:	f04f 0c01 	mov.w	ip, #1
 800b68a:	e7f8      	b.n	800b67e <_strtod_l+0x27e>
 800b68c:	0800d500 	.word	0x0800d500
 800b690:	0800d4e8 	.word	0x0800d4e8
 800b694:	7ff00000 	.word	0x7ff00000
 800b698:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b69a:	1c51      	adds	r1, r2, #1
 800b69c:	9119      	str	r1, [sp, #100]	@ 0x64
 800b69e:	7852      	ldrb	r2, [r2, #1]
 800b6a0:	2a30      	cmp	r2, #48	@ 0x30
 800b6a2:	d0f9      	beq.n	800b698 <_strtod_l+0x298>
 800b6a4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b6a8:	2908      	cmp	r1, #8
 800b6aa:	f63f af78 	bhi.w	800b59e <_strtod_l+0x19e>
 800b6ae:	3a30      	subs	r2, #48	@ 0x30
 800b6b0:	920e      	str	r2, [sp, #56]	@ 0x38
 800b6b2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b6b4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b6b6:	f04f 080a 	mov.w	r8, #10
 800b6ba:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b6bc:	1c56      	adds	r6, r2, #1
 800b6be:	9619      	str	r6, [sp, #100]	@ 0x64
 800b6c0:	7852      	ldrb	r2, [r2, #1]
 800b6c2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b6c6:	f1be 0f09 	cmp.w	lr, #9
 800b6ca:	d939      	bls.n	800b740 <_strtod_l+0x340>
 800b6cc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b6ce:	1a76      	subs	r6, r6, r1
 800b6d0:	2e08      	cmp	r6, #8
 800b6d2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b6d6:	dc03      	bgt.n	800b6e0 <_strtod_l+0x2e0>
 800b6d8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b6da:	4588      	cmp	r8, r1
 800b6dc:	bfa8      	it	ge
 800b6de:	4688      	movge	r8, r1
 800b6e0:	f1bc 0f00 	cmp.w	ip, #0
 800b6e4:	d001      	beq.n	800b6ea <_strtod_l+0x2ea>
 800b6e6:	f1c8 0800 	rsb	r8, r8, #0
 800b6ea:	2d00      	cmp	r5, #0
 800b6ec:	d14e      	bne.n	800b78c <_strtod_l+0x38c>
 800b6ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b6f0:	4308      	orrs	r0, r1
 800b6f2:	f47f aebe 	bne.w	800b472 <_strtod_l+0x72>
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	f47f aed6 	bne.w	800b4a8 <_strtod_l+0xa8>
 800b6fc:	2a69      	cmp	r2, #105	@ 0x69
 800b6fe:	d028      	beq.n	800b752 <_strtod_l+0x352>
 800b700:	dc25      	bgt.n	800b74e <_strtod_l+0x34e>
 800b702:	2a49      	cmp	r2, #73	@ 0x49
 800b704:	d025      	beq.n	800b752 <_strtod_l+0x352>
 800b706:	2a4e      	cmp	r2, #78	@ 0x4e
 800b708:	f47f aece 	bne.w	800b4a8 <_strtod_l+0xa8>
 800b70c:	499b      	ldr	r1, [pc, #620]	@ (800b97c <_strtod_l+0x57c>)
 800b70e:	a819      	add	r0, sp, #100	@ 0x64
 800b710:	f001 f9ee 	bl	800caf0 <__match>
 800b714:	2800      	cmp	r0, #0
 800b716:	f43f aec7 	beq.w	800b4a8 <_strtod_l+0xa8>
 800b71a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b71c:	781b      	ldrb	r3, [r3, #0]
 800b71e:	2b28      	cmp	r3, #40	@ 0x28
 800b720:	d12e      	bne.n	800b780 <_strtod_l+0x380>
 800b722:	4997      	ldr	r1, [pc, #604]	@ (800b980 <_strtod_l+0x580>)
 800b724:	aa1c      	add	r2, sp, #112	@ 0x70
 800b726:	a819      	add	r0, sp, #100	@ 0x64
 800b728:	f001 f9f6 	bl	800cb18 <__hexnan>
 800b72c:	2805      	cmp	r0, #5
 800b72e:	d127      	bne.n	800b780 <_strtod_l+0x380>
 800b730:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b732:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b736:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b73a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b73e:	e698      	b.n	800b472 <_strtod_l+0x72>
 800b740:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b742:	fb08 2101 	mla	r1, r8, r1, r2
 800b746:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b74a:	920e      	str	r2, [sp, #56]	@ 0x38
 800b74c:	e7b5      	b.n	800b6ba <_strtod_l+0x2ba>
 800b74e:	2a6e      	cmp	r2, #110	@ 0x6e
 800b750:	e7da      	b.n	800b708 <_strtod_l+0x308>
 800b752:	498c      	ldr	r1, [pc, #560]	@ (800b984 <_strtod_l+0x584>)
 800b754:	a819      	add	r0, sp, #100	@ 0x64
 800b756:	f001 f9cb 	bl	800caf0 <__match>
 800b75a:	2800      	cmp	r0, #0
 800b75c:	f43f aea4 	beq.w	800b4a8 <_strtod_l+0xa8>
 800b760:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b762:	4989      	ldr	r1, [pc, #548]	@ (800b988 <_strtod_l+0x588>)
 800b764:	3b01      	subs	r3, #1
 800b766:	a819      	add	r0, sp, #100	@ 0x64
 800b768:	9319      	str	r3, [sp, #100]	@ 0x64
 800b76a:	f001 f9c1 	bl	800caf0 <__match>
 800b76e:	b910      	cbnz	r0, 800b776 <_strtod_l+0x376>
 800b770:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b772:	3301      	adds	r3, #1
 800b774:	9319      	str	r3, [sp, #100]	@ 0x64
 800b776:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800b998 <_strtod_l+0x598>
 800b77a:	f04f 0a00 	mov.w	sl, #0
 800b77e:	e678      	b.n	800b472 <_strtod_l+0x72>
 800b780:	4882      	ldr	r0, [pc, #520]	@ (800b98c <_strtod_l+0x58c>)
 800b782:	f000 fef1 	bl	800c568 <nan>
 800b786:	ec5b ab10 	vmov	sl, fp, d0
 800b78a:	e672      	b.n	800b472 <_strtod_l+0x72>
 800b78c:	eba8 0309 	sub.w	r3, r8, r9
 800b790:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b792:	9309      	str	r3, [sp, #36]	@ 0x24
 800b794:	2f00      	cmp	r7, #0
 800b796:	bf08      	it	eq
 800b798:	462f      	moveq	r7, r5
 800b79a:	2d10      	cmp	r5, #16
 800b79c:	462c      	mov	r4, r5
 800b79e:	bfa8      	it	ge
 800b7a0:	2410      	movge	r4, #16
 800b7a2:	f7f4 feaf 	bl	8000504 <__aeabi_ui2d>
 800b7a6:	2d09      	cmp	r5, #9
 800b7a8:	4682      	mov	sl, r0
 800b7aa:	468b      	mov	fp, r1
 800b7ac:	dc13      	bgt.n	800b7d6 <_strtod_l+0x3d6>
 800b7ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	f43f ae5e 	beq.w	800b472 <_strtod_l+0x72>
 800b7b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7b8:	dd78      	ble.n	800b8ac <_strtod_l+0x4ac>
 800b7ba:	2b16      	cmp	r3, #22
 800b7bc:	dc5f      	bgt.n	800b87e <_strtod_l+0x47e>
 800b7be:	4974      	ldr	r1, [pc, #464]	@ (800b990 <_strtod_l+0x590>)
 800b7c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b7c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b7c8:	4652      	mov	r2, sl
 800b7ca:	465b      	mov	r3, fp
 800b7cc:	f7f4 ff14 	bl	80005f8 <__aeabi_dmul>
 800b7d0:	4682      	mov	sl, r0
 800b7d2:	468b      	mov	fp, r1
 800b7d4:	e64d      	b.n	800b472 <_strtod_l+0x72>
 800b7d6:	4b6e      	ldr	r3, [pc, #440]	@ (800b990 <_strtod_l+0x590>)
 800b7d8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b7dc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b7e0:	f7f4 ff0a 	bl	80005f8 <__aeabi_dmul>
 800b7e4:	4682      	mov	sl, r0
 800b7e6:	9808      	ldr	r0, [sp, #32]
 800b7e8:	468b      	mov	fp, r1
 800b7ea:	f7f4 fe8b 	bl	8000504 <__aeabi_ui2d>
 800b7ee:	4602      	mov	r2, r0
 800b7f0:	460b      	mov	r3, r1
 800b7f2:	4650      	mov	r0, sl
 800b7f4:	4659      	mov	r1, fp
 800b7f6:	f7f4 fd49 	bl	800028c <__adddf3>
 800b7fa:	2d0f      	cmp	r5, #15
 800b7fc:	4682      	mov	sl, r0
 800b7fe:	468b      	mov	fp, r1
 800b800:	ddd5      	ble.n	800b7ae <_strtod_l+0x3ae>
 800b802:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b804:	1b2c      	subs	r4, r5, r4
 800b806:	441c      	add	r4, r3
 800b808:	2c00      	cmp	r4, #0
 800b80a:	f340 8096 	ble.w	800b93a <_strtod_l+0x53a>
 800b80e:	f014 030f 	ands.w	r3, r4, #15
 800b812:	d00a      	beq.n	800b82a <_strtod_l+0x42a>
 800b814:	495e      	ldr	r1, [pc, #376]	@ (800b990 <_strtod_l+0x590>)
 800b816:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b81a:	4652      	mov	r2, sl
 800b81c:	465b      	mov	r3, fp
 800b81e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b822:	f7f4 fee9 	bl	80005f8 <__aeabi_dmul>
 800b826:	4682      	mov	sl, r0
 800b828:	468b      	mov	fp, r1
 800b82a:	f034 040f 	bics.w	r4, r4, #15
 800b82e:	d073      	beq.n	800b918 <_strtod_l+0x518>
 800b830:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b834:	dd48      	ble.n	800b8c8 <_strtod_l+0x4c8>
 800b836:	2400      	movs	r4, #0
 800b838:	46a0      	mov	r8, r4
 800b83a:	940a      	str	r4, [sp, #40]	@ 0x28
 800b83c:	46a1      	mov	r9, r4
 800b83e:	9a05      	ldr	r2, [sp, #20]
 800b840:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800b998 <_strtod_l+0x598>
 800b844:	2322      	movs	r3, #34	@ 0x22
 800b846:	6013      	str	r3, [r2, #0]
 800b848:	f04f 0a00 	mov.w	sl, #0
 800b84c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b84e:	2b00      	cmp	r3, #0
 800b850:	f43f ae0f 	beq.w	800b472 <_strtod_l+0x72>
 800b854:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b856:	9805      	ldr	r0, [sp, #20]
 800b858:	f7ff f942 	bl	800aae0 <_Bfree>
 800b85c:	9805      	ldr	r0, [sp, #20]
 800b85e:	4649      	mov	r1, r9
 800b860:	f7ff f93e 	bl	800aae0 <_Bfree>
 800b864:	9805      	ldr	r0, [sp, #20]
 800b866:	4641      	mov	r1, r8
 800b868:	f7ff f93a 	bl	800aae0 <_Bfree>
 800b86c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b86e:	9805      	ldr	r0, [sp, #20]
 800b870:	f7ff f936 	bl	800aae0 <_Bfree>
 800b874:	9805      	ldr	r0, [sp, #20]
 800b876:	4621      	mov	r1, r4
 800b878:	f7ff f932 	bl	800aae0 <_Bfree>
 800b87c:	e5f9      	b.n	800b472 <_strtod_l+0x72>
 800b87e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b880:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b884:	4293      	cmp	r3, r2
 800b886:	dbbc      	blt.n	800b802 <_strtod_l+0x402>
 800b888:	4c41      	ldr	r4, [pc, #260]	@ (800b990 <_strtod_l+0x590>)
 800b88a:	f1c5 050f 	rsb	r5, r5, #15
 800b88e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b892:	4652      	mov	r2, sl
 800b894:	465b      	mov	r3, fp
 800b896:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b89a:	f7f4 fead 	bl	80005f8 <__aeabi_dmul>
 800b89e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8a0:	1b5d      	subs	r5, r3, r5
 800b8a2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b8a6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b8aa:	e78f      	b.n	800b7cc <_strtod_l+0x3cc>
 800b8ac:	3316      	adds	r3, #22
 800b8ae:	dba8      	blt.n	800b802 <_strtod_l+0x402>
 800b8b0:	4b37      	ldr	r3, [pc, #220]	@ (800b990 <_strtod_l+0x590>)
 800b8b2:	eba9 0808 	sub.w	r8, r9, r8
 800b8b6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b8ba:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b8be:	4650      	mov	r0, sl
 800b8c0:	4659      	mov	r1, fp
 800b8c2:	f7f4 ffc3 	bl	800084c <__aeabi_ddiv>
 800b8c6:	e783      	b.n	800b7d0 <_strtod_l+0x3d0>
 800b8c8:	4b32      	ldr	r3, [pc, #200]	@ (800b994 <_strtod_l+0x594>)
 800b8ca:	9308      	str	r3, [sp, #32]
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	1124      	asrs	r4, r4, #4
 800b8d0:	4650      	mov	r0, sl
 800b8d2:	4659      	mov	r1, fp
 800b8d4:	461e      	mov	r6, r3
 800b8d6:	2c01      	cmp	r4, #1
 800b8d8:	dc21      	bgt.n	800b91e <_strtod_l+0x51e>
 800b8da:	b10b      	cbz	r3, 800b8e0 <_strtod_l+0x4e0>
 800b8dc:	4682      	mov	sl, r0
 800b8de:	468b      	mov	fp, r1
 800b8e0:	492c      	ldr	r1, [pc, #176]	@ (800b994 <_strtod_l+0x594>)
 800b8e2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b8e6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b8ea:	4652      	mov	r2, sl
 800b8ec:	465b      	mov	r3, fp
 800b8ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8f2:	f7f4 fe81 	bl	80005f8 <__aeabi_dmul>
 800b8f6:	4b28      	ldr	r3, [pc, #160]	@ (800b998 <_strtod_l+0x598>)
 800b8f8:	460a      	mov	r2, r1
 800b8fa:	400b      	ands	r3, r1
 800b8fc:	4927      	ldr	r1, [pc, #156]	@ (800b99c <_strtod_l+0x59c>)
 800b8fe:	428b      	cmp	r3, r1
 800b900:	4682      	mov	sl, r0
 800b902:	d898      	bhi.n	800b836 <_strtod_l+0x436>
 800b904:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b908:	428b      	cmp	r3, r1
 800b90a:	bf86      	itte	hi
 800b90c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800b9a0 <_strtod_l+0x5a0>
 800b910:	f04f 3aff 	movhi.w	sl, #4294967295
 800b914:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b918:	2300      	movs	r3, #0
 800b91a:	9308      	str	r3, [sp, #32]
 800b91c:	e07a      	b.n	800ba14 <_strtod_l+0x614>
 800b91e:	07e2      	lsls	r2, r4, #31
 800b920:	d505      	bpl.n	800b92e <_strtod_l+0x52e>
 800b922:	9b08      	ldr	r3, [sp, #32]
 800b924:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b928:	f7f4 fe66 	bl	80005f8 <__aeabi_dmul>
 800b92c:	2301      	movs	r3, #1
 800b92e:	9a08      	ldr	r2, [sp, #32]
 800b930:	3208      	adds	r2, #8
 800b932:	3601      	adds	r6, #1
 800b934:	1064      	asrs	r4, r4, #1
 800b936:	9208      	str	r2, [sp, #32]
 800b938:	e7cd      	b.n	800b8d6 <_strtod_l+0x4d6>
 800b93a:	d0ed      	beq.n	800b918 <_strtod_l+0x518>
 800b93c:	4264      	negs	r4, r4
 800b93e:	f014 020f 	ands.w	r2, r4, #15
 800b942:	d00a      	beq.n	800b95a <_strtod_l+0x55a>
 800b944:	4b12      	ldr	r3, [pc, #72]	@ (800b990 <_strtod_l+0x590>)
 800b946:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b94a:	4650      	mov	r0, sl
 800b94c:	4659      	mov	r1, fp
 800b94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b952:	f7f4 ff7b 	bl	800084c <__aeabi_ddiv>
 800b956:	4682      	mov	sl, r0
 800b958:	468b      	mov	fp, r1
 800b95a:	1124      	asrs	r4, r4, #4
 800b95c:	d0dc      	beq.n	800b918 <_strtod_l+0x518>
 800b95e:	2c1f      	cmp	r4, #31
 800b960:	dd20      	ble.n	800b9a4 <_strtod_l+0x5a4>
 800b962:	2400      	movs	r4, #0
 800b964:	46a0      	mov	r8, r4
 800b966:	940a      	str	r4, [sp, #40]	@ 0x28
 800b968:	46a1      	mov	r9, r4
 800b96a:	9a05      	ldr	r2, [sp, #20]
 800b96c:	2322      	movs	r3, #34	@ 0x22
 800b96e:	f04f 0a00 	mov.w	sl, #0
 800b972:	f04f 0b00 	mov.w	fp, #0
 800b976:	6013      	str	r3, [r2, #0]
 800b978:	e768      	b.n	800b84c <_strtod_l+0x44c>
 800b97a:	bf00      	nop
 800b97c:	0800d2d5 	.word	0x0800d2d5
 800b980:	0800d4ec 	.word	0x0800d4ec
 800b984:	0800d2cd 	.word	0x0800d2cd
 800b988:	0800d304 	.word	0x0800d304
 800b98c:	0800d695 	.word	0x0800d695
 800b990:	0800d420 	.word	0x0800d420
 800b994:	0800d3f8 	.word	0x0800d3f8
 800b998:	7ff00000 	.word	0x7ff00000
 800b99c:	7ca00000 	.word	0x7ca00000
 800b9a0:	7fefffff 	.word	0x7fefffff
 800b9a4:	f014 0310 	ands.w	r3, r4, #16
 800b9a8:	bf18      	it	ne
 800b9aa:	236a      	movne	r3, #106	@ 0x6a
 800b9ac:	4ea9      	ldr	r6, [pc, #676]	@ (800bc54 <_strtod_l+0x854>)
 800b9ae:	9308      	str	r3, [sp, #32]
 800b9b0:	4650      	mov	r0, sl
 800b9b2:	4659      	mov	r1, fp
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	07e2      	lsls	r2, r4, #31
 800b9b8:	d504      	bpl.n	800b9c4 <_strtod_l+0x5c4>
 800b9ba:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b9be:	f7f4 fe1b 	bl	80005f8 <__aeabi_dmul>
 800b9c2:	2301      	movs	r3, #1
 800b9c4:	1064      	asrs	r4, r4, #1
 800b9c6:	f106 0608 	add.w	r6, r6, #8
 800b9ca:	d1f4      	bne.n	800b9b6 <_strtod_l+0x5b6>
 800b9cc:	b10b      	cbz	r3, 800b9d2 <_strtod_l+0x5d2>
 800b9ce:	4682      	mov	sl, r0
 800b9d0:	468b      	mov	fp, r1
 800b9d2:	9b08      	ldr	r3, [sp, #32]
 800b9d4:	b1b3      	cbz	r3, 800ba04 <_strtod_l+0x604>
 800b9d6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b9da:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	4659      	mov	r1, fp
 800b9e2:	dd0f      	ble.n	800ba04 <_strtod_l+0x604>
 800b9e4:	2b1f      	cmp	r3, #31
 800b9e6:	dd55      	ble.n	800ba94 <_strtod_l+0x694>
 800b9e8:	2b34      	cmp	r3, #52	@ 0x34
 800b9ea:	bfde      	ittt	le
 800b9ec:	f04f 33ff 	movle.w	r3, #4294967295
 800b9f0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b9f4:	4093      	lslle	r3, r2
 800b9f6:	f04f 0a00 	mov.w	sl, #0
 800b9fa:	bfcc      	ite	gt
 800b9fc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ba00:	ea03 0b01 	andle.w	fp, r3, r1
 800ba04:	2200      	movs	r2, #0
 800ba06:	2300      	movs	r3, #0
 800ba08:	4650      	mov	r0, sl
 800ba0a:	4659      	mov	r1, fp
 800ba0c:	f7f5 f85c 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba10:	2800      	cmp	r0, #0
 800ba12:	d1a6      	bne.n	800b962 <_strtod_l+0x562>
 800ba14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba16:	9300      	str	r3, [sp, #0]
 800ba18:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ba1a:	9805      	ldr	r0, [sp, #20]
 800ba1c:	462b      	mov	r3, r5
 800ba1e:	463a      	mov	r2, r7
 800ba20:	f7ff f8c6 	bl	800abb0 <__s2b>
 800ba24:	900a      	str	r0, [sp, #40]	@ 0x28
 800ba26:	2800      	cmp	r0, #0
 800ba28:	f43f af05 	beq.w	800b836 <_strtod_l+0x436>
 800ba2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba2e:	2a00      	cmp	r2, #0
 800ba30:	eba9 0308 	sub.w	r3, r9, r8
 800ba34:	bfa8      	it	ge
 800ba36:	2300      	movge	r3, #0
 800ba38:	9312      	str	r3, [sp, #72]	@ 0x48
 800ba3a:	2400      	movs	r4, #0
 800ba3c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ba40:	9316      	str	r3, [sp, #88]	@ 0x58
 800ba42:	46a0      	mov	r8, r4
 800ba44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba46:	9805      	ldr	r0, [sp, #20]
 800ba48:	6859      	ldr	r1, [r3, #4]
 800ba4a:	f7ff f809 	bl	800aa60 <_Balloc>
 800ba4e:	4681      	mov	r9, r0
 800ba50:	2800      	cmp	r0, #0
 800ba52:	f43f aef4 	beq.w	800b83e <_strtod_l+0x43e>
 800ba56:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba58:	691a      	ldr	r2, [r3, #16]
 800ba5a:	3202      	adds	r2, #2
 800ba5c:	f103 010c 	add.w	r1, r3, #12
 800ba60:	0092      	lsls	r2, r2, #2
 800ba62:	300c      	adds	r0, #12
 800ba64:	f000 fd72 	bl	800c54c <memcpy>
 800ba68:	ec4b ab10 	vmov	d0, sl, fp
 800ba6c:	9805      	ldr	r0, [sp, #20]
 800ba6e:	aa1c      	add	r2, sp, #112	@ 0x70
 800ba70:	a91b      	add	r1, sp, #108	@ 0x6c
 800ba72:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ba76:	f7ff fbd7 	bl	800b228 <__d2b>
 800ba7a:	901a      	str	r0, [sp, #104]	@ 0x68
 800ba7c:	2800      	cmp	r0, #0
 800ba7e:	f43f aede 	beq.w	800b83e <_strtod_l+0x43e>
 800ba82:	9805      	ldr	r0, [sp, #20]
 800ba84:	2101      	movs	r1, #1
 800ba86:	f7ff f929 	bl	800acdc <__i2b>
 800ba8a:	4680      	mov	r8, r0
 800ba8c:	b948      	cbnz	r0, 800baa2 <_strtod_l+0x6a2>
 800ba8e:	f04f 0800 	mov.w	r8, #0
 800ba92:	e6d4      	b.n	800b83e <_strtod_l+0x43e>
 800ba94:	f04f 32ff 	mov.w	r2, #4294967295
 800ba98:	fa02 f303 	lsl.w	r3, r2, r3
 800ba9c:	ea03 0a0a 	and.w	sl, r3, sl
 800baa0:	e7b0      	b.n	800ba04 <_strtod_l+0x604>
 800baa2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800baa4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800baa6:	2d00      	cmp	r5, #0
 800baa8:	bfab      	itete	ge
 800baaa:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800baac:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800baae:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800bab0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800bab2:	bfac      	ite	ge
 800bab4:	18ef      	addge	r7, r5, r3
 800bab6:	1b5e      	sublt	r6, r3, r5
 800bab8:	9b08      	ldr	r3, [sp, #32]
 800baba:	1aed      	subs	r5, r5, r3
 800babc:	4415      	add	r5, r2
 800babe:	4b66      	ldr	r3, [pc, #408]	@ (800bc58 <_strtod_l+0x858>)
 800bac0:	3d01      	subs	r5, #1
 800bac2:	429d      	cmp	r5, r3
 800bac4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800bac8:	da50      	bge.n	800bb6c <_strtod_l+0x76c>
 800baca:	1b5b      	subs	r3, r3, r5
 800bacc:	2b1f      	cmp	r3, #31
 800bace:	eba2 0203 	sub.w	r2, r2, r3
 800bad2:	f04f 0101 	mov.w	r1, #1
 800bad6:	dc3d      	bgt.n	800bb54 <_strtod_l+0x754>
 800bad8:	fa01 f303 	lsl.w	r3, r1, r3
 800badc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bade:	2300      	movs	r3, #0
 800bae0:	9310      	str	r3, [sp, #64]	@ 0x40
 800bae2:	18bd      	adds	r5, r7, r2
 800bae4:	9b08      	ldr	r3, [sp, #32]
 800bae6:	42af      	cmp	r7, r5
 800bae8:	4416      	add	r6, r2
 800baea:	441e      	add	r6, r3
 800baec:	463b      	mov	r3, r7
 800baee:	bfa8      	it	ge
 800baf0:	462b      	movge	r3, r5
 800baf2:	42b3      	cmp	r3, r6
 800baf4:	bfa8      	it	ge
 800baf6:	4633      	movge	r3, r6
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	bfc2      	ittt	gt
 800bafc:	1aed      	subgt	r5, r5, r3
 800bafe:	1af6      	subgt	r6, r6, r3
 800bb00:	1aff      	subgt	r7, r7, r3
 800bb02:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	dd16      	ble.n	800bb36 <_strtod_l+0x736>
 800bb08:	4641      	mov	r1, r8
 800bb0a:	9805      	ldr	r0, [sp, #20]
 800bb0c:	461a      	mov	r2, r3
 800bb0e:	f7ff f9a5 	bl	800ae5c <__pow5mult>
 800bb12:	4680      	mov	r8, r0
 800bb14:	2800      	cmp	r0, #0
 800bb16:	d0ba      	beq.n	800ba8e <_strtod_l+0x68e>
 800bb18:	4601      	mov	r1, r0
 800bb1a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bb1c:	9805      	ldr	r0, [sp, #20]
 800bb1e:	f7ff f8f3 	bl	800ad08 <__multiply>
 800bb22:	900e      	str	r0, [sp, #56]	@ 0x38
 800bb24:	2800      	cmp	r0, #0
 800bb26:	f43f ae8a 	beq.w	800b83e <_strtod_l+0x43e>
 800bb2a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bb2c:	9805      	ldr	r0, [sp, #20]
 800bb2e:	f7fe ffd7 	bl	800aae0 <_Bfree>
 800bb32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb34:	931a      	str	r3, [sp, #104]	@ 0x68
 800bb36:	2d00      	cmp	r5, #0
 800bb38:	dc1d      	bgt.n	800bb76 <_strtod_l+0x776>
 800bb3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	dd23      	ble.n	800bb88 <_strtod_l+0x788>
 800bb40:	4649      	mov	r1, r9
 800bb42:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800bb44:	9805      	ldr	r0, [sp, #20]
 800bb46:	f7ff f989 	bl	800ae5c <__pow5mult>
 800bb4a:	4681      	mov	r9, r0
 800bb4c:	b9e0      	cbnz	r0, 800bb88 <_strtod_l+0x788>
 800bb4e:	f04f 0900 	mov.w	r9, #0
 800bb52:	e674      	b.n	800b83e <_strtod_l+0x43e>
 800bb54:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800bb58:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800bb5c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800bb60:	35e2      	adds	r5, #226	@ 0xe2
 800bb62:	fa01 f305 	lsl.w	r3, r1, r5
 800bb66:	9310      	str	r3, [sp, #64]	@ 0x40
 800bb68:	9113      	str	r1, [sp, #76]	@ 0x4c
 800bb6a:	e7ba      	b.n	800bae2 <_strtod_l+0x6e2>
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	9310      	str	r3, [sp, #64]	@ 0x40
 800bb70:	2301      	movs	r3, #1
 800bb72:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bb74:	e7b5      	b.n	800bae2 <_strtod_l+0x6e2>
 800bb76:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bb78:	9805      	ldr	r0, [sp, #20]
 800bb7a:	462a      	mov	r2, r5
 800bb7c:	f7ff f9c8 	bl	800af10 <__lshift>
 800bb80:	901a      	str	r0, [sp, #104]	@ 0x68
 800bb82:	2800      	cmp	r0, #0
 800bb84:	d1d9      	bne.n	800bb3a <_strtod_l+0x73a>
 800bb86:	e65a      	b.n	800b83e <_strtod_l+0x43e>
 800bb88:	2e00      	cmp	r6, #0
 800bb8a:	dd07      	ble.n	800bb9c <_strtod_l+0x79c>
 800bb8c:	4649      	mov	r1, r9
 800bb8e:	9805      	ldr	r0, [sp, #20]
 800bb90:	4632      	mov	r2, r6
 800bb92:	f7ff f9bd 	bl	800af10 <__lshift>
 800bb96:	4681      	mov	r9, r0
 800bb98:	2800      	cmp	r0, #0
 800bb9a:	d0d8      	beq.n	800bb4e <_strtod_l+0x74e>
 800bb9c:	2f00      	cmp	r7, #0
 800bb9e:	dd08      	ble.n	800bbb2 <_strtod_l+0x7b2>
 800bba0:	4641      	mov	r1, r8
 800bba2:	9805      	ldr	r0, [sp, #20]
 800bba4:	463a      	mov	r2, r7
 800bba6:	f7ff f9b3 	bl	800af10 <__lshift>
 800bbaa:	4680      	mov	r8, r0
 800bbac:	2800      	cmp	r0, #0
 800bbae:	f43f ae46 	beq.w	800b83e <_strtod_l+0x43e>
 800bbb2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bbb4:	9805      	ldr	r0, [sp, #20]
 800bbb6:	464a      	mov	r2, r9
 800bbb8:	f7ff fa32 	bl	800b020 <__mdiff>
 800bbbc:	4604      	mov	r4, r0
 800bbbe:	2800      	cmp	r0, #0
 800bbc0:	f43f ae3d 	beq.w	800b83e <_strtod_l+0x43e>
 800bbc4:	68c3      	ldr	r3, [r0, #12]
 800bbc6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bbc8:	2300      	movs	r3, #0
 800bbca:	60c3      	str	r3, [r0, #12]
 800bbcc:	4641      	mov	r1, r8
 800bbce:	f7ff fa0b 	bl	800afe8 <__mcmp>
 800bbd2:	2800      	cmp	r0, #0
 800bbd4:	da46      	bge.n	800bc64 <_strtod_l+0x864>
 800bbd6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bbd8:	ea53 030a 	orrs.w	r3, r3, sl
 800bbdc:	d16c      	bne.n	800bcb8 <_strtod_l+0x8b8>
 800bbde:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d168      	bne.n	800bcb8 <_strtod_l+0x8b8>
 800bbe6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bbea:	0d1b      	lsrs	r3, r3, #20
 800bbec:	051b      	lsls	r3, r3, #20
 800bbee:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bbf2:	d961      	bls.n	800bcb8 <_strtod_l+0x8b8>
 800bbf4:	6963      	ldr	r3, [r4, #20]
 800bbf6:	b913      	cbnz	r3, 800bbfe <_strtod_l+0x7fe>
 800bbf8:	6923      	ldr	r3, [r4, #16]
 800bbfa:	2b01      	cmp	r3, #1
 800bbfc:	dd5c      	ble.n	800bcb8 <_strtod_l+0x8b8>
 800bbfe:	4621      	mov	r1, r4
 800bc00:	2201      	movs	r2, #1
 800bc02:	9805      	ldr	r0, [sp, #20]
 800bc04:	f7ff f984 	bl	800af10 <__lshift>
 800bc08:	4641      	mov	r1, r8
 800bc0a:	4604      	mov	r4, r0
 800bc0c:	f7ff f9ec 	bl	800afe8 <__mcmp>
 800bc10:	2800      	cmp	r0, #0
 800bc12:	dd51      	ble.n	800bcb8 <_strtod_l+0x8b8>
 800bc14:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bc18:	9a08      	ldr	r2, [sp, #32]
 800bc1a:	0d1b      	lsrs	r3, r3, #20
 800bc1c:	051b      	lsls	r3, r3, #20
 800bc1e:	2a00      	cmp	r2, #0
 800bc20:	d06b      	beq.n	800bcfa <_strtod_l+0x8fa>
 800bc22:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bc26:	d868      	bhi.n	800bcfa <_strtod_l+0x8fa>
 800bc28:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800bc2c:	f67f ae9d 	bls.w	800b96a <_strtod_l+0x56a>
 800bc30:	4b0a      	ldr	r3, [pc, #40]	@ (800bc5c <_strtod_l+0x85c>)
 800bc32:	4650      	mov	r0, sl
 800bc34:	4659      	mov	r1, fp
 800bc36:	2200      	movs	r2, #0
 800bc38:	f7f4 fcde 	bl	80005f8 <__aeabi_dmul>
 800bc3c:	4b08      	ldr	r3, [pc, #32]	@ (800bc60 <_strtod_l+0x860>)
 800bc3e:	400b      	ands	r3, r1
 800bc40:	4682      	mov	sl, r0
 800bc42:	468b      	mov	fp, r1
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	f47f ae05 	bne.w	800b854 <_strtod_l+0x454>
 800bc4a:	9a05      	ldr	r2, [sp, #20]
 800bc4c:	2322      	movs	r3, #34	@ 0x22
 800bc4e:	6013      	str	r3, [r2, #0]
 800bc50:	e600      	b.n	800b854 <_strtod_l+0x454>
 800bc52:	bf00      	nop
 800bc54:	0800d518 	.word	0x0800d518
 800bc58:	fffffc02 	.word	0xfffffc02
 800bc5c:	39500000 	.word	0x39500000
 800bc60:	7ff00000 	.word	0x7ff00000
 800bc64:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800bc68:	d165      	bne.n	800bd36 <_strtod_l+0x936>
 800bc6a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800bc6c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bc70:	b35a      	cbz	r2, 800bcca <_strtod_l+0x8ca>
 800bc72:	4a9f      	ldr	r2, [pc, #636]	@ (800bef0 <_strtod_l+0xaf0>)
 800bc74:	4293      	cmp	r3, r2
 800bc76:	d12b      	bne.n	800bcd0 <_strtod_l+0x8d0>
 800bc78:	9b08      	ldr	r3, [sp, #32]
 800bc7a:	4651      	mov	r1, sl
 800bc7c:	b303      	cbz	r3, 800bcc0 <_strtod_l+0x8c0>
 800bc7e:	4b9d      	ldr	r3, [pc, #628]	@ (800bef4 <_strtod_l+0xaf4>)
 800bc80:	465a      	mov	r2, fp
 800bc82:	4013      	ands	r3, r2
 800bc84:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800bc88:	f04f 32ff 	mov.w	r2, #4294967295
 800bc8c:	d81b      	bhi.n	800bcc6 <_strtod_l+0x8c6>
 800bc8e:	0d1b      	lsrs	r3, r3, #20
 800bc90:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800bc94:	fa02 f303 	lsl.w	r3, r2, r3
 800bc98:	4299      	cmp	r1, r3
 800bc9a:	d119      	bne.n	800bcd0 <_strtod_l+0x8d0>
 800bc9c:	4b96      	ldr	r3, [pc, #600]	@ (800bef8 <_strtod_l+0xaf8>)
 800bc9e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bca0:	429a      	cmp	r2, r3
 800bca2:	d102      	bne.n	800bcaa <_strtod_l+0x8aa>
 800bca4:	3101      	adds	r1, #1
 800bca6:	f43f adca 	beq.w	800b83e <_strtod_l+0x43e>
 800bcaa:	4b92      	ldr	r3, [pc, #584]	@ (800bef4 <_strtod_l+0xaf4>)
 800bcac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bcae:	401a      	ands	r2, r3
 800bcb0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800bcb4:	f04f 0a00 	mov.w	sl, #0
 800bcb8:	9b08      	ldr	r3, [sp, #32]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d1b8      	bne.n	800bc30 <_strtod_l+0x830>
 800bcbe:	e5c9      	b.n	800b854 <_strtod_l+0x454>
 800bcc0:	f04f 33ff 	mov.w	r3, #4294967295
 800bcc4:	e7e8      	b.n	800bc98 <_strtod_l+0x898>
 800bcc6:	4613      	mov	r3, r2
 800bcc8:	e7e6      	b.n	800bc98 <_strtod_l+0x898>
 800bcca:	ea53 030a 	orrs.w	r3, r3, sl
 800bcce:	d0a1      	beq.n	800bc14 <_strtod_l+0x814>
 800bcd0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bcd2:	b1db      	cbz	r3, 800bd0c <_strtod_l+0x90c>
 800bcd4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bcd6:	4213      	tst	r3, r2
 800bcd8:	d0ee      	beq.n	800bcb8 <_strtod_l+0x8b8>
 800bcda:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bcdc:	9a08      	ldr	r2, [sp, #32]
 800bcde:	4650      	mov	r0, sl
 800bce0:	4659      	mov	r1, fp
 800bce2:	b1bb      	cbz	r3, 800bd14 <_strtod_l+0x914>
 800bce4:	f7ff fb6e 	bl	800b3c4 <sulp>
 800bce8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bcec:	ec53 2b10 	vmov	r2, r3, d0
 800bcf0:	f7f4 facc 	bl	800028c <__adddf3>
 800bcf4:	4682      	mov	sl, r0
 800bcf6:	468b      	mov	fp, r1
 800bcf8:	e7de      	b.n	800bcb8 <_strtod_l+0x8b8>
 800bcfa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800bcfe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800bd02:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800bd06:	f04f 3aff 	mov.w	sl, #4294967295
 800bd0a:	e7d5      	b.n	800bcb8 <_strtod_l+0x8b8>
 800bd0c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bd0e:	ea13 0f0a 	tst.w	r3, sl
 800bd12:	e7e1      	b.n	800bcd8 <_strtod_l+0x8d8>
 800bd14:	f7ff fb56 	bl	800b3c4 <sulp>
 800bd18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bd1c:	ec53 2b10 	vmov	r2, r3, d0
 800bd20:	f7f4 fab2 	bl	8000288 <__aeabi_dsub>
 800bd24:	2200      	movs	r2, #0
 800bd26:	2300      	movs	r3, #0
 800bd28:	4682      	mov	sl, r0
 800bd2a:	468b      	mov	fp, r1
 800bd2c:	f7f4 fecc 	bl	8000ac8 <__aeabi_dcmpeq>
 800bd30:	2800      	cmp	r0, #0
 800bd32:	d0c1      	beq.n	800bcb8 <_strtod_l+0x8b8>
 800bd34:	e619      	b.n	800b96a <_strtod_l+0x56a>
 800bd36:	4641      	mov	r1, r8
 800bd38:	4620      	mov	r0, r4
 800bd3a:	f7ff facd 	bl	800b2d8 <__ratio>
 800bd3e:	ec57 6b10 	vmov	r6, r7, d0
 800bd42:	2200      	movs	r2, #0
 800bd44:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bd48:	4630      	mov	r0, r6
 800bd4a:	4639      	mov	r1, r7
 800bd4c:	f7f4 fed0 	bl	8000af0 <__aeabi_dcmple>
 800bd50:	2800      	cmp	r0, #0
 800bd52:	d06f      	beq.n	800be34 <_strtod_l+0xa34>
 800bd54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d17a      	bne.n	800be50 <_strtod_l+0xa50>
 800bd5a:	f1ba 0f00 	cmp.w	sl, #0
 800bd5e:	d158      	bne.n	800be12 <_strtod_l+0xa12>
 800bd60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd62:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d15a      	bne.n	800be20 <_strtod_l+0xa20>
 800bd6a:	4b64      	ldr	r3, [pc, #400]	@ (800befc <_strtod_l+0xafc>)
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	4630      	mov	r0, r6
 800bd70:	4639      	mov	r1, r7
 800bd72:	f7f4 feb3 	bl	8000adc <__aeabi_dcmplt>
 800bd76:	2800      	cmp	r0, #0
 800bd78:	d159      	bne.n	800be2e <_strtod_l+0xa2e>
 800bd7a:	4630      	mov	r0, r6
 800bd7c:	4639      	mov	r1, r7
 800bd7e:	4b60      	ldr	r3, [pc, #384]	@ (800bf00 <_strtod_l+0xb00>)
 800bd80:	2200      	movs	r2, #0
 800bd82:	f7f4 fc39 	bl	80005f8 <__aeabi_dmul>
 800bd86:	4606      	mov	r6, r0
 800bd88:	460f      	mov	r7, r1
 800bd8a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800bd8e:	9606      	str	r6, [sp, #24]
 800bd90:	9307      	str	r3, [sp, #28]
 800bd92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bd96:	4d57      	ldr	r5, [pc, #348]	@ (800bef4 <_strtod_l+0xaf4>)
 800bd98:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bd9c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd9e:	401d      	ands	r5, r3
 800bda0:	4b58      	ldr	r3, [pc, #352]	@ (800bf04 <_strtod_l+0xb04>)
 800bda2:	429d      	cmp	r5, r3
 800bda4:	f040 80b2 	bne.w	800bf0c <_strtod_l+0xb0c>
 800bda8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bdaa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800bdae:	ec4b ab10 	vmov	d0, sl, fp
 800bdb2:	f7ff f9c9 	bl	800b148 <__ulp>
 800bdb6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bdba:	ec51 0b10 	vmov	r0, r1, d0
 800bdbe:	f7f4 fc1b 	bl	80005f8 <__aeabi_dmul>
 800bdc2:	4652      	mov	r2, sl
 800bdc4:	465b      	mov	r3, fp
 800bdc6:	f7f4 fa61 	bl	800028c <__adddf3>
 800bdca:	460b      	mov	r3, r1
 800bdcc:	4949      	ldr	r1, [pc, #292]	@ (800bef4 <_strtod_l+0xaf4>)
 800bdce:	4a4e      	ldr	r2, [pc, #312]	@ (800bf08 <_strtod_l+0xb08>)
 800bdd0:	4019      	ands	r1, r3
 800bdd2:	4291      	cmp	r1, r2
 800bdd4:	4682      	mov	sl, r0
 800bdd6:	d942      	bls.n	800be5e <_strtod_l+0xa5e>
 800bdd8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bdda:	4b47      	ldr	r3, [pc, #284]	@ (800bef8 <_strtod_l+0xaf8>)
 800bddc:	429a      	cmp	r2, r3
 800bdde:	d103      	bne.n	800bde8 <_strtod_l+0x9e8>
 800bde0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bde2:	3301      	adds	r3, #1
 800bde4:	f43f ad2b 	beq.w	800b83e <_strtod_l+0x43e>
 800bde8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800bef8 <_strtod_l+0xaf8>
 800bdec:	f04f 3aff 	mov.w	sl, #4294967295
 800bdf0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bdf2:	9805      	ldr	r0, [sp, #20]
 800bdf4:	f7fe fe74 	bl	800aae0 <_Bfree>
 800bdf8:	9805      	ldr	r0, [sp, #20]
 800bdfa:	4649      	mov	r1, r9
 800bdfc:	f7fe fe70 	bl	800aae0 <_Bfree>
 800be00:	9805      	ldr	r0, [sp, #20]
 800be02:	4641      	mov	r1, r8
 800be04:	f7fe fe6c 	bl	800aae0 <_Bfree>
 800be08:	9805      	ldr	r0, [sp, #20]
 800be0a:	4621      	mov	r1, r4
 800be0c:	f7fe fe68 	bl	800aae0 <_Bfree>
 800be10:	e618      	b.n	800ba44 <_strtod_l+0x644>
 800be12:	f1ba 0f01 	cmp.w	sl, #1
 800be16:	d103      	bne.n	800be20 <_strtod_l+0xa20>
 800be18:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	f43f ada5 	beq.w	800b96a <_strtod_l+0x56a>
 800be20:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800bed0 <_strtod_l+0xad0>
 800be24:	4f35      	ldr	r7, [pc, #212]	@ (800befc <_strtod_l+0xafc>)
 800be26:	ed8d 7b06 	vstr	d7, [sp, #24]
 800be2a:	2600      	movs	r6, #0
 800be2c:	e7b1      	b.n	800bd92 <_strtod_l+0x992>
 800be2e:	4f34      	ldr	r7, [pc, #208]	@ (800bf00 <_strtod_l+0xb00>)
 800be30:	2600      	movs	r6, #0
 800be32:	e7aa      	b.n	800bd8a <_strtod_l+0x98a>
 800be34:	4b32      	ldr	r3, [pc, #200]	@ (800bf00 <_strtod_l+0xb00>)
 800be36:	4630      	mov	r0, r6
 800be38:	4639      	mov	r1, r7
 800be3a:	2200      	movs	r2, #0
 800be3c:	f7f4 fbdc 	bl	80005f8 <__aeabi_dmul>
 800be40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be42:	4606      	mov	r6, r0
 800be44:	460f      	mov	r7, r1
 800be46:	2b00      	cmp	r3, #0
 800be48:	d09f      	beq.n	800bd8a <_strtod_l+0x98a>
 800be4a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800be4e:	e7a0      	b.n	800bd92 <_strtod_l+0x992>
 800be50:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800bed8 <_strtod_l+0xad8>
 800be54:	ed8d 7b06 	vstr	d7, [sp, #24]
 800be58:	ec57 6b17 	vmov	r6, r7, d7
 800be5c:	e799      	b.n	800bd92 <_strtod_l+0x992>
 800be5e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800be62:	9b08      	ldr	r3, [sp, #32]
 800be64:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d1c1      	bne.n	800bdf0 <_strtod_l+0x9f0>
 800be6c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800be70:	0d1b      	lsrs	r3, r3, #20
 800be72:	051b      	lsls	r3, r3, #20
 800be74:	429d      	cmp	r5, r3
 800be76:	d1bb      	bne.n	800bdf0 <_strtod_l+0x9f0>
 800be78:	4630      	mov	r0, r6
 800be7a:	4639      	mov	r1, r7
 800be7c:	f7f4 ff1c 	bl	8000cb8 <__aeabi_d2lz>
 800be80:	f7f4 fb8c 	bl	800059c <__aeabi_l2d>
 800be84:	4602      	mov	r2, r0
 800be86:	460b      	mov	r3, r1
 800be88:	4630      	mov	r0, r6
 800be8a:	4639      	mov	r1, r7
 800be8c:	f7f4 f9fc 	bl	8000288 <__aeabi_dsub>
 800be90:	460b      	mov	r3, r1
 800be92:	4602      	mov	r2, r0
 800be94:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800be98:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800be9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be9e:	ea46 060a 	orr.w	r6, r6, sl
 800bea2:	431e      	orrs	r6, r3
 800bea4:	d06f      	beq.n	800bf86 <_strtod_l+0xb86>
 800bea6:	a30e      	add	r3, pc, #56	@ (adr r3, 800bee0 <_strtod_l+0xae0>)
 800bea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beac:	f7f4 fe16 	bl	8000adc <__aeabi_dcmplt>
 800beb0:	2800      	cmp	r0, #0
 800beb2:	f47f accf 	bne.w	800b854 <_strtod_l+0x454>
 800beb6:	a30c      	add	r3, pc, #48	@ (adr r3, 800bee8 <_strtod_l+0xae8>)
 800beb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bebc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bec0:	f7f4 fe2a 	bl	8000b18 <__aeabi_dcmpgt>
 800bec4:	2800      	cmp	r0, #0
 800bec6:	d093      	beq.n	800bdf0 <_strtod_l+0x9f0>
 800bec8:	e4c4      	b.n	800b854 <_strtod_l+0x454>
 800beca:	bf00      	nop
 800becc:	f3af 8000 	nop.w
 800bed0:	00000000 	.word	0x00000000
 800bed4:	bff00000 	.word	0xbff00000
 800bed8:	00000000 	.word	0x00000000
 800bedc:	3ff00000 	.word	0x3ff00000
 800bee0:	94a03595 	.word	0x94a03595
 800bee4:	3fdfffff 	.word	0x3fdfffff
 800bee8:	35afe535 	.word	0x35afe535
 800beec:	3fe00000 	.word	0x3fe00000
 800bef0:	000fffff 	.word	0x000fffff
 800bef4:	7ff00000 	.word	0x7ff00000
 800bef8:	7fefffff 	.word	0x7fefffff
 800befc:	3ff00000 	.word	0x3ff00000
 800bf00:	3fe00000 	.word	0x3fe00000
 800bf04:	7fe00000 	.word	0x7fe00000
 800bf08:	7c9fffff 	.word	0x7c9fffff
 800bf0c:	9b08      	ldr	r3, [sp, #32]
 800bf0e:	b323      	cbz	r3, 800bf5a <_strtod_l+0xb5a>
 800bf10:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800bf14:	d821      	bhi.n	800bf5a <_strtod_l+0xb5a>
 800bf16:	a328      	add	r3, pc, #160	@ (adr r3, 800bfb8 <_strtod_l+0xbb8>)
 800bf18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf1c:	4630      	mov	r0, r6
 800bf1e:	4639      	mov	r1, r7
 800bf20:	f7f4 fde6 	bl	8000af0 <__aeabi_dcmple>
 800bf24:	b1a0      	cbz	r0, 800bf50 <_strtod_l+0xb50>
 800bf26:	4639      	mov	r1, r7
 800bf28:	4630      	mov	r0, r6
 800bf2a:	f7f4 fe3d 	bl	8000ba8 <__aeabi_d2uiz>
 800bf2e:	2801      	cmp	r0, #1
 800bf30:	bf38      	it	cc
 800bf32:	2001      	movcc	r0, #1
 800bf34:	f7f4 fae6 	bl	8000504 <__aeabi_ui2d>
 800bf38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf3a:	4606      	mov	r6, r0
 800bf3c:	460f      	mov	r7, r1
 800bf3e:	b9fb      	cbnz	r3, 800bf80 <_strtod_l+0xb80>
 800bf40:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bf44:	9014      	str	r0, [sp, #80]	@ 0x50
 800bf46:	9315      	str	r3, [sp, #84]	@ 0x54
 800bf48:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800bf4c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bf50:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bf52:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800bf56:	1b5b      	subs	r3, r3, r5
 800bf58:	9311      	str	r3, [sp, #68]	@ 0x44
 800bf5a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800bf5e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800bf62:	f7ff f8f1 	bl	800b148 <__ulp>
 800bf66:	4650      	mov	r0, sl
 800bf68:	ec53 2b10 	vmov	r2, r3, d0
 800bf6c:	4659      	mov	r1, fp
 800bf6e:	f7f4 fb43 	bl	80005f8 <__aeabi_dmul>
 800bf72:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800bf76:	f7f4 f989 	bl	800028c <__adddf3>
 800bf7a:	4682      	mov	sl, r0
 800bf7c:	468b      	mov	fp, r1
 800bf7e:	e770      	b.n	800be62 <_strtod_l+0xa62>
 800bf80:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800bf84:	e7e0      	b.n	800bf48 <_strtod_l+0xb48>
 800bf86:	a30e      	add	r3, pc, #56	@ (adr r3, 800bfc0 <_strtod_l+0xbc0>)
 800bf88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf8c:	f7f4 fda6 	bl	8000adc <__aeabi_dcmplt>
 800bf90:	e798      	b.n	800bec4 <_strtod_l+0xac4>
 800bf92:	2300      	movs	r3, #0
 800bf94:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bf96:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800bf98:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bf9a:	6013      	str	r3, [r2, #0]
 800bf9c:	f7ff ba6d 	b.w	800b47a <_strtod_l+0x7a>
 800bfa0:	2a65      	cmp	r2, #101	@ 0x65
 800bfa2:	f43f ab66 	beq.w	800b672 <_strtod_l+0x272>
 800bfa6:	2a45      	cmp	r2, #69	@ 0x45
 800bfa8:	f43f ab63 	beq.w	800b672 <_strtod_l+0x272>
 800bfac:	2301      	movs	r3, #1
 800bfae:	f7ff bb9e 	b.w	800b6ee <_strtod_l+0x2ee>
 800bfb2:	bf00      	nop
 800bfb4:	f3af 8000 	nop.w
 800bfb8:	ffc00000 	.word	0xffc00000
 800bfbc:	41dfffff 	.word	0x41dfffff
 800bfc0:	94a03595 	.word	0x94a03595
 800bfc4:	3fcfffff 	.word	0x3fcfffff

0800bfc8 <_strtod_r>:
 800bfc8:	4b01      	ldr	r3, [pc, #4]	@ (800bfd0 <_strtod_r+0x8>)
 800bfca:	f7ff ba19 	b.w	800b400 <_strtod_l>
 800bfce:	bf00      	nop
 800bfd0:	2000006c 	.word	0x2000006c

0800bfd4 <_strtol_l.constprop.0>:
 800bfd4:	2b24      	cmp	r3, #36	@ 0x24
 800bfd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bfda:	4686      	mov	lr, r0
 800bfdc:	4690      	mov	r8, r2
 800bfde:	d801      	bhi.n	800bfe4 <_strtol_l.constprop.0+0x10>
 800bfe0:	2b01      	cmp	r3, #1
 800bfe2:	d106      	bne.n	800bff2 <_strtol_l.constprop.0+0x1e>
 800bfe4:	f7fd fdba 	bl	8009b5c <__errno>
 800bfe8:	2316      	movs	r3, #22
 800bfea:	6003      	str	r3, [r0, #0]
 800bfec:	2000      	movs	r0, #0
 800bfee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bff2:	4834      	ldr	r0, [pc, #208]	@ (800c0c4 <_strtol_l.constprop.0+0xf0>)
 800bff4:	460d      	mov	r5, r1
 800bff6:	462a      	mov	r2, r5
 800bff8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bffc:	5d06      	ldrb	r6, [r0, r4]
 800bffe:	f016 0608 	ands.w	r6, r6, #8
 800c002:	d1f8      	bne.n	800bff6 <_strtol_l.constprop.0+0x22>
 800c004:	2c2d      	cmp	r4, #45	@ 0x2d
 800c006:	d12d      	bne.n	800c064 <_strtol_l.constprop.0+0x90>
 800c008:	782c      	ldrb	r4, [r5, #0]
 800c00a:	2601      	movs	r6, #1
 800c00c:	1c95      	adds	r5, r2, #2
 800c00e:	f033 0210 	bics.w	r2, r3, #16
 800c012:	d109      	bne.n	800c028 <_strtol_l.constprop.0+0x54>
 800c014:	2c30      	cmp	r4, #48	@ 0x30
 800c016:	d12a      	bne.n	800c06e <_strtol_l.constprop.0+0x9a>
 800c018:	782a      	ldrb	r2, [r5, #0]
 800c01a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c01e:	2a58      	cmp	r2, #88	@ 0x58
 800c020:	d125      	bne.n	800c06e <_strtol_l.constprop.0+0x9a>
 800c022:	786c      	ldrb	r4, [r5, #1]
 800c024:	2310      	movs	r3, #16
 800c026:	3502      	adds	r5, #2
 800c028:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c02c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c030:	2200      	movs	r2, #0
 800c032:	fbbc f9f3 	udiv	r9, ip, r3
 800c036:	4610      	mov	r0, r2
 800c038:	fb03 ca19 	mls	sl, r3, r9, ip
 800c03c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c040:	2f09      	cmp	r7, #9
 800c042:	d81b      	bhi.n	800c07c <_strtol_l.constprop.0+0xa8>
 800c044:	463c      	mov	r4, r7
 800c046:	42a3      	cmp	r3, r4
 800c048:	dd27      	ble.n	800c09a <_strtol_l.constprop.0+0xc6>
 800c04a:	1c57      	adds	r7, r2, #1
 800c04c:	d007      	beq.n	800c05e <_strtol_l.constprop.0+0x8a>
 800c04e:	4581      	cmp	r9, r0
 800c050:	d320      	bcc.n	800c094 <_strtol_l.constprop.0+0xc0>
 800c052:	d101      	bne.n	800c058 <_strtol_l.constprop.0+0x84>
 800c054:	45a2      	cmp	sl, r4
 800c056:	db1d      	blt.n	800c094 <_strtol_l.constprop.0+0xc0>
 800c058:	fb00 4003 	mla	r0, r0, r3, r4
 800c05c:	2201      	movs	r2, #1
 800c05e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c062:	e7eb      	b.n	800c03c <_strtol_l.constprop.0+0x68>
 800c064:	2c2b      	cmp	r4, #43	@ 0x2b
 800c066:	bf04      	itt	eq
 800c068:	782c      	ldrbeq	r4, [r5, #0]
 800c06a:	1c95      	addeq	r5, r2, #2
 800c06c:	e7cf      	b.n	800c00e <_strtol_l.constprop.0+0x3a>
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d1da      	bne.n	800c028 <_strtol_l.constprop.0+0x54>
 800c072:	2c30      	cmp	r4, #48	@ 0x30
 800c074:	bf0c      	ite	eq
 800c076:	2308      	moveq	r3, #8
 800c078:	230a      	movne	r3, #10
 800c07a:	e7d5      	b.n	800c028 <_strtol_l.constprop.0+0x54>
 800c07c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c080:	2f19      	cmp	r7, #25
 800c082:	d801      	bhi.n	800c088 <_strtol_l.constprop.0+0xb4>
 800c084:	3c37      	subs	r4, #55	@ 0x37
 800c086:	e7de      	b.n	800c046 <_strtol_l.constprop.0+0x72>
 800c088:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c08c:	2f19      	cmp	r7, #25
 800c08e:	d804      	bhi.n	800c09a <_strtol_l.constprop.0+0xc6>
 800c090:	3c57      	subs	r4, #87	@ 0x57
 800c092:	e7d8      	b.n	800c046 <_strtol_l.constprop.0+0x72>
 800c094:	f04f 32ff 	mov.w	r2, #4294967295
 800c098:	e7e1      	b.n	800c05e <_strtol_l.constprop.0+0x8a>
 800c09a:	1c53      	adds	r3, r2, #1
 800c09c:	d108      	bne.n	800c0b0 <_strtol_l.constprop.0+0xdc>
 800c09e:	2322      	movs	r3, #34	@ 0x22
 800c0a0:	f8ce 3000 	str.w	r3, [lr]
 800c0a4:	4660      	mov	r0, ip
 800c0a6:	f1b8 0f00 	cmp.w	r8, #0
 800c0aa:	d0a0      	beq.n	800bfee <_strtol_l.constprop.0+0x1a>
 800c0ac:	1e69      	subs	r1, r5, #1
 800c0ae:	e006      	b.n	800c0be <_strtol_l.constprop.0+0xea>
 800c0b0:	b106      	cbz	r6, 800c0b4 <_strtol_l.constprop.0+0xe0>
 800c0b2:	4240      	negs	r0, r0
 800c0b4:	f1b8 0f00 	cmp.w	r8, #0
 800c0b8:	d099      	beq.n	800bfee <_strtol_l.constprop.0+0x1a>
 800c0ba:	2a00      	cmp	r2, #0
 800c0bc:	d1f6      	bne.n	800c0ac <_strtol_l.constprop.0+0xd8>
 800c0be:	f8c8 1000 	str.w	r1, [r8]
 800c0c2:	e794      	b.n	800bfee <_strtol_l.constprop.0+0x1a>
 800c0c4:	0800d541 	.word	0x0800d541

0800c0c8 <_strtol_r>:
 800c0c8:	f7ff bf84 	b.w	800bfd4 <_strtol_l.constprop.0>

0800c0cc <__ssputs_r>:
 800c0cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0d0:	688e      	ldr	r6, [r1, #8]
 800c0d2:	461f      	mov	r7, r3
 800c0d4:	42be      	cmp	r6, r7
 800c0d6:	680b      	ldr	r3, [r1, #0]
 800c0d8:	4682      	mov	sl, r0
 800c0da:	460c      	mov	r4, r1
 800c0dc:	4690      	mov	r8, r2
 800c0de:	d82d      	bhi.n	800c13c <__ssputs_r+0x70>
 800c0e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c0e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c0e8:	d026      	beq.n	800c138 <__ssputs_r+0x6c>
 800c0ea:	6965      	ldr	r5, [r4, #20]
 800c0ec:	6909      	ldr	r1, [r1, #16]
 800c0ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c0f2:	eba3 0901 	sub.w	r9, r3, r1
 800c0f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c0fa:	1c7b      	adds	r3, r7, #1
 800c0fc:	444b      	add	r3, r9
 800c0fe:	106d      	asrs	r5, r5, #1
 800c100:	429d      	cmp	r5, r3
 800c102:	bf38      	it	cc
 800c104:	461d      	movcc	r5, r3
 800c106:	0553      	lsls	r3, r2, #21
 800c108:	d527      	bpl.n	800c15a <__ssputs_r+0x8e>
 800c10a:	4629      	mov	r1, r5
 800c10c:	f7fe fc1c 	bl	800a948 <_malloc_r>
 800c110:	4606      	mov	r6, r0
 800c112:	b360      	cbz	r0, 800c16e <__ssputs_r+0xa2>
 800c114:	6921      	ldr	r1, [r4, #16]
 800c116:	464a      	mov	r2, r9
 800c118:	f000 fa18 	bl	800c54c <memcpy>
 800c11c:	89a3      	ldrh	r3, [r4, #12]
 800c11e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c122:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c126:	81a3      	strh	r3, [r4, #12]
 800c128:	6126      	str	r6, [r4, #16]
 800c12a:	6165      	str	r5, [r4, #20]
 800c12c:	444e      	add	r6, r9
 800c12e:	eba5 0509 	sub.w	r5, r5, r9
 800c132:	6026      	str	r6, [r4, #0]
 800c134:	60a5      	str	r5, [r4, #8]
 800c136:	463e      	mov	r6, r7
 800c138:	42be      	cmp	r6, r7
 800c13a:	d900      	bls.n	800c13e <__ssputs_r+0x72>
 800c13c:	463e      	mov	r6, r7
 800c13e:	6820      	ldr	r0, [r4, #0]
 800c140:	4632      	mov	r2, r6
 800c142:	4641      	mov	r1, r8
 800c144:	f000 f9c6 	bl	800c4d4 <memmove>
 800c148:	68a3      	ldr	r3, [r4, #8]
 800c14a:	1b9b      	subs	r3, r3, r6
 800c14c:	60a3      	str	r3, [r4, #8]
 800c14e:	6823      	ldr	r3, [r4, #0]
 800c150:	4433      	add	r3, r6
 800c152:	6023      	str	r3, [r4, #0]
 800c154:	2000      	movs	r0, #0
 800c156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c15a:	462a      	mov	r2, r5
 800c15c:	f000 fd89 	bl	800cc72 <_realloc_r>
 800c160:	4606      	mov	r6, r0
 800c162:	2800      	cmp	r0, #0
 800c164:	d1e0      	bne.n	800c128 <__ssputs_r+0x5c>
 800c166:	6921      	ldr	r1, [r4, #16]
 800c168:	4650      	mov	r0, sl
 800c16a:	f7fe fb79 	bl	800a860 <_free_r>
 800c16e:	230c      	movs	r3, #12
 800c170:	f8ca 3000 	str.w	r3, [sl]
 800c174:	89a3      	ldrh	r3, [r4, #12]
 800c176:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c17a:	81a3      	strh	r3, [r4, #12]
 800c17c:	f04f 30ff 	mov.w	r0, #4294967295
 800c180:	e7e9      	b.n	800c156 <__ssputs_r+0x8a>
	...

0800c184 <_svfiprintf_r>:
 800c184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c188:	4698      	mov	r8, r3
 800c18a:	898b      	ldrh	r3, [r1, #12]
 800c18c:	061b      	lsls	r3, r3, #24
 800c18e:	b09d      	sub	sp, #116	@ 0x74
 800c190:	4607      	mov	r7, r0
 800c192:	460d      	mov	r5, r1
 800c194:	4614      	mov	r4, r2
 800c196:	d510      	bpl.n	800c1ba <_svfiprintf_r+0x36>
 800c198:	690b      	ldr	r3, [r1, #16]
 800c19a:	b973      	cbnz	r3, 800c1ba <_svfiprintf_r+0x36>
 800c19c:	2140      	movs	r1, #64	@ 0x40
 800c19e:	f7fe fbd3 	bl	800a948 <_malloc_r>
 800c1a2:	6028      	str	r0, [r5, #0]
 800c1a4:	6128      	str	r0, [r5, #16]
 800c1a6:	b930      	cbnz	r0, 800c1b6 <_svfiprintf_r+0x32>
 800c1a8:	230c      	movs	r3, #12
 800c1aa:	603b      	str	r3, [r7, #0]
 800c1ac:	f04f 30ff 	mov.w	r0, #4294967295
 800c1b0:	b01d      	add	sp, #116	@ 0x74
 800c1b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1b6:	2340      	movs	r3, #64	@ 0x40
 800c1b8:	616b      	str	r3, [r5, #20]
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1be:	2320      	movs	r3, #32
 800c1c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c1c4:	f8cd 800c 	str.w	r8, [sp, #12]
 800c1c8:	2330      	movs	r3, #48	@ 0x30
 800c1ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c368 <_svfiprintf_r+0x1e4>
 800c1ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c1d2:	f04f 0901 	mov.w	r9, #1
 800c1d6:	4623      	mov	r3, r4
 800c1d8:	469a      	mov	sl, r3
 800c1da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c1de:	b10a      	cbz	r2, 800c1e4 <_svfiprintf_r+0x60>
 800c1e0:	2a25      	cmp	r2, #37	@ 0x25
 800c1e2:	d1f9      	bne.n	800c1d8 <_svfiprintf_r+0x54>
 800c1e4:	ebba 0b04 	subs.w	fp, sl, r4
 800c1e8:	d00b      	beq.n	800c202 <_svfiprintf_r+0x7e>
 800c1ea:	465b      	mov	r3, fp
 800c1ec:	4622      	mov	r2, r4
 800c1ee:	4629      	mov	r1, r5
 800c1f0:	4638      	mov	r0, r7
 800c1f2:	f7ff ff6b 	bl	800c0cc <__ssputs_r>
 800c1f6:	3001      	adds	r0, #1
 800c1f8:	f000 80a7 	beq.w	800c34a <_svfiprintf_r+0x1c6>
 800c1fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c1fe:	445a      	add	r2, fp
 800c200:	9209      	str	r2, [sp, #36]	@ 0x24
 800c202:	f89a 3000 	ldrb.w	r3, [sl]
 800c206:	2b00      	cmp	r3, #0
 800c208:	f000 809f 	beq.w	800c34a <_svfiprintf_r+0x1c6>
 800c20c:	2300      	movs	r3, #0
 800c20e:	f04f 32ff 	mov.w	r2, #4294967295
 800c212:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c216:	f10a 0a01 	add.w	sl, sl, #1
 800c21a:	9304      	str	r3, [sp, #16]
 800c21c:	9307      	str	r3, [sp, #28]
 800c21e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c222:	931a      	str	r3, [sp, #104]	@ 0x68
 800c224:	4654      	mov	r4, sl
 800c226:	2205      	movs	r2, #5
 800c228:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c22c:	484e      	ldr	r0, [pc, #312]	@ (800c368 <_svfiprintf_r+0x1e4>)
 800c22e:	f7f3 ffcf 	bl	80001d0 <memchr>
 800c232:	9a04      	ldr	r2, [sp, #16]
 800c234:	b9d8      	cbnz	r0, 800c26e <_svfiprintf_r+0xea>
 800c236:	06d0      	lsls	r0, r2, #27
 800c238:	bf44      	itt	mi
 800c23a:	2320      	movmi	r3, #32
 800c23c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c240:	0711      	lsls	r1, r2, #28
 800c242:	bf44      	itt	mi
 800c244:	232b      	movmi	r3, #43	@ 0x2b
 800c246:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c24a:	f89a 3000 	ldrb.w	r3, [sl]
 800c24e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c250:	d015      	beq.n	800c27e <_svfiprintf_r+0xfa>
 800c252:	9a07      	ldr	r2, [sp, #28]
 800c254:	4654      	mov	r4, sl
 800c256:	2000      	movs	r0, #0
 800c258:	f04f 0c0a 	mov.w	ip, #10
 800c25c:	4621      	mov	r1, r4
 800c25e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c262:	3b30      	subs	r3, #48	@ 0x30
 800c264:	2b09      	cmp	r3, #9
 800c266:	d94b      	bls.n	800c300 <_svfiprintf_r+0x17c>
 800c268:	b1b0      	cbz	r0, 800c298 <_svfiprintf_r+0x114>
 800c26a:	9207      	str	r2, [sp, #28]
 800c26c:	e014      	b.n	800c298 <_svfiprintf_r+0x114>
 800c26e:	eba0 0308 	sub.w	r3, r0, r8
 800c272:	fa09 f303 	lsl.w	r3, r9, r3
 800c276:	4313      	orrs	r3, r2
 800c278:	9304      	str	r3, [sp, #16]
 800c27a:	46a2      	mov	sl, r4
 800c27c:	e7d2      	b.n	800c224 <_svfiprintf_r+0xa0>
 800c27e:	9b03      	ldr	r3, [sp, #12]
 800c280:	1d19      	adds	r1, r3, #4
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	9103      	str	r1, [sp, #12]
 800c286:	2b00      	cmp	r3, #0
 800c288:	bfbb      	ittet	lt
 800c28a:	425b      	neglt	r3, r3
 800c28c:	f042 0202 	orrlt.w	r2, r2, #2
 800c290:	9307      	strge	r3, [sp, #28]
 800c292:	9307      	strlt	r3, [sp, #28]
 800c294:	bfb8      	it	lt
 800c296:	9204      	strlt	r2, [sp, #16]
 800c298:	7823      	ldrb	r3, [r4, #0]
 800c29a:	2b2e      	cmp	r3, #46	@ 0x2e
 800c29c:	d10a      	bne.n	800c2b4 <_svfiprintf_r+0x130>
 800c29e:	7863      	ldrb	r3, [r4, #1]
 800c2a0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c2a2:	d132      	bne.n	800c30a <_svfiprintf_r+0x186>
 800c2a4:	9b03      	ldr	r3, [sp, #12]
 800c2a6:	1d1a      	adds	r2, r3, #4
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	9203      	str	r2, [sp, #12]
 800c2ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c2b0:	3402      	adds	r4, #2
 800c2b2:	9305      	str	r3, [sp, #20]
 800c2b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c378 <_svfiprintf_r+0x1f4>
 800c2b8:	7821      	ldrb	r1, [r4, #0]
 800c2ba:	2203      	movs	r2, #3
 800c2bc:	4650      	mov	r0, sl
 800c2be:	f7f3 ff87 	bl	80001d0 <memchr>
 800c2c2:	b138      	cbz	r0, 800c2d4 <_svfiprintf_r+0x150>
 800c2c4:	9b04      	ldr	r3, [sp, #16]
 800c2c6:	eba0 000a 	sub.w	r0, r0, sl
 800c2ca:	2240      	movs	r2, #64	@ 0x40
 800c2cc:	4082      	lsls	r2, r0
 800c2ce:	4313      	orrs	r3, r2
 800c2d0:	3401      	adds	r4, #1
 800c2d2:	9304      	str	r3, [sp, #16]
 800c2d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2d8:	4824      	ldr	r0, [pc, #144]	@ (800c36c <_svfiprintf_r+0x1e8>)
 800c2da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c2de:	2206      	movs	r2, #6
 800c2e0:	f7f3 ff76 	bl	80001d0 <memchr>
 800c2e4:	2800      	cmp	r0, #0
 800c2e6:	d036      	beq.n	800c356 <_svfiprintf_r+0x1d2>
 800c2e8:	4b21      	ldr	r3, [pc, #132]	@ (800c370 <_svfiprintf_r+0x1ec>)
 800c2ea:	bb1b      	cbnz	r3, 800c334 <_svfiprintf_r+0x1b0>
 800c2ec:	9b03      	ldr	r3, [sp, #12]
 800c2ee:	3307      	adds	r3, #7
 800c2f0:	f023 0307 	bic.w	r3, r3, #7
 800c2f4:	3308      	adds	r3, #8
 800c2f6:	9303      	str	r3, [sp, #12]
 800c2f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2fa:	4433      	add	r3, r6
 800c2fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2fe:	e76a      	b.n	800c1d6 <_svfiprintf_r+0x52>
 800c300:	fb0c 3202 	mla	r2, ip, r2, r3
 800c304:	460c      	mov	r4, r1
 800c306:	2001      	movs	r0, #1
 800c308:	e7a8      	b.n	800c25c <_svfiprintf_r+0xd8>
 800c30a:	2300      	movs	r3, #0
 800c30c:	3401      	adds	r4, #1
 800c30e:	9305      	str	r3, [sp, #20]
 800c310:	4619      	mov	r1, r3
 800c312:	f04f 0c0a 	mov.w	ip, #10
 800c316:	4620      	mov	r0, r4
 800c318:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c31c:	3a30      	subs	r2, #48	@ 0x30
 800c31e:	2a09      	cmp	r2, #9
 800c320:	d903      	bls.n	800c32a <_svfiprintf_r+0x1a6>
 800c322:	2b00      	cmp	r3, #0
 800c324:	d0c6      	beq.n	800c2b4 <_svfiprintf_r+0x130>
 800c326:	9105      	str	r1, [sp, #20]
 800c328:	e7c4      	b.n	800c2b4 <_svfiprintf_r+0x130>
 800c32a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c32e:	4604      	mov	r4, r0
 800c330:	2301      	movs	r3, #1
 800c332:	e7f0      	b.n	800c316 <_svfiprintf_r+0x192>
 800c334:	ab03      	add	r3, sp, #12
 800c336:	9300      	str	r3, [sp, #0]
 800c338:	462a      	mov	r2, r5
 800c33a:	4b0e      	ldr	r3, [pc, #56]	@ (800c374 <_svfiprintf_r+0x1f0>)
 800c33c:	a904      	add	r1, sp, #16
 800c33e:	4638      	mov	r0, r7
 800c340:	f7fc fcc8 	bl	8008cd4 <_printf_float>
 800c344:	1c42      	adds	r2, r0, #1
 800c346:	4606      	mov	r6, r0
 800c348:	d1d6      	bne.n	800c2f8 <_svfiprintf_r+0x174>
 800c34a:	89ab      	ldrh	r3, [r5, #12]
 800c34c:	065b      	lsls	r3, r3, #25
 800c34e:	f53f af2d 	bmi.w	800c1ac <_svfiprintf_r+0x28>
 800c352:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c354:	e72c      	b.n	800c1b0 <_svfiprintf_r+0x2c>
 800c356:	ab03      	add	r3, sp, #12
 800c358:	9300      	str	r3, [sp, #0]
 800c35a:	462a      	mov	r2, r5
 800c35c:	4b05      	ldr	r3, [pc, #20]	@ (800c374 <_svfiprintf_r+0x1f0>)
 800c35e:	a904      	add	r1, sp, #16
 800c360:	4638      	mov	r0, r7
 800c362:	f7fc ff4f 	bl	8009204 <_printf_i>
 800c366:	e7ed      	b.n	800c344 <_svfiprintf_r+0x1c0>
 800c368:	0800d641 	.word	0x0800d641
 800c36c:	0800d64b 	.word	0x0800d64b
 800c370:	08008cd5 	.word	0x08008cd5
 800c374:	0800c0cd 	.word	0x0800c0cd
 800c378:	0800d647 	.word	0x0800d647

0800c37c <__sflush_r>:
 800c37c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c384:	0716      	lsls	r6, r2, #28
 800c386:	4605      	mov	r5, r0
 800c388:	460c      	mov	r4, r1
 800c38a:	d454      	bmi.n	800c436 <__sflush_r+0xba>
 800c38c:	684b      	ldr	r3, [r1, #4]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	dc02      	bgt.n	800c398 <__sflush_r+0x1c>
 800c392:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c394:	2b00      	cmp	r3, #0
 800c396:	dd48      	ble.n	800c42a <__sflush_r+0xae>
 800c398:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c39a:	2e00      	cmp	r6, #0
 800c39c:	d045      	beq.n	800c42a <__sflush_r+0xae>
 800c39e:	2300      	movs	r3, #0
 800c3a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c3a4:	682f      	ldr	r7, [r5, #0]
 800c3a6:	6a21      	ldr	r1, [r4, #32]
 800c3a8:	602b      	str	r3, [r5, #0]
 800c3aa:	d030      	beq.n	800c40e <__sflush_r+0x92>
 800c3ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c3ae:	89a3      	ldrh	r3, [r4, #12]
 800c3b0:	0759      	lsls	r1, r3, #29
 800c3b2:	d505      	bpl.n	800c3c0 <__sflush_r+0x44>
 800c3b4:	6863      	ldr	r3, [r4, #4]
 800c3b6:	1ad2      	subs	r2, r2, r3
 800c3b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c3ba:	b10b      	cbz	r3, 800c3c0 <__sflush_r+0x44>
 800c3bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c3be:	1ad2      	subs	r2, r2, r3
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c3c4:	6a21      	ldr	r1, [r4, #32]
 800c3c6:	4628      	mov	r0, r5
 800c3c8:	47b0      	blx	r6
 800c3ca:	1c43      	adds	r3, r0, #1
 800c3cc:	89a3      	ldrh	r3, [r4, #12]
 800c3ce:	d106      	bne.n	800c3de <__sflush_r+0x62>
 800c3d0:	6829      	ldr	r1, [r5, #0]
 800c3d2:	291d      	cmp	r1, #29
 800c3d4:	d82b      	bhi.n	800c42e <__sflush_r+0xb2>
 800c3d6:	4a2a      	ldr	r2, [pc, #168]	@ (800c480 <__sflush_r+0x104>)
 800c3d8:	410a      	asrs	r2, r1
 800c3da:	07d6      	lsls	r6, r2, #31
 800c3dc:	d427      	bmi.n	800c42e <__sflush_r+0xb2>
 800c3de:	2200      	movs	r2, #0
 800c3e0:	6062      	str	r2, [r4, #4]
 800c3e2:	04d9      	lsls	r1, r3, #19
 800c3e4:	6922      	ldr	r2, [r4, #16]
 800c3e6:	6022      	str	r2, [r4, #0]
 800c3e8:	d504      	bpl.n	800c3f4 <__sflush_r+0x78>
 800c3ea:	1c42      	adds	r2, r0, #1
 800c3ec:	d101      	bne.n	800c3f2 <__sflush_r+0x76>
 800c3ee:	682b      	ldr	r3, [r5, #0]
 800c3f0:	b903      	cbnz	r3, 800c3f4 <__sflush_r+0x78>
 800c3f2:	6560      	str	r0, [r4, #84]	@ 0x54
 800c3f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c3f6:	602f      	str	r7, [r5, #0]
 800c3f8:	b1b9      	cbz	r1, 800c42a <__sflush_r+0xae>
 800c3fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c3fe:	4299      	cmp	r1, r3
 800c400:	d002      	beq.n	800c408 <__sflush_r+0x8c>
 800c402:	4628      	mov	r0, r5
 800c404:	f7fe fa2c 	bl	800a860 <_free_r>
 800c408:	2300      	movs	r3, #0
 800c40a:	6363      	str	r3, [r4, #52]	@ 0x34
 800c40c:	e00d      	b.n	800c42a <__sflush_r+0xae>
 800c40e:	2301      	movs	r3, #1
 800c410:	4628      	mov	r0, r5
 800c412:	47b0      	blx	r6
 800c414:	4602      	mov	r2, r0
 800c416:	1c50      	adds	r0, r2, #1
 800c418:	d1c9      	bne.n	800c3ae <__sflush_r+0x32>
 800c41a:	682b      	ldr	r3, [r5, #0]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d0c6      	beq.n	800c3ae <__sflush_r+0x32>
 800c420:	2b1d      	cmp	r3, #29
 800c422:	d001      	beq.n	800c428 <__sflush_r+0xac>
 800c424:	2b16      	cmp	r3, #22
 800c426:	d11e      	bne.n	800c466 <__sflush_r+0xea>
 800c428:	602f      	str	r7, [r5, #0]
 800c42a:	2000      	movs	r0, #0
 800c42c:	e022      	b.n	800c474 <__sflush_r+0xf8>
 800c42e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c432:	b21b      	sxth	r3, r3
 800c434:	e01b      	b.n	800c46e <__sflush_r+0xf2>
 800c436:	690f      	ldr	r7, [r1, #16]
 800c438:	2f00      	cmp	r7, #0
 800c43a:	d0f6      	beq.n	800c42a <__sflush_r+0xae>
 800c43c:	0793      	lsls	r3, r2, #30
 800c43e:	680e      	ldr	r6, [r1, #0]
 800c440:	bf08      	it	eq
 800c442:	694b      	ldreq	r3, [r1, #20]
 800c444:	600f      	str	r7, [r1, #0]
 800c446:	bf18      	it	ne
 800c448:	2300      	movne	r3, #0
 800c44a:	eba6 0807 	sub.w	r8, r6, r7
 800c44e:	608b      	str	r3, [r1, #8]
 800c450:	f1b8 0f00 	cmp.w	r8, #0
 800c454:	dde9      	ble.n	800c42a <__sflush_r+0xae>
 800c456:	6a21      	ldr	r1, [r4, #32]
 800c458:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c45a:	4643      	mov	r3, r8
 800c45c:	463a      	mov	r2, r7
 800c45e:	4628      	mov	r0, r5
 800c460:	47b0      	blx	r6
 800c462:	2800      	cmp	r0, #0
 800c464:	dc08      	bgt.n	800c478 <__sflush_r+0xfc>
 800c466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c46a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c46e:	81a3      	strh	r3, [r4, #12]
 800c470:	f04f 30ff 	mov.w	r0, #4294967295
 800c474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c478:	4407      	add	r7, r0
 800c47a:	eba8 0800 	sub.w	r8, r8, r0
 800c47e:	e7e7      	b.n	800c450 <__sflush_r+0xd4>
 800c480:	dfbffffe 	.word	0xdfbffffe

0800c484 <_fflush_r>:
 800c484:	b538      	push	{r3, r4, r5, lr}
 800c486:	690b      	ldr	r3, [r1, #16]
 800c488:	4605      	mov	r5, r0
 800c48a:	460c      	mov	r4, r1
 800c48c:	b913      	cbnz	r3, 800c494 <_fflush_r+0x10>
 800c48e:	2500      	movs	r5, #0
 800c490:	4628      	mov	r0, r5
 800c492:	bd38      	pop	{r3, r4, r5, pc}
 800c494:	b118      	cbz	r0, 800c49e <_fflush_r+0x1a>
 800c496:	6a03      	ldr	r3, [r0, #32]
 800c498:	b90b      	cbnz	r3, 800c49e <_fflush_r+0x1a>
 800c49a:	f7fd fa73 	bl	8009984 <__sinit>
 800c49e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d0f3      	beq.n	800c48e <_fflush_r+0xa>
 800c4a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c4a8:	07d0      	lsls	r0, r2, #31
 800c4aa:	d404      	bmi.n	800c4b6 <_fflush_r+0x32>
 800c4ac:	0599      	lsls	r1, r3, #22
 800c4ae:	d402      	bmi.n	800c4b6 <_fflush_r+0x32>
 800c4b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c4b2:	f7fd fb7e 	bl	8009bb2 <__retarget_lock_acquire_recursive>
 800c4b6:	4628      	mov	r0, r5
 800c4b8:	4621      	mov	r1, r4
 800c4ba:	f7ff ff5f 	bl	800c37c <__sflush_r>
 800c4be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c4c0:	07da      	lsls	r2, r3, #31
 800c4c2:	4605      	mov	r5, r0
 800c4c4:	d4e4      	bmi.n	800c490 <_fflush_r+0xc>
 800c4c6:	89a3      	ldrh	r3, [r4, #12]
 800c4c8:	059b      	lsls	r3, r3, #22
 800c4ca:	d4e1      	bmi.n	800c490 <_fflush_r+0xc>
 800c4cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c4ce:	f7fd fb71 	bl	8009bb4 <__retarget_lock_release_recursive>
 800c4d2:	e7dd      	b.n	800c490 <_fflush_r+0xc>

0800c4d4 <memmove>:
 800c4d4:	4288      	cmp	r0, r1
 800c4d6:	b510      	push	{r4, lr}
 800c4d8:	eb01 0402 	add.w	r4, r1, r2
 800c4dc:	d902      	bls.n	800c4e4 <memmove+0x10>
 800c4de:	4284      	cmp	r4, r0
 800c4e0:	4623      	mov	r3, r4
 800c4e2:	d807      	bhi.n	800c4f4 <memmove+0x20>
 800c4e4:	1e43      	subs	r3, r0, #1
 800c4e6:	42a1      	cmp	r1, r4
 800c4e8:	d008      	beq.n	800c4fc <memmove+0x28>
 800c4ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c4ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c4f2:	e7f8      	b.n	800c4e6 <memmove+0x12>
 800c4f4:	4402      	add	r2, r0
 800c4f6:	4601      	mov	r1, r0
 800c4f8:	428a      	cmp	r2, r1
 800c4fa:	d100      	bne.n	800c4fe <memmove+0x2a>
 800c4fc:	bd10      	pop	{r4, pc}
 800c4fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c502:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c506:	e7f7      	b.n	800c4f8 <memmove+0x24>

0800c508 <strncmp>:
 800c508:	b510      	push	{r4, lr}
 800c50a:	b16a      	cbz	r2, 800c528 <strncmp+0x20>
 800c50c:	3901      	subs	r1, #1
 800c50e:	1884      	adds	r4, r0, r2
 800c510:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c514:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c518:	429a      	cmp	r2, r3
 800c51a:	d103      	bne.n	800c524 <strncmp+0x1c>
 800c51c:	42a0      	cmp	r0, r4
 800c51e:	d001      	beq.n	800c524 <strncmp+0x1c>
 800c520:	2a00      	cmp	r2, #0
 800c522:	d1f5      	bne.n	800c510 <strncmp+0x8>
 800c524:	1ad0      	subs	r0, r2, r3
 800c526:	bd10      	pop	{r4, pc}
 800c528:	4610      	mov	r0, r2
 800c52a:	e7fc      	b.n	800c526 <strncmp+0x1e>

0800c52c <_sbrk_r>:
 800c52c:	b538      	push	{r3, r4, r5, lr}
 800c52e:	4d06      	ldr	r5, [pc, #24]	@ (800c548 <_sbrk_r+0x1c>)
 800c530:	2300      	movs	r3, #0
 800c532:	4604      	mov	r4, r0
 800c534:	4608      	mov	r0, r1
 800c536:	602b      	str	r3, [r5, #0]
 800c538:	f7f5 fff2 	bl	8002520 <_sbrk>
 800c53c:	1c43      	adds	r3, r0, #1
 800c53e:	d102      	bne.n	800c546 <_sbrk_r+0x1a>
 800c540:	682b      	ldr	r3, [r5, #0]
 800c542:	b103      	cbz	r3, 800c546 <_sbrk_r+0x1a>
 800c544:	6023      	str	r3, [r4, #0]
 800c546:	bd38      	pop	{r3, r4, r5, pc}
 800c548:	20000520 	.word	0x20000520

0800c54c <memcpy>:
 800c54c:	440a      	add	r2, r1
 800c54e:	4291      	cmp	r1, r2
 800c550:	f100 33ff 	add.w	r3, r0, #4294967295
 800c554:	d100      	bne.n	800c558 <memcpy+0xc>
 800c556:	4770      	bx	lr
 800c558:	b510      	push	{r4, lr}
 800c55a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c55e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c562:	4291      	cmp	r1, r2
 800c564:	d1f9      	bne.n	800c55a <memcpy+0xe>
 800c566:	bd10      	pop	{r4, pc}

0800c568 <nan>:
 800c568:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c570 <nan+0x8>
 800c56c:	4770      	bx	lr
 800c56e:	bf00      	nop
 800c570:	00000000 	.word	0x00000000
 800c574:	7ff80000 	.word	0x7ff80000

0800c578 <__assert_func>:
 800c578:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c57a:	4614      	mov	r4, r2
 800c57c:	461a      	mov	r2, r3
 800c57e:	4b09      	ldr	r3, [pc, #36]	@ (800c5a4 <__assert_func+0x2c>)
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	4605      	mov	r5, r0
 800c584:	68d8      	ldr	r0, [r3, #12]
 800c586:	b954      	cbnz	r4, 800c59e <__assert_func+0x26>
 800c588:	4b07      	ldr	r3, [pc, #28]	@ (800c5a8 <__assert_func+0x30>)
 800c58a:	461c      	mov	r4, r3
 800c58c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c590:	9100      	str	r1, [sp, #0]
 800c592:	462b      	mov	r3, r5
 800c594:	4905      	ldr	r1, [pc, #20]	@ (800c5ac <__assert_func+0x34>)
 800c596:	f000 fba7 	bl	800cce8 <fiprintf>
 800c59a:	f000 fbb7 	bl	800cd0c <abort>
 800c59e:	4b04      	ldr	r3, [pc, #16]	@ (800c5b0 <__assert_func+0x38>)
 800c5a0:	e7f4      	b.n	800c58c <__assert_func+0x14>
 800c5a2:	bf00      	nop
 800c5a4:	2000001c 	.word	0x2000001c
 800c5a8:	0800d695 	.word	0x0800d695
 800c5ac:	0800d667 	.word	0x0800d667
 800c5b0:	0800d65a 	.word	0x0800d65a

0800c5b4 <_calloc_r>:
 800c5b4:	b570      	push	{r4, r5, r6, lr}
 800c5b6:	fba1 5402 	umull	r5, r4, r1, r2
 800c5ba:	b93c      	cbnz	r4, 800c5cc <_calloc_r+0x18>
 800c5bc:	4629      	mov	r1, r5
 800c5be:	f7fe f9c3 	bl	800a948 <_malloc_r>
 800c5c2:	4606      	mov	r6, r0
 800c5c4:	b928      	cbnz	r0, 800c5d2 <_calloc_r+0x1e>
 800c5c6:	2600      	movs	r6, #0
 800c5c8:	4630      	mov	r0, r6
 800c5ca:	bd70      	pop	{r4, r5, r6, pc}
 800c5cc:	220c      	movs	r2, #12
 800c5ce:	6002      	str	r2, [r0, #0]
 800c5d0:	e7f9      	b.n	800c5c6 <_calloc_r+0x12>
 800c5d2:	462a      	mov	r2, r5
 800c5d4:	4621      	mov	r1, r4
 800c5d6:	f7fd fa6e 	bl	8009ab6 <memset>
 800c5da:	e7f5      	b.n	800c5c8 <_calloc_r+0x14>

0800c5dc <rshift>:
 800c5dc:	6903      	ldr	r3, [r0, #16]
 800c5de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c5e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c5e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c5ea:	f100 0414 	add.w	r4, r0, #20
 800c5ee:	dd45      	ble.n	800c67c <rshift+0xa0>
 800c5f0:	f011 011f 	ands.w	r1, r1, #31
 800c5f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c5f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c5fc:	d10c      	bne.n	800c618 <rshift+0x3c>
 800c5fe:	f100 0710 	add.w	r7, r0, #16
 800c602:	4629      	mov	r1, r5
 800c604:	42b1      	cmp	r1, r6
 800c606:	d334      	bcc.n	800c672 <rshift+0x96>
 800c608:	1a9b      	subs	r3, r3, r2
 800c60a:	009b      	lsls	r3, r3, #2
 800c60c:	1eea      	subs	r2, r5, #3
 800c60e:	4296      	cmp	r6, r2
 800c610:	bf38      	it	cc
 800c612:	2300      	movcc	r3, #0
 800c614:	4423      	add	r3, r4
 800c616:	e015      	b.n	800c644 <rshift+0x68>
 800c618:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c61c:	f1c1 0820 	rsb	r8, r1, #32
 800c620:	40cf      	lsrs	r7, r1
 800c622:	f105 0e04 	add.w	lr, r5, #4
 800c626:	46a1      	mov	r9, r4
 800c628:	4576      	cmp	r6, lr
 800c62a:	46f4      	mov	ip, lr
 800c62c:	d815      	bhi.n	800c65a <rshift+0x7e>
 800c62e:	1a9a      	subs	r2, r3, r2
 800c630:	0092      	lsls	r2, r2, #2
 800c632:	3a04      	subs	r2, #4
 800c634:	3501      	adds	r5, #1
 800c636:	42ae      	cmp	r6, r5
 800c638:	bf38      	it	cc
 800c63a:	2200      	movcc	r2, #0
 800c63c:	18a3      	adds	r3, r4, r2
 800c63e:	50a7      	str	r7, [r4, r2]
 800c640:	b107      	cbz	r7, 800c644 <rshift+0x68>
 800c642:	3304      	adds	r3, #4
 800c644:	1b1a      	subs	r2, r3, r4
 800c646:	42a3      	cmp	r3, r4
 800c648:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c64c:	bf08      	it	eq
 800c64e:	2300      	moveq	r3, #0
 800c650:	6102      	str	r2, [r0, #16]
 800c652:	bf08      	it	eq
 800c654:	6143      	streq	r3, [r0, #20]
 800c656:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c65a:	f8dc c000 	ldr.w	ip, [ip]
 800c65e:	fa0c fc08 	lsl.w	ip, ip, r8
 800c662:	ea4c 0707 	orr.w	r7, ip, r7
 800c666:	f849 7b04 	str.w	r7, [r9], #4
 800c66a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c66e:	40cf      	lsrs	r7, r1
 800c670:	e7da      	b.n	800c628 <rshift+0x4c>
 800c672:	f851 cb04 	ldr.w	ip, [r1], #4
 800c676:	f847 cf04 	str.w	ip, [r7, #4]!
 800c67a:	e7c3      	b.n	800c604 <rshift+0x28>
 800c67c:	4623      	mov	r3, r4
 800c67e:	e7e1      	b.n	800c644 <rshift+0x68>

0800c680 <__hexdig_fun>:
 800c680:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c684:	2b09      	cmp	r3, #9
 800c686:	d802      	bhi.n	800c68e <__hexdig_fun+0xe>
 800c688:	3820      	subs	r0, #32
 800c68a:	b2c0      	uxtb	r0, r0
 800c68c:	4770      	bx	lr
 800c68e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c692:	2b05      	cmp	r3, #5
 800c694:	d801      	bhi.n	800c69a <__hexdig_fun+0x1a>
 800c696:	3847      	subs	r0, #71	@ 0x47
 800c698:	e7f7      	b.n	800c68a <__hexdig_fun+0xa>
 800c69a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c69e:	2b05      	cmp	r3, #5
 800c6a0:	d801      	bhi.n	800c6a6 <__hexdig_fun+0x26>
 800c6a2:	3827      	subs	r0, #39	@ 0x27
 800c6a4:	e7f1      	b.n	800c68a <__hexdig_fun+0xa>
 800c6a6:	2000      	movs	r0, #0
 800c6a8:	4770      	bx	lr
	...

0800c6ac <__gethex>:
 800c6ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6b0:	b085      	sub	sp, #20
 800c6b2:	468a      	mov	sl, r1
 800c6b4:	9302      	str	r3, [sp, #8]
 800c6b6:	680b      	ldr	r3, [r1, #0]
 800c6b8:	9001      	str	r0, [sp, #4]
 800c6ba:	4690      	mov	r8, r2
 800c6bc:	1c9c      	adds	r4, r3, #2
 800c6be:	46a1      	mov	r9, r4
 800c6c0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c6c4:	2830      	cmp	r0, #48	@ 0x30
 800c6c6:	d0fa      	beq.n	800c6be <__gethex+0x12>
 800c6c8:	eba9 0303 	sub.w	r3, r9, r3
 800c6cc:	f1a3 0b02 	sub.w	fp, r3, #2
 800c6d0:	f7ff ffd6 	bl	800c680 <__hexdig_fun>
 800c6d4:	4605      	mov	r5, r0
 800c6d6:	2800      	cmp	r0, #0
 800c6d8:	d168      	bne.n	800c7ac <__gethex+0x100>
 800c6da:	49a0      	ldr	r1, [pc, #640]	@ (800c95c <__gethex+0x2b0>)
 800c6dc:	2201      	movs	r2, #1
 800c6de:	4648      	mov	r0, r9
 800c6e0:	f7ff ff12 	bl	800c508 <strncmp>
 800c6e4:	4607      	mov	r7, r0
 800c6e6:	2800      	cmp	r0, #0
 800c6e8:	d167      	bne.n	800c7ba <__gethex+0x10e>
 800c6ea:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c6ee:	4626      	mov	r6, r4
 800c6f0:	f7ff ffc6 	bl	800c680 <__hexdig_fun>
 800c6f4:	2800      	cmp	r0, #0
 800c6f6:	d062      	beq.n	800c7be <__gethex+0x112>
 800c6f8:	4623      	mov	r3, r4
 800c6fa:	7818      	ldrb	r0, [r3, #0]
 800c6fc:	2830      	cmp	r0, #48	@ 0x30
 800c6fe:	4699      	mov	r9, r3
 800c700:	f103 0301 	add.w	r3, r3, #1
 800c704:	d0f9      	beq.n	800c6fa <__gethex+0x4e>
 800c706:	f7ff ffbb 	bl	800c680 <__hexdig_fun>
 800c70a:	fab0 f580 	clz	r5, r0
 800c70e:	096d      	lsrs	r5, r5, #5
 800c710:	f04f 0b01 	mov.w	fp, #1
 800c714:	464a      	mov	r2, r9
 800c716:	4616      	mov	r6, r2
 800c718:	3201      	adds	r2, #1
 800c71a:	7830      	ldrb	r0, [r6, #0]
 800c71c:	f7ff ffb0 	bl	800c680 <__hexdig_fun>
 800c720:	2800      	cmp	r0, #0
 800c722:	d1f8      	bne.n	800c716 <__gethex+0x6a>
 800c724:	498d      	ldr	r1, [pc, #564]	@ (800c95c <__gethex+0x2b0>)
 800c726:	2201      	movs	r2, #1
 800c728:	4630      	mov	r0, r6
 800c72a:	f7ff feed 	bl	800c508 <strncmp>
 800c72e:	2800      	cmp	r0, #0
 800c730:	d13f      	bne.n	800c7b2 <__gethex+0x106>
 800c732:	b944      	cbnz	r4, 800c746 <__gethex+0x9a>
 800c734:	1c74      	adds	r4, r6, #1
 800c736:	4622      	mov	r2, r4
 800c738:	4616      	mov	r6, r2
 800c73a:	3201      	adds	r2, #1
 800c73c:	7830      	ldrb	r0, [r6, #0]
 800c73e:	f7ff ff9f 	bl	800c680 <__hexdig_fun>
 800c742:	2800      	cmp	r0, #0
 800c744:	d1f8      	bne.n	800c738 <__gethex+0x8c>
 800c746:	1ba4      	subs	r4, r4, r6
 800c748:	00a7      	lsls	r7, r4, #2
 800c74a:	7833      	ldrb	r3, [r6, #0]
 800c74c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c750:	2b50      	cmp	r3, #80	@ 0x50
 800c752:	d13e      	bne.n	800c7d2 <__gethex+0x126>
 800c754:	7873      	ldrb	r3, [r6, #1]
 800c756:	2b2b      	cmp	r3, #43	@ 0x2b
 800c758:	d033      	beq.n	800c7c2 <__gethex+0x116>
 800c75a:	2b2d      	cmp	r3, #45	@ 0x2d
 800c75c:	d034      	beq.n	800c7c8 <__gethex+0x11c>
 800c75e:	1c71      	adds	r1, r6, #1
 800c760:	2400      	movs	r4, #0
 800c762:	7808      	ldrb	r0, [r1, #0]
 800c764:	f7ff ff8c 	bl	800c680 <__hexdig_fun>
 800c768:	1e43      	subs	r3, r0, #1
 800c76a:	b2db      	uxtb	r3, r3
 800c76c:	2b18      	cmp	r3, #24
 800c76e:	d830      	bhi.n	800c7d2 <__gethex+0x126>
 800c770:	f1a0 0210 	sub.w	r2, r0, #16
 800c774:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c778:	f7ff ff82 	bl	800c680 <__hexdig_fun>
 800c77c:	f100 3cff 	add.w	ip, r0, #4294967295
 800c780:	fa5f fc8c 	uxtb.w	ip, ip
 800c784:	f1bc 0f18 	cmp.w	ip, #24
 800c788:	f04f 030a 	mov.w	r3, #10
 800c78c:	d91e      	bls.n	800c7cc <__gethex+0x120>
 800c78e:	b104      	cbz	r4, 800c792 <__gethex+0xe6>
 800c790:	4252      	negs	r2, r2
 800c792:	4417      	add	r7, r2
 800c794:	f8ca 1000 	str.w	r1, [sl]
 800c798:	b1ed      	cbz	r5, 800c7d6 <__gethex+0x12a>
 800c79a:	f1bb 0f00 	cmp.w	fp, #0
 800c79e:	bf0c      	ite	eq
 800c7a0:	2506      	moveq	r5, #6
 800c7a2:	2500      	movne	r5, #0
 800c7a4:	4628      	mov	r0, r5
 800c7a6:	b005      	add	sp, #20
 800c7a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7ac:	2500      	movs	r5, #0
 800c7ae:	462c      	mov	r4, r5
 800c7b0:	e7b0      	b.n	800c714 <__gethex+0x68>
 800c7b2:	2c00      	cmp	r4, #0
 800c7b4:	d1c7      	bne.n	800c746 <__gethex+0x9a>
 800c7b6:	4627      	mov	r7, r4
 800c7b8:	e7c7      	b.n	800c74a <__gethex+0x9e>
 800c7ba:	464e      	mov	r6, r9
 800c7bc:	462f      	mov	r7, r5
 800c7be:	2501      	movs	r5, #1
 800c7c0:	e7c3      	b.n	800c74a <__gethex+0x9e>
 800c7c2:	2400      	movs	r4, #0
 800c7c4:	1cb1      	adds	r1, r6, #2
 800c7c6:	e7cc      	b.n	800c762 <__gethex+0xb6>
 800c7c8:	2401      	movs	r4, #1
 800c7ca:	e7fb      	b.n	800c7c4 <__gethex+0x118>
 800c7cc:	fb03 0002 	mla	r0, r3, r2, r0
 800c7d0:	e7ce      	b.n	800c770 <__gethex+0xc4>
 800c7d2:	4631      	mov	r1, r6
 800c7d4:	e7de      	b.n	800c794 <__gethex+0xe8>
 800c7d6:	eba6 0309 	sub.w	r3, r6, r9
 800c7da:	3b01      	subs	r3, #1
 800c7dc:	4629      	mov	r1, r5
 800c7de:	2b07      	cmp	r3, #7
 800c7e0:	dc0a      	bgt.n	800c7f8 <__gethex+0x14c>
 800c7e2:	9801      	ldr	r0, [sp, #4]
 800c7e4:	f7fe f93c 	bl	800aa60 <_Balloc>
 800c7e8:	4604      	mov	r4, r0
 800c7ea:	b940      	cbnz	r0, 800c7fe <__gethex+0x152>
 800c7ec:	4b5c      	ldr	r3, [pc, #368]	@ (800c960 <__gethex+0x2b4>)
 800c7ee:	4602      	mov	r2, r0
 800c7f0:	21e4      	movs	r1, #228	@ 0xe4
 800c7f2:	485c      	ldr	r0, [pc, #368]	@ (800c964 <__gethex+0x2b8>)
 800c7f4:	f7ff fec0 	bl	800c578 <__assert_func>
 800c7f8:	3101      	adds	r1, #1
 800c7fa:	105b      	asrs	r3, r3, #1
 800c7fc:	e7ef      	b.n	800c7de <__gethex+0x132>
 800c7fe:	f100 0a14 	add.w	sl, r0, #20
 800c802:	2300      	movs	r3, #0
 800c804:	4655      	mov	r5, sl
 800c806:	469b      	mov	fp, r3
 800c808:	45b1      	cmp	r9, r6
 800c80a:	d337      	bcc.n	800c87c <__gethex+0x1d0>
 800c80c:	f845 bb04 	str.w	fp, [r5], #4
 800c810:	eba5 050a 	sub.w	r5, r5, sl
 800c814:	10ad      	asrs	r5, r5, #2
 800c816:	6125      	str	r5, [r4, #16]
 800c818:	4658      	mov	r0, fp
 800c81a:	f7fe fa13 	bl	800ac44 <__hi0bits>
 800c81e:	016d      	lsls	r5, r5, #5
 800c820:	f8d8 6000 	ldr.w	r6, [r8]
 800c824:	1a2d      	subs	r5, r5, r0
 800c826:	42b5      	cmp	r5, r6
 800c828:	dd54      	ble.n	800c8d4 <__gethex+0x228>
 800c82a:	1bad      	subs	r5, r5, r6
 800c82c:	4629      	mov	r1, r5
 800c82e:	4620      	mov	r0, r4
 800c830:	f7fe fda7 	bl	800b382 <__any_on>
 800c834:	4681      	mov	r9, r0
 800c836:	b178      	cbz	r0, 800c858 <__gethex+0x1ac>
 800c838:	1e6b      	subs	r3, r5, #1
 800c83a:	1159      	asrs	r1, r3, #5
 800c83c:	f003 021f 	and.w	r2, r3, #31
 800c840:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c844:	f04f 0901 	mov.w	r9, #1
 800c848:	fa09 f202 	lsl.w	r2, r9, r2
 800c84c:	420a      	tst	r2, r1
 800c84e:	d003      	beq.n	800c858 <__gethex+0x1ac>
 800c850:	454b      	cmp	r3, r9
 800c852:	dc36      	bgt.n	800c8c2 <__gethex+0x216>
 800c854:	f04f 0902 	mov.w	r9, #2
 800c858:	4629      	mov	r1, r5
 800c85a:	4620      	mov	r0, r4
 800c85c:	f7ff febe 	bl	800c5dc <rshift>
 800c860:	442f      	add	r7, r5
 800c862:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c866:	42bb      	cmp	r3, r7
 800c868:	da42      	bge.n	800c8f0 <__gethex+0x244>
 800c86a:	9801      	ldr	r0, [sp, #4]
 800c86c:	4621      	mov	r1, r4
 800c86e:	f7fe f937 	bl	800aae0 <_Bfree>
 800c872:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c874:	2300      	movs	r3, #0
 800c876:	6013      	str	r3, [r2, #0]
 800c878:	25a3      	movs	r5, #163	@ 0xa3
 800c87a:	e793      	b.n	800c7a4 <__gethex+0xf8>
 800c87c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c880:	2a2e      	cmp	r2, #46	@ 0x2e
 800c882:	d012      	beq.n	800c8aa <__gethex+0x1fe>
 800c884:	2b20      	cmp	r3, #32
 800c886:	d104      	bne.n	800c892 <__gethex+0x1e6>
 800c888:	f845 bb04 	str.w	fp, [r5], #4
 800c88c:	f04f 0b00 	mov.w	fp, #0
 800c890:	465b      	mov	r3, fp
 800c892:	7830      	ldrb	r0, [r6, #0]
 800c894:	9303      	str	r3, [sp, #12]
 800c896:	f7ff fef3 	bl	800c680 <__hexdig_fun>
 800c89a:	9b03      	ldr	r3, [sp, #12]
 800c89c:	f000 000f 	and.w	r0, r0, #15
 800c8a0:	4098      	lsls	r0, r3
 800c8a2:	ea4b 0b00 	orr.w	fp, fp, r0
 800c8a6:	3304      	adds	r3, #4
 800c8a8:	e7ae      	b.n	800c808 <__gethex+0x15c>
 800c8aa:	45b1      	cmp	r9, r6
 800c8ac:	d8ea      	bhi.n	800c884 <__gethex+0x1d8>
 800c8ae:	492b      	ldr	r1, [pc, #172]	@ (800c95c <__gethex+0x2b0>)
 800c8b0:	9303      	str	r3, [sp, #12]
 800c8b2:	2201      	movs	r2, #1
 800c8b4:	4630      	mov	r0, r6
 800c8b6:	f7ff fe27 	bl	800c508 <strncmp>
 800c8ba:	9b03      	ldr	r3, [sp, #12]
 800c8bc:	2800      	cmp	r0, #0
 800c8be:	d1e1      	bne.n	800c884 <__gethex+0x1d8>
 800c8c0:	e7a2      	b.n	800c808 <__gethex+0x15c>
 800c8c2:	1ea9      	subs	r1, r5, #2
 800c8c4:	4620      	mov	r0, r4
 800c8c6:	f7fe fd5c 	bl	800b382 <__any_on>
 800c8ca:	2800      	cmp	r0, #0
 800c8cc:	d0c2      	beq.n	800c854 <__gethex+0x1a8>
 800c8ce:	f04f 0903 	mov.w	r9, #3
 800c8d2:	e7c1      	b.n	800c858 <__gethex+0x1ac>
 800c8d4:	da09      	bge.n	800c8ea <__gethex+0x23e>
 800c8d6:	1b75      	subs	r5, r6, r5
 800c8d8:	4621      	mov	r1, r4
 800c8da:	9801      	ldr	r0, [sp, #4]
 800c8dc:	462a      	mov	r2, r5
 800c8de:	f7fe fb17 	bl	800af10 <__lshift>
 800c8e2:	1b7f      	subs	r7, r7, r5
 800c8e4:	4604      	mov	r4, r0
 800c8e6:	f100 0a14 	add.w	sl, r0, #20
 800c8ea:	f04f 0900 	mov.w	r9, #0
 800c8ee:	e7b8      	b.n	800c862 <__gethex+0x1b6>
 800c8f0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c8f4:	42bd      	cmp	r5, r7
 800c8f6:	dd6f      	ble.n	800c9d8 <__gethex+0x32c>
 800c8f8:	1bed      	subs	r5, r5, r7
 800c8fa:	42ae      	cmp	r6, r5
 800c8fc:	dc34      	bgt.n	800c968 <__gethex+0x2bc>
 800c8fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c902:	2b02      	cmp	r3, #2
 800c904:	d022      	beq.n	800c94c <__gethex+0x2a0>
 800c906:	2b03      	cmp	r3, #3
 800c908:	d024      	beq.n	800c954 <__gethex+0x2a8>
 800c90a:	2b01      	cmp	r3, #1
 800c90c:	d115      	bne.n	800c93a <__gethex+0x28e>
 800c90e:	42ae      	cmp	r6, r5
 800c910:	d113      	bne.n	800c93a <__gethex+0x28e>
 800c912:	2e01      	cmp	r6, #1
 800c914:	d10b      	bne.n	800c92e <__gethex+0x282>
 800c916:	9a02      	ldr	r2, [sp, #8]
 800c918:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c91c:	6013      	str	r3, [r2, #0]
 800c91e:	2301      	movs	r3, #1
 800c920:	6123      	str	r3, [r4, #16]
 800c922:	f8ca 3000 	str.w	r3, [sl]
 800c926:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c928:	2562      	movs	r5, #98	@ 0x62
 800c92a:	601c      	str	r4, [r3, #0]
 800c92c:	e73a      	b.n	800c7a4 <__gethex+0xf8>
 800c92e:	1e71      	subs	r1, r6, #1
 800c930:	4620      	mov	r0, r4
 800c932:	f7fe fd26 	bl	800b382 <__any_on>
 800c936:	2800      	cmp	r0, #0
 800c938:	d1ed      	bne.n	800c916 <__gethex+0x26a>
 800c93a:	9801      	ldr	r0, [sp, #4]
 800c93c:	4621      	mov	r1, r4
 800c93e:	f7fe f8cf 	bl	800aae0 <_Bfree>
 800c942:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c944:	2300      	movs	r3, #0
 800c946:	6013      	str	r3, [r2, #0]
 800c948:	2550      	movs	r5, #80	@ 0x50
 800c94a:	e72b      	b.n	800c7a4 <__gethex+0xf8>
 800c94c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d1f3      	bne.n	800c93a <__gethex+0x28e>
 800c952:	e7e0      	b.n	800c916 <__gethex+0x26a>
 800c954:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c956:	2b00      	cmp	r3, #0
 800c958:	d1dd      	bne.n	800c916 <__gethex+0x26a>
 800c95a:	e7ee      	b.n	800c93a <__gethex+0x28e>
 800c95c:	0800d4e8 	.word	0x0800d4e8
 800c960:	0800d37d 	.word	0x0800d37d
 800c964:	0800d696 	.word	0x0800d696
 800c968:	1e6f      	subs	r7, r5, #1
 800c96a:	f1b9 0f00 	cmp.w	r9, #0
 800c96e:	d130      	bne.n	800c9d2 <__gethex+0x326>
 800c970:	b127      	cbz	r7, 800c97c <__gethex+0x2d0>
 800c972:	4639      	mov	r1, r7
 800c974:	4620      	mov	r0, r4
 800c976:	f7fe fd04 	bl	800b382 <__any_on>
 800c97a:	4681      	mov	r9, r0
 800c97c:	117a      	asrs	r2, r7, #5
 800c97e:	2301      	movs	r3, #1
 800c980:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c984:	f007 071f 	and.w	r7, r7, #31
 800c988:	40bb      	lsls	r3, r7
 800c98a:	4213      	tst	r3, r2
 800c98c:	4629      	mov	r1, r5
 800c98e:	4620      	mov	r0, r4
 800c990:	bf18      	it	ne
 800c992:	f049 0902 	orrne.w	r9, r9, #2
 800c996:	f7ff fe21 	bl	800c5dc <rshift>
 800c99a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c99e:	1b76      	subs	r6, r6, r5
 800c9a0:	2502      	movs	r5, #2
 800c9a2:	f1b9 0f00 	cmp.w	r9, #0
 800c9a6:	d047      	beq.n	800ca38 <__gethex+0x38c>
 800c9a8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c9ac:	2b02      	cmp	r3, #2
 800c9ae:	d015      	beq.n	800c9dc <__gethex+0x330>
 800c9b0:	2b03      	cmp	r3, #3
 800c9b2:	d017      	beq.n	800c9e4 <__gethex+0x338>
 800c9b4:	2b01      	cmp	r3, #1
 800c9b6:	d109      	bne.n	800c9cc <__gethex+0x320>
 800c9b8:	f019 0f02 	tst.w	r9, #2
 800c9bc:	d006      	beq.n	800c9cc <__gethex+0x320>
 800c9be:	f8da 3000 	ldr.w	r3, [sl]
 800c9c2:	ea49 0903 	orr.w	r9, r9, r3
 800c9c6:	f019 0f01 	tst.w	r9, #1
 800c9ca:	d10e      	bne.n	800c9ea <__gethex+0x33e>
 800c9cc:	f045 0510 	orr.w	r5, r5, #16
 800c9d0:	e032      	b.n	800ca38 <__gethex+0x38c>
 800c9d2:	f04f 0901 	mov.w	r9, #1
 800c9d6:	e7d1      	b.n	800c97c <__gethex+0x2d0>
 800c9d8:	2501      	movs	r5, #1
 800c9da:	e7e2      	b.n	800c9a2 <__gethex+0x2f6>
 800c9dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c9de:	f1c3 0301 	rsb	r3, r3, #1
 800c9e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c9e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d0f0      	beq.n	800c9cc <__gethex+0x320>
 800c9ea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c9ee:	f104 0314 	add.w	r3, r4, #20
 800c9f2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c9f6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c9fa:	f04f 0c00 	mov.w	ip, #0
 800c9fe:	4618      	mov	r0, r3
 800ca00:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca04:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ca08:	d01b      	beq.n	800ca42 <__gethex+0x396>
 800ca0a:	3201      	adds	r2, #1
 800ca0c:	6002      	str	r2, [r0, #0]
 800ca0e:	2d02      	cmp	r5, #2
 800ca10:	f104 0314 	add.w	r3, r4, #20
 800ca14:	d13c      	bne.n	800ca90 <__gethex+0x3e4>
 800ca16:	f8d8 2000 	ldr.w	r2, [r8]
 800ca1a:	3a01      	subs	r2, #1
 800ca1c:	42b2      	cmp	r2, r6
 800ca1e:	d109      	bne.n	800ca34 <__gethex+0x388>
 800ca20:	1171      	asrs	r1, r6, #5
 800ca22:	2201      	movs	r2, #1
 800ca24:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ca28:	f006 061f 	and.w	r6, r6, #31
 800ca2c:	fa02 f606 	lsl.w	r6, r2, r6
 800ca30:	421e      	tst	r6, r3
 800ca32:	d13a      	bne.n	800caaa <__gethex+0x3fe>
 800ca34:	f045 0520 	orr.w	r5, r5, #32
 800ca38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ca3a:	601c      	str	r4, [r3, #0]
 800ca3c:	9b02      	ldr	r3, [sp, #8]
 800ca3e:	601f      	str	r7, [r3, #0]
 800ca40:	e6b0      	b.n	800c7a4 <__gethex+0xf8>
 800ca42:	4299      	cmp	r1, r3
 800ca44:	f843 cc04 	str.w	ip, [r3, #-4]
 800ca48:	d8d9      	bhi.n	800c9fe <__gethex+0x352>
 800ca4a:	68a3      	ldr	r3, [r4, #8]
 800ca4c:	459b      	cmp	fp, r3
 800ca4e:	db17      	blt.n	800ca80 <__gethex+0x3d4>
 800ca50:	6861      	ldr	r1, [r4, #4]
 800ca52:	9801      	ldr	r0, [sp, #4]
 800ca54:	3101      	adds	r1, #1
 800ca56:	f7fe f803 	bl	800aa60 <_Balloc>
 800ca5a:	4681      	mov	r9, r0
 800ca5c:	b918      	cbnz	r0, 800ca66 <__gethex+0x3ba>
 800ca5e:	4b1a      	ldr	r3, [pc, #104]	@ (800cac8 <__gethex+0x41c>)
 800ca60:	4602      	mov	r2, r0
 800ca62:	2184      	movs	r1, #132	@ 0x84
 800ca64:	e6c5      	b.n	800c7f2 <__gethex+0x146>
 800ca66:	6922      	ldr	r2, [r4, #16]
 800ca68:	3202      	adds	r2, #2
 800ca6a:	f104 010c 	add.w	r1, r4, #12
 800ca6e:	0092      	lsls	r2, r2, #2
 800ca70:	300c      	adds	r0, #12
 800ca72:	f7ff fd6b 	bl	800c54c <memcpy>
 800ca76:	4621      	mov	r1, r4
 800ca78:	9801      	ldr	r0, [sp, #4]
 800ca7a:	f7fe f831 	bl	800aae0 <_Bfree>
 800ca7e:	464c      	mov	r4, r9
 800ca80:	6923      	ldr	r3, [r4, #16]
 800ca82:	1c5a      	adds	r2, r3, #1
 800ca84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ca88:	6122      	str	r2, [r4, #16]
 800ca8a:	2201      	movs	r2, #1
 800ca8c:	615a      	str	r2, [r3, #20]
 800ca8e:	e7be      	b.n	800ca0e <__gethex+0x362>
 800ca90:	6922      	ldr	r2, [r4, #16]
 800ca92:	455a      	cmp	r2, fp
 800ca94:	dd0b      	ble.n	800caae <__gethex+0x402>
 800ca96:	2101      	movs	r1, #1
 800ca98:	4620      	mov	r0, r4
 800ca9a:	f7ff fd9f 	bl	800c5dc <rshift>
 800ca9e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800caa2:	3701      	adds	r7, #1
 800caa4:	42bb      	cmp	r3, r7
 800caa6:	f6ff aee0 	blt.w	800c86a <__gethex+0x1be>
 800caaa:	2501      	movs	r5, #1
 800caac:	e7c2      	b.n	800ca34 <__gethex+0x388>
 800caae:	f016 061f 	ands.w	r6, r6, #31
 800cab2:	d0fa      	beq.n	800caaa <__gethex+0x3fe>
 800cab4:	4453      	add	r3, sl
 800cab6:	f1c6 0620 	rsb	r6, r6, #32
 800caba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cabe:	f7fe f8c1 	bl	800ac44 <__hi0bits>
 800cac2:	42b0      	cmp	r0, r6
 800cac4:	dbe7      	blt.n	800ca96 <__gethex+0x3ea>
 800cac6:	e7f0      	b.n	800caaa <__gethex+0x3fe>
 800cac8:	0800d37d 	.word	0x0800d37d

0800cacc <L_shift>:
 800cacc:	f1c2 0208 	rsb	r2, r2, #8
 800cad0:	0092      	lsls	r2, r2, #2
 800cad2:	b570      	push	{r4, r5, r6, lr}
 800cad4:	f1c2 0620 	rsb	r6, r2, #32
 800cad8:	6843      	ldr	r3, [r0, #4]
 800cada:	6804      	ldr	r4, [r0, #0]
 800cadc:	fa03 f506 	lsl.w	r5, r3, r6
 800cae0:	432c      	orrs	r4, r5
 800cae2:	40d3      	lsrs	r3, r2
 800cae4:	6004      	str	r4, [r0, #0]
 800cae6:	f840 3f04 	str.w	r3, [r0, #4]!
 800caea:	4288      	cmp	r0, r1
 800caec:	d3f4      	bcc.n	800cad8 <L_shift+0xc>
 800caee:	bd70      	pop	{r4, r5, r6, pc}

0800caf0 <__match>:
 800caf0:	b530      	push	{r4, r5, lr}
 800caf2:	6803      	ldr	r3, [r0, #0]
 800caf4:	3301      	adds	r3, #1
 800caf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cafa:	b914      	cbnz	r4, 800cb02 <__match+0x12>
 800cafc:	6003      	str	r3, [r0, #0]
 800cafe:	2001      	movs	r0, #1
 800cb00:	bd30      	pop	{r4, r5, pc}
 800cb02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb06:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800cb0a:	2d19      	cmp	r5, #25
 800cb0c:	bf98      	it	ls
 800cb0e:	3220      	addls	r2, #32
 800cb10:	42a2      	cmp	r2, r4
 800cb12:	d0f0      	beq.n	800caf6 <__match+0x6>
 800cb14:	2000      	movs	r0, #0
 800cb16:	e7f3      	b.n	800cb00 <__match+0x10>

0800cb18 <__hexnan>:
 800cb18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb1c:	680b      	ldr	r3, [r1, #0]
 800cb1e:	6801      	ldr	r1, [r0, #0]
 800cb20:	115e      	asrs	r6, r3, #5
 800cb22:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cb26:	f013 031f 	ands.w	r3, r3, #31
 800cb2a:	b087      	sub	sp, #28
 800cb2c:	bf18      	it	ne
 800cb2e:	3604      	addne	r6, #4
 800cb30:	2500      	movs	r5, #0
 800cb32:	1f37      	subs	r7, r6, #4
 800cb34:	4682      	mov	sl, r0
 800cb36:	4690      	mov	r8, r2
 800cb38:	9301      	str	r3, [sp, #4]
 800cb3a:	f846 5c04 	str.w	r5, [r6, #-4]
 800cb3e:	46b9      	mov	r9, r7
 800cb40:	463c      	mov	r4, r7
 800cb42:	9502      	str	r5, [sp, #8]
 800cb44:	46ab      	mov	fp, r5
 800cb46:	784a      	ldrb	r2, [r1, #1]
 800cb48:	1c4b      	adds	r3, r1, #1
 800cb4a:	9303      	str	r3, [sp, #12]
 800cb4c:	b342      	cbz	r2, 800cba0 <__hexnan+0x88>
 800cb4e:	4610      	mov	r0, r2
 800cb50:	9105      	str	r1, [sp, #20]
 800cb52:	9204      	str	r2, [sp, #16]
 800cb54:	f7ff fd94 	bl	800c680 <__hexdig_fun>
 800cb58:	2800      	cmp	r0, #0
 800cb5a:	d151      	bne.n	800cc00 <__hexnan+0xe8>
 800cb5c:	9a04      	ldr	r2, [sp, #16]
 800cb5e:	9905      	ldr	r1, [sp, #20]
 800cb60:	2a20      	cmp	r2, #32
 800cb62:	d818      	bhi.n	800cb96 <__hexnan+0x7e>
 800cb64:	9b02      	ldr	r3, [sp, #8]
 800cb66:	459b      	cmp	fp, r3
 800cb68:	dd13      	ble.n	800cb92 <__hexnan+0x7a>
 800cb6a:	454c      	cmp	r4, r9
 800cb6c:	d206      	bcs.n	800cb7c <__hexnan+0x64>
 800cb6e:	2d07      	cmp	r5, #7
 800cb70:	dc04      	bgt.n	800cb7c <__hexnan+0x64>
 800cb72:	462a      	mov	r2, r5
 800cb74:	4649      	mov	r1, r9
 800cb76:	4620      	mov	r0, r4
 800cb78:	f7ff ffa8 	bl	800cacc <L_shift>
 800cb7c:	4544      	cmp	r4, r8
 800cb7e:	d952      	bls.n	800cc26 <__hexnan+0x10e>
 800cb80:	2300      	movs	r3, #0
 800cb82:	f1a4 0904 	sub.w	r9, r4, #4
 800cb86:	f844 3c04 	str.w	r3, [r4, #-4]
 800cb8a:	f8cd b008 	str.w	fp, [sp, #8]
 800cb8e:	464c      	mov	r4, r9
 800cb90:	461d      	mov	r5, r3
 800cb92:	9903      	ldr	r1, [sp, #12]
 800cb94:	e7d7      	b.n	800cb46 <__hexnan+0x2e>
 800cb96:	2a29      	cmp	r2, #41	@ 0x29
 800cb98:	d157      	bne.n	800cc4a <__hexnan+0x132>
 800cb9a:	3102      	adds	r1, #2
 800cb9c:	f8ca 1000 	str.w	r1, [sl]
 800cba0:	f1bb 0f00 	cmp.w	fp, #0
 800cba4:	d051      	beq.n	800cc4a <__hexnan+0x132>
 800cba6:	454c      	cmp	r4, r9
 800cba8:	d206      	bcs.n	800cbb8 <__hexnan+0xa0>
 800cbaa:	2d07      	cmp	r5, #7
 800cbac:	dc04      	bgt.n	800cbb8 <__hexnan+0xa0>
 800cbae:	462a      	mov	r2, r5
 800cbb0:	4649      	mov	r1, r9
 800cbb2:	4620      	mov	r0, r4
 800cbb4:	f7ff ff8a 	bl	800cacc <L_shift>
 800cbb8:	4544      	cmp	r4, r8
 800cbba:	d936      	bls.n	800cc2a <__hexnan+0x112>
 800cbbc:	f1a8 0204 	sub.w	r2, r8, #4
 800cbc0:	4623      	mov	r3, r4
 800cbc2:	f853 1b04 	ldr.w	r1, [r3], #4
 800cbc6:	f842 1f04 	str.w	r1, [r2, #4]!
 800cbca:	429f      	cmp	r7, r3
 800cbcc:	d2f9      	bcs.n	800cbc2 <__hexnan+0xaa>
 800cbce:	1b3b      	subs	r3, r7, r4
 800cbd0:	f023 0303 	bic.w	r3, r3, #3
 800cbd4:	3304      	adds	r3, #4
 800cbd6:	3401      	adds	r4, #1
 800cbd8:	3e03      	subs	r6, #3
 800cbda:	42b4      	cmp	r4, r6
 800cbdc:	bf88      	it	hi
 800cbde:	2304      	movhi	r3, #4
 800cbe0:	4443      	add	r3, r8
 800cbe2:	2200      	movs	r2, #0
 800cbe4:	f843 2b04 	str.w	r2, [r3], #4
 800cbe8:	429f      	cmp	r7, r3
 800cbea:	d2fb      	bcs.n	800cbe4 <__hexnan+0xcc>
 800cbec:	683b      	ldr	r3, [r7, #0]
 800cbee:	b91b      	cbnz	r3, 800cbf8 <__hexnan+0xe0>
 800cbf0:	4547      	cmp	r7, r8
 800cbf2:	d128      	bne.n	800cc46 <__hexnan+0x12e>
 800cbf4:	2301      	movs	r3, #1
 800cbf6:	603b      	str	r3, [r7, #0]
 800cbf8:	2005      	movs	r0, #5
 800cbfa:	b007      	add	sp, #28
 800cbfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc00:	3501      	adds	r5, #1
 800cc02:	2d08      	cmp	r5, #8
 800cc04:	f10b 0b01 	add.w	fp, fp, #1
 800cc08:	dd06      	ble.n	800cc18 <__hexnan+0x100>
 800cc0a:	4544      	cmp	r4, r8
 800cc0c:	d9c1      	bls.n	800cb92 <__hexnan+0x7a>
 800cc0e:	2300      	movs	r3, #0
 800cc10:	f844 3c04 	str.w	r3, [r4, #-4]
 800cc14:	2501      	movs	r5, #1
 800cc16:	3c04      	subs	r4, #4
 800cc18:	6822      	ldr	r2, [r4, #0]
 800cc1a:	f000 000f 	and.w	r0, r0, #15
 800cc1e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800cc22:	6020      	str	r0, [r4, #0]
 800cc24:	e7b5      	b.n	800cb92 <__hexnan+0x7a>
 800cc26:	2508      	movs	r5, #8
 800cc28:	e7b3      	b.n	800cb92 <__hexnan+0x7a>
 800cc2a:	9b01      	ldr	r3, [sp, #4]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d0dd      	beq.n	800cbec <__hexnan+0xd4>
 800cc30:	f1c3 0320 	rsb	r3, r3, #32
 800cc34:	f04f 32ff 	mov.w	r2, #4294967295
 800cc38:	40da      	lsrs	r2, r3
 800cc3a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800cc3e:	4013      	ands	r3, r2
 800cc40:	f846 3c04 	str.w	r3, [r6, #-4]
 800cc44:	e7d2      	b.n	800cbec <__hexnan+0xd4>
 800cc46:	3f04      	subs	r7, #4
 800cc48:	e7d0      	b.n	800cbec <__hexnan+0xd4>
 800cc4a:	2004      	movs	r0, #4
 800cc4c:	e7d5      	b.n	800cbfa <__hexnan+0xe2>

0800cc4e <__ascii_mbtowc>:
 800cc4e:	b082      	sub	sp, #8
 800cc50:	b901      	cbnz	r1, 800cc54 <__ascii_mbtowc+0x6>
 800cc52:	a901      	add	r1, sp, #4
 800cc54:	b142      	cbz	r2, 800cc68 <__ascii_mbtowc+0x1a>
 800cc56:	b14b      	cbz	r3, 800cc6c <__ascii_mbtowc+0x1e>
 800cc58:	7813      	ldrb	r3, [r2, #0]
 800cc5a:	600b      	str	r3, [r1, #0]
 800cc5c:	7812      	ldrb	r2, [r2, #0]
 800cc5e:	1e10      	subs	r0, r2, #0
 800cc60:	bf18      	it	ne
 800cc62:	2001      	movne	r0, #1
 800cc64:	b002      	add	sp, #8
 800cc66:	4770      	bx	lr
 800cc68:	4610      	mov	r0, r2
 800cc6a:	e7fb      	b.n	800cc64 <__ascii_mbtowc+0x16>
 800cc6c:	f06f 0001 	mvn.w	r0, #1
 800cc70:	e7f8      	b.n	800cc64 <__ascii_mbtowc+0x16>

0800cc72 <_realloc_r>:
 800cc72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc76:	4680      	mov	r8, r0
 800cc78:	4615      	mov	r5, r2
 800cc7a:	460c      	mov	r4, r1
 800cc7c:	b921      	cbnz	r1, 800cc88 <_realloc_r+0x16>
 800cc7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cc82:	4611      	mov	r1, r2
 800cc84:	f7fd be60 	b.w	800a948 <_malloc_r>
 800cc88:	b92a      	cbnz	r2, 800cc96 <_realloc_r+0x24>
 800cc8a:	f7fd fde9 	bl	800a860 <_free_r>
 800cc8e:	2400      	movs	r4, #0
 800cc90:	4620      	mov	r0, r4
 800cc92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc96:	f000 f840 	bl	800cd1a <_malloc_usable_size_r>
 800cc9a:	4285      	cmp	r5, r0
 800cc9c:	4606      	mov	r6, r0
 800cc9e:	d802      	bhi.n	800cca6 <_realloc_r+0x34>
 800cca0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800cca4:	d8f4      	bhi.n	800cc90 <_realloc_r+0x1e>
 800cca6:	4629      	mov	r1, r5
 800cca8:	4640      	mov	r0, r8
 800ccaa:	f7fd fe4d 	bl	800a948 <_malloc_r>
 800ccae:	4607      	mov	r7, r0
 800ccb0:	2800      	cmp	r0, #0
 800ccb2:	d0ec      	beq.n	800cc8e <_realloc_r+0x1c>
 800ccb4:	42b5      	cmp	r5, r6
 800ccb6:	462a      	mov	r2, r5
 800ccb8:	4621      	mov	r1, r4
 800ccba:	bf28      	it	cs
 800ccbc:	4632      	movcs	r2, r6
 800ccbe:	f7ff fc45 	bl	800c54c <memcpy>
 800ccc2:	4621      	mov	r1, r4
 800ccc4:	4640      	mov	r0, r8
 800ccc6:	f7fd fdcb 	bl	800a860 <_free_r>
 800ccca:	463c      	mov	r4, r7
 800cccc:	e7e0      	b.n	800cc90 <_realloc_r+0x1e>

0800ccce <__ascii_wctomb>:
 800ccce:	4603      	mov	r3, r0
 800ccd0:	4608      	mov	r0, r1
 800ccd2:	b141      	cbz	r1, 800cce6 <__ascii_wctomb+0x18>
 800ccd4:	2aff      	cmp	r2, #255	@ 0xff
 800ccd6:	d904      	bls.n	800cce2 <__ascii_wctomb+0x14>
 800ccd8:	228a      	movs	r2, #138	@ 0x8a
 800ccda:	601a      	str	r2, [r3, #0]
 800ccdc:	f04f 30ff 	mov.w	r0, #4294967295
 800cce0:	4770      	bx	lr
 800cce2:	700a      	strb	r2, [r1, #0]
 800cce4:	2001      	movs	r0, #1
 800cce6:	4770      	bx	lr

0800cce8 <fiprintf>:
 800cce8:	b40e      	push	{r1, r2, r3}
 800ccea:	b503      	push	{r0, r1, lr}
 800ccec:	4601      	mov	r1, r0
 800ccee:	ab03      	add	r3, sp, #12
 800ccf0:	4805      	ldr	r0, [pc, #20]	@ (800cd08 <fiprintf+0x20>)
 800ccf2:	f853 2b04 	ldr.w	r2, [r3], #4
 800ccf6:	6800      	ldr	r0, [r0, #0]
 800ccf8:	9301      	str	r3, [sp, #4]
 800ccfa:	f000 f83f 	bl	800cd7c <_vfiprintf_r>
 800ccfe:	b002      	add	sp, #8
 800cd00:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd04:	b003      	add	sp, #12
 800cd06:	4770      	bx	lr
 800cd08:	2000001c 	.word	0x2000001c

0800cd0c <abort>:
 800cd0c:	b508      	push	{r3, lr}
 800cd0e:	2006      	movs	r0, #6
 800cd10:	f000 fa08 	bl	800d124 <raise>
 800cd14:	2001      	movs	r0, #1
 800cd16:	f7f5 fb8b 	bl	8002430 <_exit>

0800cd1a <_malloc_usable_size_r>:
 800cd1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd1e:	1f18      	subs	r0, r3, #4
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	bfbc      	itt	lt
 800cd24:	580b      	ldrlt	r3, [r1, r0]
 800cd26:	18c0      	addlt	r0, r0, r3
 800cd28:	4770      	bx	lr

0800cd2a <__sfputc_r>:
 800cd2a:	6893      	ldr	r3, [r2, #8]
 800cd2c:	3b01      	subs	r3, #1
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	b410      	push	{r4}
 800cd32:	6093      	str	r3, [r2, #8]
 800cd34:	da08      	bge.n	800cd48 <__sfputc_r+0x1e>
 800cd36:	6994      	ldr	r4, [r2, #24]
 800cd38:	42a3      	cmp	r3, r4
 800cd3a:	db01      	blt.n	800cd40 <__sfputc_r+0x16>
 800cd3c:	290a      	cmp	r1, #10
 800cd3e:	d103      	bne.n	800cd48 <__sfputc_r+0x1e>
 800cd40:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd44:	f000 b932 	b.w	800cfac <__swbuf_r>
 800cd48:	6813      	ldr	r3, [r2, #0]
 800cd4a:	1c58      	adds	r0, r3, #1
 800cd4c:	6010      	str	r0, [r2, #0]
 800cd4e:	7019      	strb	r1, [r3, #0]
 800cd50:	4608      	mov	r0, r1
 800cd52:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd56:	4770      	bx	lr

0800cd58 <__sfputs_r>:
 800cd58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd5a:	4606      	mov	r6, r0
 800cd5c:	460f      	mov	r7, r1
 800cd5e:	4614      	mov	r4, r2
 800cd60:	18d5      	adds	r5, r2, r3
 800cd62:	42ac      	cmp	r4, r5
 800cd64:	d101      	bne.n	800cd6a <__sfputs_r+0x12>
 800cd66:	2000      	movs	r0, #0
 800cd68:	e007      	b.n	800cd7a <__sfputs_r+0x22>
 800cd6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd6e:	463a      	mov	r2, r7
 800cd70:	4630      	mov	r0, r6
 800cd72:	f7ff ffda 	bl	800cd2a <__sfputc_r>
 800cd76:	1c43      	adds	r3, r0, #1
 800cd78:	d1f3      	bne.n	800cd62 <__sfputs_r+0xa>
 800cd7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cd7c <_vfiprintf_r>:
 800cd7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd80:	460d      	mov	r5, r1
 800cd82:	b09d      	sub	sp, #116	@ 0x74
 800cd84:	4614      	mov	r4, r2
 800cd86:	4698      	mov	r8, r3
 800cd88:	4606      	mov	r6, r0
 800cd8a:	b118      	cbz	r0, 800cd94 <_vfiprintf_r+0x18>
 800cd8c:	6a03      	ldr	r3, [r0, #32]
 800cd8e:	b90b      	cbnz	r3, 800cd94 <_vfiprintf_r+0x18>
 800cd90:	f7fc fdf8 	bl	8009984 <__sinit>
 800cd94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd96:	07d9      	lsls	r1, r3, #31
 800cd98:	d405      	bmi.n	800cda6 <_vfiprintf_r+0x2a>
 800cd9a:	89ab      	ldrh	r3, [r5, #12]
 800cd9c:	059a      	lsls	r2, r3, #22
 800cd9e:	d402      	bmi.n	800cda6 <_vfiprintf_r+0x2a>
 800cda0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cda2:	f7fc ff06 	bl	8009bb2 <__retarget_lock_acquire_recursive>
 800cda6:	89ab      	ldrh	r3, [r5, #12]
 800cda8:	071b      	lsls	r3, r3, #28
 800cdaa:	d501      	bpl.n	800cdb0 <_vfiprintf_r+0x34>
 800cdac:	692b      	ldr	r3, [r5, #16]
 800cdae:	b99b      	cbnz	r3, 800cdd8 <_vfiprintf_r+0x5c>
 800cdb0:	4629      	mov	r1, r5
 800cdb2:	4630      	mov	r0, r6
 800cdb4:	f000 f938 	bl	800d028 <__swsetup_r>
 800cdb8:	b170      	cbz	r0, 800cdd8 <_vfiprintf_r+0x5c>
 800cdba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cdbc:	07dc      	lsls	r4, r3, #31
 800cdbe:	d504      	bpl.n	800cdca <_vfiprintf_r+0x4e>
 800cdc0:	f04f 30ff 	mov.w	r0, #4294967295
 800cdc4:	b01d      	add	sp, #116	@ 0x74
 800cdc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdca:	89ab      	ldrh	r3, [r5, #12]
 800cdcc:	0598      	lsls	r0, r3, #22
 800cdce:	d4f7      	bmi.n	800cdc0 <_vfiprintf_r+0x44>
 800cdd0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cdd2:	f7fc feef 	bl	8009bb4 <__retarget_lock_release_recursive>
 800cdd6:	e7f3      	b.n	800cdc0 <_vfiprintf_r+0x44>
 800cdd8:	2300      	movs	r3, #0
 800cdda:	9309      	str	r3, [sp, #36]	@ 0x24
 800cddc:	2320      	movs	r3, #32
 800cdde:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cde2:	f8cd 800c 	str.w	r8, [sp, #12]
 800cde6:	2330      	movs	r3, #48	@ 0x30
 800cde8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cf98 <_vfiprintf_r+0x21c>
 800cdec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cdf0:	f04f 0901 	mov.w	r9, #1
 800cdf4:	4623      	mov	r3, r4
 800cdf6:	469a      	mov	sl, r3
 800cdf8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cdfc:	b10a      	cbz	r2, 800ce02 <_vfiprintf_r+0x86>
 800cdfe:	2a25      	cmp	r2, #37	@ 0x25
 800ce00:	d1f9      	bne.n	800cdf6 <_vfiprintf_r+0x7a>
 800ce02:	ebba 0b04 	subs.w	fp, sl, r4
 800ce06:	d00b      	beq.n	800ce20 <_vfiprintf_r+0xa4>
 800ce08:	465b      	mov	r3, fp
 800ce0a:	4622      	mov	r2, r4
 800ce0c:	4629      	mov	r1, r5
 800ce0e:	4630      	mov	r0, r6
 800ce10:	f7ff ffa2 	bl	800cd58 <__sfputs_r>
 800ce14:	3001      	adds	r0, #1
 800ce16:	f000 80a7 	beq.w	800cf68 <_vfiprintf_r+0x1ec>
 800ce1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ce1c:	445a      	add	r2, fp
 800ce1e:	9209      	str	r2, [sp, #36]	@ 0x24
 800ce20:	f89a 3000 	ldrb.w	r3, [sl]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	f000 809f 	beq.w	800cf68 <_vfiprintf_r+0x1ec>
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	f04f 32ff 	mov.w	r2, #4294967295
 800ce30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce34:	f10a 0a01 	add.w	sl, sl, #1
 800ce38:	9304      	str	r3, [sp, #16]
 800ce3a:	9307      	str	r3, [sp, #28]
 800ce3c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ce40:	931a      	str	r3, [sp, #104]	@ 0x68
 800ce42:	4654      	mov	r4, sl
 800ce44:	2205      	movs	r2, #5
 800ce46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce4a:	4853      	ldr	r0, [pc, #332]	@ (800cf98 <_vfiprintf_r+0x21c>)
 800ce4c:	f7f3 f9c0 	bl	80001d0 <memchr>
 800ce50:	9a04      	ldr	r2, [sp, #16]
 800ce52:	b9d8      	cbnz	r0, 800ce8c <_vfiprintf_r+0x110>
 800ce54:	06d1      	lsls	r1, r2, #27
 800ce56:	bf44      	itt	mi
 800ce58:	2320      	movmi	r3, #32
 800ce5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce5e:	0713      	lsls	r3, r2, #28
 800ce60:	bf44      	itt	mi
 800ce62:	232b      	movmi	r3, #43	@ 0x2b
 800ce64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce68:	f89a 3000 	ldrb.w	r3, [sl]
 800ce6c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce6e:	d015      	beq.n	800ce9c <_vfiprintf_r+0x120>
 800ce70:	9a07      	ldr	r2, [sp, #28]
 800ce72:	4654      	mov	r4, sl
 800ce74:	2000      	movs	r0, #0
 800ce76:	f04f 0c0a 	mov.w	ip, #10
 800ce7a:	4621      	mov	r1, r4
 800ce7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce80:	3b30      	subs	r3, #48	@ 0x30
 800ce82:	2b09      	cmp	r3, #9
 800ce84:	d94b      	bls.n	800cf1e <_vfiprintf_r+0x1a2>
 800ce86:	b1b0      	cbz	r0, 800ceb6 <_vfiprintf_r+0x13a>
 800ce88:	9207      	str	r2, [sp, #28]
 800ce8a:	e014      	b.n	800ceb6 <_vfiprintf_r+0x13a>
 800ce8c:	eba0 0308 	sub.w	r3, r0, r8
 800ce90:	fa09 f303 	lsl.w	r3, r9, r3
 800ce94:	4313      	orrs	r3, r2
 800ce96:	9304      	str	r3, [sp, #16]
 800ce98:	46a2      	mov	sl, r4
 800ce9a:	e7d2      	b.n	800ce42 <_vfiprintf_r+0xc6>
 800ce9c:	9b03      	ldr	r3, [sp, #12]
 800ce9e:	1d19      	adds	r1, r3, #4
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	9103      	str	r1, [sp, #12]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	bfbb      	ittet	lt
 800cea8:	425b      	neglt	r3, r3
 800ceaa:	f042 0202 	orrlt.w	r2, r2, #2
 800ceae:	9307      	strge	r3, [sp, #28]
 800ceb0:	9307      	strlt	r3, [sp, #28]
 800ceb2:	bfb8      	it	lt
 800ceb4:	9204      	strlt	r2, [sp, #16]
 800ceb6:	7823      	ldrb	r3, [r4, #0]
 800ceb8:	2b2e      	cmp	r3, #46	@ 0x2e
 800ceba:	d10a      	bne.n	800ced2 <_vfiprintf_r+0x156>
 800cebc:	7863      	ldrb	r3, [r4, #1]
 800cebe:	2b2a      	cmp	r3, #42	@ 0x2a
 800cec0:	d132      	bne.n	800cf28 <_vfiprintf_r+0x1ac>
 800cec2:	9b03      	ldr	r3, [sp, #12]
 800cec4:	1d1a      	adds	r2, r3, #4
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	9203      	str	r2, [sp, #12]
 800ceca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cece:	3402      	adds	r4, #2
 800ced0:	9305      	str	r3, [sp, #20]
 800ced2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cfa8 <_vfiprintf_r+0x22c>
 800ced6:	7821      	ldrb	r1, [r4, #0]
 800ced8:	2203      	movs	r2, #3
 800ceda:	4650      	mov	r0, sl
 800cedc:	f7f3 f978 	bl	80001d0 <memchr>
 800cee0:	b138      	cbz	r0, 800cef2 <_vfiprintf_r+0x176>
 800cee2:	9b04      	ldr	r3, [sp, #16]
 800cee4:	eba0 000a 	sub.w	r0, r0, sl
 800cee8:	2240      	movs	r2, #64	@ 0x40
 800ceea:	4082      	lsls	r2, r0
 800ceec:	4313      	orrs	r3, r2
 800ceee:	3401      	adds	r4, #1
 800cef0:	9304      	str	r3, [sp, #16]
 800cef2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cef6:	4829      	ldr	r0, [pc, #164]	@ (800cf9c <_vfiprintf_r+0x220>)
 800cef8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cefc:	2206      	movs	r2, #6
 800cefe:	f7f3 f967 	bl	80001d0 <memchr>
 800cf02:	2800      	cmp	r0, #0
 800cf04:	d03f      	beq.n	800cf86 <_vfiprintf_r+0x20a>
 800cf06:	4b26      	ldr	r3, [pc, #152]	@ (800cfa0 <_vfiprintf_r+0x224>)
 800cf08:	bb1b      	cbnz	r3, 800cf52 <_vfiprintf_r+0x1d6>
 800cf0a:	9b03      	ldr	r3, [sp, #12]
 800cf0c:	3307      	adds	r3, #7
 800cf0e:	f023 0307 	bic.w	r3, r3, #7
 800cf12:	3308      	adds	r3, #8
 800cf14:	9303      	str	r3, [sp, #12]
 800cf16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf18:	443b      	add	r3, r7
 800cf1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf1c:	e76a      	b.n	800cdf4 <_vfiprintf_r+0x78>
 800cf1e:	fb0c 3202 	mla	r2, ip, r2, r3
 800cf22:	460c      	mov	r4, r1
 800cf24:	2001      	movs	r0, #1
 800cf26:	e7a8      	b.n	800ce7a <_vfiprintf_r+0xfe>
 800cf28:	2300      	movs	r3, #0
 800cf2a:	3401      	adds	r4, #1
 800cf2c:	9305      	str	r3, [sp, #20]
 800cf2e:	4619      	mov	r1, r3
 800cf30:	f04f 0c0a 	mov.w	ip, #10
 800cf34:	4620      	mov	r0, r4
 800cf36:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf3a:	3a30      	subs	r2, #48	@ 0x30
 800cf3c:	2a09      	cmp	r2, #9
 800cf3e:	d903      	bls.n	800cf48 <_vfiprintf_r+0x1cc>
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d0c6      	beq.n	800ced2 <_vfiprintf_r+0x156>
 800cf44:	9105      	str	r1, [sp, #20]
 800cf46:	e7c4      	b.n	800ced2 <_vfiprintf_r+0x156>
 800cf48:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf4c:	4604      	mov	r4, r0
 800cf4e:	2301      	movs	r3, #1
 800cf50:	e7f0      	b.n	800cf34 <_vfiprintf_r+0x1b8>
 800cf52:	ab03      	add	r3, sp, #12
 800cf54:	9300      	str	r3, [sp, #0]
 800cf56:	462a      	mov	r2, r5
 800cf58:	4b12      	ldr	r3, [pc, #72]	@ (800cfa4 <_vfiprintf_r+0x228>)
 800cf5a:	a904      	add	r1, sp, #16
 800cf5c:	4630      	mov	r0, r6
 800cf5e:	f7fb feb9 	bl	8008cd4 <_printf_float>
 800cf62:	4607      	mov	r7, r0
 800cf64:	1c78      	adds	r0, r7, #1
 800cf66:	d1d6      	bne.n	800cf16 <_vfiprintf_r+0x19a>
 800cf68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cf6a:	07d9      	lsls	r1, r3, #31
 800cf6c:	d405      	bmi.n	800cf7a <_vfiprintf_r+0x1fe>
 800cf6e:	89ab      	ldrh	r3, [r5, #12]
 800cf70:	059a      	lsls	r2, r3, #22
 800cf72:	d402      	bmi.n	800cf7a <_vfiprintf_r+0x1fe>
 800cf74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cf76:	f7fc fe1d 	bl	8009bb4 <__retarget_lock_release_recursive>
 800cf7a:	89ab      	ldrh	r3, [r5, #12]
 800cf7c:	065b      	lsls	r3, r3, #25
 800cf7e:	f53f af1f 	bmi.w	800cdc0 <_vfiprintf_r+0x44>
 800cf82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cf84:	e71e      	b.n	800cdc4 <_vfiprintf_r+0x48>
 800cf86:	ab03      	add	r3, sp, #12
 800cf88:	9300      	str	r3, [sp, #0]
 800cf8a:	462a      	mov	r2, r5
 800cf8c:	4b05      	ldr	r3, [pc, #20]	@ (800cfa4 <_vfiprintf_r+0x228>)
 800cf8e:	a904      	add	r1, sp, #16
 800cf90:	4630      	mov	r0, r6
 800cf92:	f7fc f937 	bl	8009204 <_printf_i>
 800cf96:	e7e4      	b.n	800cf62 <_vfiprintf_r+0x1e6>
 800cf98:	0800d641 	.word	0x0800d641
 800cf9c:	0800d64b 	.word	0x0800d64b
 800cfa0:	08008cd5 	.word	0x08008cd5
 800cfa4:	0800cd59 	.word	0x0800cd59
 800cfa8:	0800d647 	.word	0x0800d647

0800cfac <__swbuf_r>:
 800cfac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfae:	460e      	mov	r6, r1
 800cfb0:	4614      	mov	r4, r2
 800cfb2:	4605      	mov	r5, r0
 800cfb4:	b118      	cbz	r0, 800cfbe <__swbuf_r+0x12>
 800cfb6:	6a03      	ldr	r3, [r0, #32]
 800cfb8:	b90b      	cbnz	r3, 800cfbe <__swbuf_r+0x12>
 800cfba:	f7fc fce3 	bl	8009984 <__sinit>
 800cfbe:	69a3      	ldr	r3, [r4, #24]
 800cfc0:	60a3      	str	r3, [r4, #8]
 800cfc2:	89a3      	ldrh	r3, [r4, #12]
 800cfc4:	071a      	lsls	r2, r3, #28
 800cfc6:	d501      	bpl.n	800cfcc <__swbuf_r+0x20>
 800cfc8:	6923      	ldr	r3, [r4, #16]
 800cfca:	b943      	cbnz	r3, 800cfde <__swbuf_r+0x32>
 800cfcc:	4621      	mov	r1, r4
 800cfce:	4628      	mov	r0, r5
 800cfd0:	f000 f82a 	bl	800d028 <__swsetup_r>
 800cfd4:	b118      	cbz	r0, 800cfde <__swbuf_r+0x32>
 800cfd6:	f04f 37ff 	mov.w	r7, #4294967295
 800cfda:	4638      	mov	r0, r7
 800cfdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfde:	6823      	ldr	r3, [r4, #0]
 800cfe0:	6922      	ldr	r2, [r4, #16]
 800cfe2:	1a98      	subs	r0, r3, r2
 800cfe4:	6963      	ldr	r3, [r4, #20]
 800cfe6:	b2f6      	uxtb	r6, r6
 800cfe8:	4283      	cmp	r3, r0
 800cfea:	4637      	mov	r7, r6
 800cfec:	dc05      	bgt.n	800cffa <__swbuf_r+0x4e>
 800cfee:	4621      	mov	r1, r4
 800cff0:	4628      	mov	r0, r5
 800cff2:	f7ff fa47 	bl	800c484 <_fflush_r>
 800cff6:	2800      	cmp	r0, #0
 800cff8:	d1ed      	bne.n	800cfd6 <__swbuf_r+0x2a>
 800cffa:	68a3      	ldr	r3, [r4, #8]
 800cffc:	3b01      	subs	r3, #1
 800cffe:	60a3      	str	r3, [r4, #8]
 800d000:	6823      	ldr	r3, [r4, #0]
 800d002:	1c5a      	adds	r2, r3, #1
 800d004:	6022      	str	r2, [r4, #0]
 800d006:	701e      	strb	r6, [r3, #0]
 800d008:	6962      	ldr	r2, [r4, #20]
 800d00a:	1c43      	adds	r3, r0, #1
 800d00c:	429a      	cmp	r2, r3
 800d00e:	d004      	beq.n	800d01a <__swbuf_r+0x6e>
 800d010:	89a3      	ldrh	r3, [r4, #12]
 800d012:	07db      	lsls	r3, r3, #31
 800d014:	d5e1      	bpl.n	800cfda <__swbuf_r+0x2e>
 800d016:	2e0a      	cmp	r6, #10
 800d018:	d1df      	bne.n	800cfda <__swbuf_r+0x2e>
 800d01a:	4621      	mov	r1, r4
 800d01c:	4628      	mov	r0, r5
 800d01e:	f7ff fa31 	bl	800c484 <_fflush_r>
 800d022:	2800      	cmp	r0, #0
 800d024:	d0d9      	beq.n	800cfda <__swbuf_r+0x2e>
 800d026:	e7d6      	b.n	800cfd6 <__swbuf_r+0x2a>

0800d028 <__swsetup_r>:
 800d028:	b538      	push	{r3, r4, r5, lr}
 800d02a:	4b29      	ldr	r3, [pc, #164]	@ (800d0d0 <__swsetup_r+0xa8>)
 800d02c:	4605      	mov	r5, r0
 800d02e:	6818      	ldr	r0, [r3, #0]
 800d030:	460c      	mov	r4, r1
 800d032:	b118      	cbz	r0, 800d03c <__swsetup_r+0x14>
 800d034:	6a03      	ldr	r3, [r0, #32]
 800d036:	b90b      	cbnz	r3, 800d03c <__swsetup_r+0x14>
 800d038:	f7fc fca4 	bl	8009984 <__sinit>
 800d03c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d040:	0719      	lsls	r1, r3, #28
 800d042:	d422      	bmi.n	800d08a <__swsetup_r+0x62>
 800d044:	06da      	lsls	r2, r3, #27
 800d046:	d407      	bmi.n	800d058 <__swsetup_r+0x30>
 800d048:	2209      	movs	r2, #9
 800d04a:	602a      	str	r2, [r5, #0]
 800d04c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d050:	81a3      	strh	r3, [r4, #12]
 800d052:	f04f 30ff 	mov.w	r0, #4294967295
 800d056:	e033      	b.n	800d0c0 <__swsetup_r+0x98>
 800d058:	0758      	lsls	r0, r3, #29
 800d05a:	d512      	bpl.n	800d082 <__swsetup_r+0x5a>
 800d05c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d05e:	b141      	cbz	r1, 800d072 <__swsetup_r+0x4a>
 800d060:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d064:	4299      	cmp	r1, r3
 800d066:	d002      	beq.n	800d06e <__swsetup_r+0x46>
 800d068:	4628      	mov	r0, r5
 800d06a:	f7fd fbf9 	bl	800a860 <_free_r>
 800d06e:	2300      	movs	r3, #0
 800d070:	6363      	str	r3, [r4, #52]	@ 0x34
 800d072:	89a3      	ldrh	r3, [r4, #12]
 800d074:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d078:	81a3      	strh	r3, [r4, #12]
 800d07a:	2300      	movs	r3, #0
 800d07c:	6063      	str	r3, [r4, #4]
 800d07e:	6923      	ldr	r3, [r4, #16]
 800d080:	6023      	str	r3, [r4, #0]
 800d082:	89a3      	ldrh	r3, [r4, #12]
 800d084:	f043 0308 	orr.w	r3, r3, #8
 800d088:	81a3      	strh	r3, [r4, #12]
 800d08a:	6923      	ldr	r3, [r4, #16]
 800d08c:	b94b      	cbnz	r3, 800d0a2 <__swsetup_r+0x7a>
 800d08e:	89a3      	ldrh	r3, [r4, #12]
 800d090:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d094:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d098:	d003      	beq.n	800d0a2 <__swsetup_r+0x7a>
 800d09a:	4621      	mov	r1, r4
 800d09c:	4628      	mov	r0, r5
 800d09e:	f000 f883 	bl	800d1a8 <__smakebuf_r>
 800d0a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0a6:	f013 0201 	ands.w	r2, r3, #1
 800d0aa:	d00a      	beq.n	800d0c2 <__swsetup_r+0x9a>
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	60a2      	str	r2, [r4, #8]
 800d0b0:	6962      	ldr	r2, [r4, #20]
 800d0b2:	4252      	negs	r2, r2
 800d0b4:	61a2      	str	r2, [r4, #24]
 800d0b6:	6922      	ldr	r2, [r4, #16]
 800d0b8:	b942      	cbnz	r2, 800d0cc <__swsetup_r+0xa4>
 800d0ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d0be:	d1c5      	bne.n	800d04c <__swsetup_r+0x24>
 800d0c0:	bd38      	pop	{r3, r4, r5, pc}
 800d0c2:	0799      	lsls	r1, r3, #30
 800d0c4:	bf58      	it	pl
 800d0c6:	6962      	ldrpl	r2, [r4, #20]
 800d0c8:	60a2      	str	r2, [r4, #8]
 800d0ca:	e7f4      	b.n	800d0b6 <__swsetup_r+0x8e>
 800d0cc:	2000      	movs	r0, #0
 800d0ce:	e7f7      	b.n	800d0c0 <__swsetup_r+0x98>
 800d0d0:	2000001c 	.word	0x2000001c

0800d0d4 <_raise_r>:
 800d0d4:	291f      	cmp	r1, #31
 800d0d6:	b538      	push	{r3, r4, r5, lr}
 800d0d8:	4605      	mov	r5, r0
 800d0da:	460c      	mov	r4, r1
 800d0dc:	d904      	bls.n	800d0e8 <_raise_r+0x14>
 800d0de:	2316      	movs	r3, #22
 800d0e0:	6003      	str	r3, [r0, #0]
 800d0e2:	f04f 30ff 	mov.w	r0, #4294967295
 800d0e6:	bd38      	pop	{r3, r4, r5, pc}
 800d0e8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d0ea:	b112      	cbz	r2, 800d0f2 <_raise_r+0x1e>
 800d0ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d0f0:	b94b      	cbnz	r3, 800d106 <_raise_r+0x32>
 800d0f2:	4628      	mov	r0, r5
 800d0f4:	f000 f830 	bl	800d158 <_getpid_r>
 800d0f8:	4622      	mov	r2, r4
 800d0fa:	4601      	mov	r1, r0
 800d0fc:	4628      	mov	r0, r5
 800d0fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d102:	f000 b817 	b.w	800d134 <_kill_r>
 800d106:	2b01      	cmp	r3, #1
 800d108:	d00a      	beq.n	800d120 <_raise_r+0x4c>
 800d10a:	1c59      	adds	r1, r3, #1
 800d10c:	d103      	bne.n	800d116 <_raise_r+0x42>
 800d10e:	2316      	movs	r3, #22
 800d110:	6003      	str	r3, [r0, #0]
 800d112:	2001      	movs	r0, #1
 800d114:	e7e7      	b.n	800d0e6 <_raise_r+0x12>
 800d116:	2100      	movs	r1, #0
 800d118:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d11c:	4620      	mov	r0, r4
 800d11e:	4798      	blx	r3
 800d120:	2000      	movs	r0, #0
 800d122:	e7e0      	b.n	800d0e6 <_raise_r+0x12>

0800d124 <raise>:
 800d124:	4b02      	ldr	r3, [pc, #8]	@ (800d130 <raise+0xc>)
 800d126:	4601      	mov	r1, r0
 800d128:	6818      	ldr	r0, [r3, #0]
 800d12a:	f7ff bfd3 	b.w	800d0d4 <_raise_r>
 800d12e:	bf00      	nop
 800d130:	2000001c 	.word	0x2000001c

0800d134 <_kill_r>:
 800d134:	b538      	push	{r3, r4, r5, lr}
 800d136:	4d07      	ldr	r5, [pc, #28]	@ (800d154 <_kill_r+0x20>)
 800d138:	2300      	movs	r3, #0
 800d13a:	4604      	mov	r4, r0
 800d13c:	4608      	mov	r0, r1
 800d13e:	4611      	mov	r1, r2
 800d140:	602b      	str	r3, [r5, #0]
 800d142:	f7f5 f965 	bl	8002410 <_kill>
 800d146:	1c43      	adds	r3, r0, #1
 800d148:	d102      	bne.n	800d150 <_kill_r+0x1c>
 800d14a:	682b      	ldr	r3, [r5, #0]
 800d14c:	b103      	cbz	r3, 800d150 <_kill_r+0x1c>
 800d14e:	6023      	str	r3, [r4, #0]
 800d150:	bd38      	pop	{r3, r4, r5, pc}
 800d152:	bf00      	nop
 800d154:	20000520 	.word	0x20000520

0800d158 <_getpid_r>:
 800d158:	f7f5 b952 	b.w	8002400 <_getpid>

0800d15c <__swhatbuf_r>:
 800d15c:	b570      	push	{r4, r5, r6, lr}
 800d15e:	460c      	mov	r4, r1
 800d160:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d164:	2900      	cmp	r1, #0
 800d166:	b096      	sub	sp, #88	@ 0x58
 800d168:	4615      	mov	r5, r2
 800d16a:	461e      	mov	r6, r3
 800d16c:	da0d      	bge.n	800d18a <__swhatbuf_r+0x2e>
 800d16e:	89a3      	ldrh	r3, [r4, #12]
 800d170:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d174:	f04f 0100 	mov.w	r1, #0
 800d178:	bf14      	ite	ne
 800d17a:	2340      	movne	r3, #64	@ 0x40
 800d17c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d180:	2000      	movs	r0, #0
 800d182:	6031      	str	r1, [r6, #0]
 800d184:	602b      	str	r3, [r5, #0]
 800d186:	b016      	add	sp, #88	@ 0x58
 800d188:	bd70      	pop	{r4, r5, r6, pc}
 800d18a:	466a      	mov	r2, sp
 800d18c:	f000 f848 	bl	800d220 <_fstat_r>
 800d190:	2800      	cmp	r0, #0
 800d192:	dbec      	blt.n	800d16e <__swhatbuf_r+0x12>
 800d194:	9901      	ldr	r1, [sp, #4]
 800d196:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d19a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d19e:	4259      	negs	r1, r3
 800d1a0:	4159      	adcs	r1, r3
 800d1a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d1a6:	e7eb      	b.n	800d180 <__swhatbuf_r+0x24>

0800d1a8 <__smakebuf_r>:
 800d1a8:	898b      	ldrh	r3, [r1, #12]
 800d1aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d1ac:	079d      	lsls	r5, r3, #30
 800d1ae:	4606      	mov	r6, r0
 800d1b0:	460c      	mov	r4, r1
 800d1b2:	d507      	bpl.n	800d1c4 <__smakebuf_r+0x1c>
 800d1b4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d1b8:	6023      	str	r3, [r4, #0]
 800d1ba:	6123      	str	r3, [r4, #16]
 800d1bc:	2301      	movs	r3, #1
 800d1be:	6163      	str	r3, [r4, #20]
 800d1c0:	b003      	add	sp, #12
 800d1c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1c4:	ab01      	add	r3, sp, #4
 800d1c6:	466a      	mov	r2, sp
 800d1c8:	f7ff ffc8 	bl	800d15c <__swhatbuf_r>
 800d1cc:	9f00      	ldr	r7, [sp, #0]
 800d1ce:	4605      	mov	r5, r0
 800d1d0:	4639      	mov	r1, r7
 800d1d2:	4630      	mov	r0, r6
 800d1d4:	f7fd fbb8 	bl	800a948 <_malloc_r>
 800d1d8:	b948      	cbnz	r0, 800d1ee <__smakebuf_r+0x46>
 800d1da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1de:	059a      	lsls	r2, r3, #22
 800d1e0:	d4ee      	bmi.n	800d1c0 <__smakebuf_r+0x18>
 800d1e2:	f023 0303 	bic.w	r3, r3, #3
 800d1e6:	f043 0302 	orr.w	r3, r3, #2
 800d1ea:	81a3      	strh	r3, [r4, #12]
 800d1ec:	e7e2      	b.n	800d1b4 <__smakebuf_r+0xc>
 800d1ee:	89a3      	ldrh	r3, [r4, #12]
 800d1f0:	6020      	str	r0, [r4, #0]
 800d1f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1f6:	81a3      	strh	r3, [r4, #12]
 800d1f8:	9b01      	ldr	r3, [sp, #4]
 800d1fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d1fe:	b15b      	cbz	r3, 800d218 <__smakebuf_r+0x70>
 800d200:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d204:	4630      	mov	r0, r6
 800d206:	f000 f81d 	bl	800d244 <_isatty_r>
 800d20a:	b128      	cbz	r0, 800d218 <__smakebuf_r+0x70>
 800d20c:	89a3      	ldrh	r3, [r4, #12]
 800d20e:	f023 0303 	bic.w	r3, r3, #3
 800d212:	f043 0301 	orr.w	r3, r3, #1
 800d216:	81a3      	strh	r3, [r4, #12]
 800d218:	89a3      	ldrh	r3, [r4, #12]
 800d21a:	431d      	orrs	r5, r3
 800d21c:	81a5      	strh	r5, [r4, #12]
 800d21e:	e7cf      	b.n	800d1c0 <__smakebuf_r+0x18>

0800d220 <_fstat_r>:
 800d220:	b538      	push	{r3, r4, r5, lr}
 800d222:	4d07      	ldr	r5, [pc, #28]	@ (800d240 <_fstat_r+0x20>)
 800d224:	2300      	movs	r3, #0
 800d226:	4604      	mov	r4, r0
 800d228:	4608      	mov	r0, r1
 800d22a:	4611      	mov	r1, r2
 800d22c:	602b      	str	r3, [r5, #0]
 800d22e:	f7f5 f94f 	bl	80024d0 <_fstat>
 800d232:	1c43      	adds	r3, r0, #1
 800d234:	d102      	bne.n	800d23c <_fstat_r+0x1c>
 800d236:	682b      	ldr	r3, [r5, #0]
 800d238:	b103      	cbz	r3, 800d23c <_fstat_r+0x1c>
 800d23a:	6023      	str	r3, [r4, #0]
 800d23c:	bd38      	pop	{r3, r4, r5, pc}
 800d23e:	bf00      	nop
 800d240:	20000520 	.word	0x20000520

0800d244 <_isatty_r>:
 800d244:	b538      	push	{r3, r4, r5, lr}
 800d246:	4d06      	ldr	r5, [pc, #24]	@ (800d260 <_isatty_r+0x1c>)
 800d248:	2300      	movs	r3, #0
 800d24a:	4604      	mov	r4, r0
 800d24c:	4608      	mov	r0, r1
 800d24e:	602b      	str	r3, [r5, #0]
 800d250:	f7f5 f94e 	bl	80024f0 <_isatty>
 800d254:	1c43      	adds	r3, r0, #1
 800d256:	d102      	bne.n	800d25e <_isatty_r+0x1a>
 800d258:	682b      	ldr	r3, [r5, #0]
 800d25a:	b103      	cbz	r3, 800d25e <_isatty_r+0x1a>
 800d25c:	6023      	str	r3, [r4, #0]
 800d25e:	bd38      	pop	{r3, r4, r5, pc}
 800d260:	20000520 	.word	0x20000520

0800d264 <_init>:
 800d264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d266:	bf00      	nop
 800d268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d26a:	bc08      	pop	{r3}
 800d26c:	469e      	mov	lr, r3
 800d26e:	4770      	bx	lr

0800d270 <_fini>:
 800d270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d272:	bf00      	nop
 800d274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d276:	bc08      	pop	{r3}
 800d278:	469e      	mov	lr, r3
 800d27a:	4770      	bx	lr
