### Verification Framework
+ [cocotb](https://github.com/cocotb/cocotb), under [BSD 3-Clause License](https://github.com/cocotb/cocotb/blob/master/LICENSE)
  - A coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python.
+ [pyuvm](https://github.com/pyuvm/pyuvm) (Siemens EDA and Ray Salemi), Under [Apache License v2.0](https://github.com/pyuvm/pyuvm/blob/master/LICENSE)
  - pyuvm is the Universal Verification Methodology implemented in Python instead of SystemVerilog.
+ [ChiselVerify](https://github.com/chiselverify/chiselverify) (Technical University of Denmark), under [BSD 2-Clause License](https://github.com/chiselverify/chiselverify/blob/master/LICENSE.txt)
  - The beginning of a verification library within Scala for digital hardware described in Chisel, but also supporting legacy components in VHDL, Verilog, or SystemVerilog.
+ [SVAUnit](https://github.com/amiq-consulting/svaunit) (AMIQ), [Apache License Version 2.0](https://github.com/amiq-consulting/svaunit/blob/master/LICENSE.TXT)
  - SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)

### Fuzzing Tools
+ [rfuzz](https://github.com/ekiwi/rfuzz) (Berkeley), under [BSD 3-Clause License](https://github.com/ekiwi/rfuzz/blob/main/LICENSE)
  - Coverage-directed fuzzing for RTL research platform.
+ [RTLFuzzLab](https://github.com/ekiwi/rtl-fuzz-lab) (Berkeley), under [BSD 2-Clause License](https://github.com/ekiwi/rtl-fuzz-lab/blob/main/LICENSE)
  - RTLFuzzLab is designed to allow for easy experimentation with Coverage Directed Mutational Fuzz Testing on RTL designs.

### see also [Logic Simulation](https://openbelt.org.cn/wiki/analysis/logic/)
