
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000745                       # Number of seconds simulated
sim_ticks                                   744588500                       # Number of ticks simulated
final_tick                                  744588500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  19120                       # Simulator instruction rate (inst/s)
host_op_rate                                    35808                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               10011474                       # Simulator tick rate (ticks/s)
host_mem_usage                                 651016                       # Number of bytes of host memory used
host_seconds                                    74.37                       # Real time elapsed on the host
sim_insts                                     1422039                       # Number of instructions simulated
sim_ops                                       2663161                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    744588500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            48384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            85824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              134208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        48384                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          48384                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               756                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              1341                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2097                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst            64980859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           115263666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              180244524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst       64980859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          64980859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst           64980859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          115263666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             180244524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         2097                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2097                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  134208                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   134208                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                233                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                232                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 19                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 90                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 51                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 97                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               179                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               140                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               152                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               178                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               220                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               168                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      744411000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2097                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1656                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      314                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       93                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       25                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          434                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     305.843318                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    181.090865                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    317.295024                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           176     40.55%     40.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           73     16.82%     57.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           54     12.44%     69.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           33      7.60%     77.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           18      4.15%     81.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           21      4.84%     86.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            8      1.84%     88.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            7      1.61%     89.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           44     10.14%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           434                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      37614500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 76933250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    10485000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      17937.29                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36687.29                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        180.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     180.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.41                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.41                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1655                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.92                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      354988.56                       # Average gap between requests
system.mem_ctrl.pageHitRate                     78.92                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1142400                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    592020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  6069000                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              17051550                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1789440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        126720690                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         41754240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          81339300                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               315804870                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             424.133424                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             702378750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2975500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       16712000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     315880500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    108729250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       22405000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    277886250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2013480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1055010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  8903580                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          59005440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              28020060                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1584960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        223198890                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         63386400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy           8082660                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               395409810                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             531.044745                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             678573250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1699500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       24984000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF      24119000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    165066000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       39222000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    489498000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    744588500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  520149                       # Number of BP lookups
system.cpu.branchPred.condPredicted            520149                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             27568                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               441955                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   20401                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3215                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          441955                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             203966                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           237989                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        15468                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    744588500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      429270                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      237752                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2839                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           428                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    744588500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    744588500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      270774                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           210                       # TLB misses on write requests
system.cpu.workload.numSyscalls                  1350                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       744588500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1489178                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             501685                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2152384                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      520149                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             224367                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        898266                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   55442                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  140                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           853                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    270614                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  8466                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1428761                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.846812                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.435685                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   747749     52.34%     52.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    45923      3.21%     55.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    37361      2.61%     58.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78113      5.47%     63.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    53449      3.74%     67.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    39110      2.74%     70.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    40851      2.86%     72.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31662      2.22%     75.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   354543     24.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1428761                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.349286                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.445350                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   476192                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                323974                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    544064                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 56810                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  27721                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3883350                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  27721                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   506855                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  150198                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          33870                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    565065                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                145052                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3757439                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   120                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  60341                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   5579                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  76576                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4124639                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9751331                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5628743                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12423                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2936644                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1187995                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1613                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1612                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    214075                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               482529                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              265262                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             23806                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11534                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3497664                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                4783                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3211010                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              9699                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          839285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1322880                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           3403                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1428761                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.247409                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.407636                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              584228     40.89%     40.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              116450      8.15%     49.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              143297     10.03%     59.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              145088     10.15%     69.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              136385      9.55%     78.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              118097      8.27%     87.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               95244      6.67%     93.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               54563      3.82%     97.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               35409      2.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1428761                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   32908     89.18%     89.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     89.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     89.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   289      0.78%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1899      5.15%     95.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1735      4.70%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                32      0.09%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               39      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6576      0.20%      0.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2515016     78.32%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1739      0.05%     78.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   249      0.01%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4569      0.14%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               437357     13.62%     92.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              244145      7.60%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1087      0.03%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            272      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3211010                       # Type of FU issued
system.cpu.iq.rate                           2.156230                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       36902                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011492                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7885119                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4334228                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3115390                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               12263                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               7570                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5595                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3235036                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6300                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            34469                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       111735                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          218                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        52197                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1117                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  27721                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   98887                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 36192                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3502447                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1624                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                482529                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               265262                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               2628                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     51                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 36121                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             72                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           8421                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        28641                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                37062                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3149329                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                429169                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             61681                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       666897                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   371437                       # Number of branches executed
system.cpu.iew.exec_stores                     237728                       # Number of stores executed
system.cpu.iew.exec_rate                     2.114810                       # Inst execution rate
system.cpu.iew.wb_sent                        3132616                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3120985                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2216317                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3522546                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.095777                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.629180                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          839295                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1380                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             27673                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1304696                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.041212                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.643710                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       605768     46.43%     46.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       152896     11.72%     58.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       103761      7.95%     66.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       167272     12.82%     78.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        40704      3.12%     82.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        54433      4.17%     86.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        26228      2.01%     88.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        20494      1.57%     89.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       133140     10.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1304696                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1422039                       # Number of instructions committed
system.cpu.commit.committedOps                2663161                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         583859                       # Number of memory references committed
system.cpu.commit.loads                        370794                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.branches                     331842                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       5210                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2657617                       # Number of committed integer instructions.
system.cpu.commit.function_calls                15241                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2096      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2071617     77.79%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1323      0.05%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4238      0.16%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          369986     13.89%     91.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         212913      7.99%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          808      0.03%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2663161                       # Class of committed instruction
system.cpu.commit.bw_lim_events                133140                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4674012                       # The number of ROB reads
system.cpu.rob.rob_writes                     7130853                       # The number of ROB writes
system.cpu.timesIdled                            4055                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           60417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1422039                       # Number of Instructions Simulated
system.cpu.committedOps                       2663161                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.047213                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.047213                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.954915                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.954915                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4554111                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2511757                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      9293                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4542                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1815703                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   906634                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1466244                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    744588500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               568                       # number of replacements
system.cpu.dcache.tags.tagsinuse           735.039352                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              601088                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1575                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            381.643175                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            165500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   735.039352                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.717812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.717812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1007                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          776                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.983398                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1209397                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1209397                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    744588500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       389157                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          389157                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       211931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211931                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        601088                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           601088                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       601088                       # number of overall hits
system.cpu.dcache.overall_hits::total          601088                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1689                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1689                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1134                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2823                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2823                       # number of overall misses
system.cpu.dcache.overall_misses::total          2823                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     91465500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     91465500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     91005000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     91005000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    182470500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    182470500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    182470500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    182470500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       390846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       390846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       213065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       603911                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       603911                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       603911                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       603911                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004321                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005322                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005322                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004675                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004675                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004675                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004675                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54153.641208                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54153.641208                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80251.322751                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80251.322751                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64637.088204                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64637.088204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64637.088204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64637.088204                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          670                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.444444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          398                       # number of writebacks
system.cpu.dcache.writebacks::total               398                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1243                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1243                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1248                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          446                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1129                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1575                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1575                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1575                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1575                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     24326500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24326500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     89650000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     89650000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    113976500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    113976500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    113976500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    113976500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002608                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002608                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54543.721973                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54543.721973                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79406.554473                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79406.554473                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72366.031746                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72366.031746                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72366.031746                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72366.031746                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    744588500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             10624                       # number of replacements
system.cpu.icache.tags.tagsinuse           250.468823                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              258855                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10880                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.791820                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   250.468823                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.978394                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978394                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            552106                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           552106                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    744588500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       258855                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          258855                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        258855                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           258855                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       258855                       # number of overall hits
system.cpu.icache.overall_hits::total          258855                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        11758                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11758                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        11758                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11758                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        11758                       # number of overall misses
system.cpu.icache.overall_misses::total         11758                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    215354998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    215354998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    215354998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    215354998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    215354998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    215354998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       270613                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       270613                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       270613                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       270613                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       270613                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       270613                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.043450                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.043450                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.043450                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.043450                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.043450                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.043450                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18315.614730                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18315.614730                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 18315.614730                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18315.614730                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 18315.614730                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18315.614730                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          697                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.684211                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          877                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          877                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          877                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          877                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          877                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          877                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        10881                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10881                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        10881                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10881                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        10881                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10881                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    186290998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    186290998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    186290998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    186290998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    186290998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    186290998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.040209                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.040209                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.040209                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.040209                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.040209                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.040209                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17120.760776                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17120.760776                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17120.760776                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17120.760776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17120.760776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17120.760776                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests          23648                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        11193                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    744588500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               11326                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           398                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             10794                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1129                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1129                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          11327                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        32385                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3718                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   36103                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       696320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       126272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   822592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              12456                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000803                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.028324                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    12446     99.92%     99.92% # Request fanout histogram
system.l2bus.snoop_fanout::1                       10      0.08%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                12456                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             12222000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            16320000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.2                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             2364995                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    744588500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse             1404.945478                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  21541                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2097                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                10.272294                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   564.268982                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   840.676496                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.137761                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.205243                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.343004                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2097                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1829                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.511963                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               191209                       # Number of tag accesses
system.l2cache.tags.data_accesses              191209                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    744588500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          398                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          398                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            16                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               16                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        10124                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          218                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        10342                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            10124                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              234                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               10358                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           10124                       # number of overall hits
system.l2cache.overall_hits::cpu.data             234                       # number of overall hits
system.l2cache.overall_hits::total              10358                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         1113                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1113                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          757                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          228                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          985                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            757                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1341                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2098                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           757                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1341                       # number of overall misses
system.l2cache.overall_misses::total             2098                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     87785500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     87785500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     63638500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     21361500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     85000000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     63638500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    109147000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    172785500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     63638500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    109147000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    172785500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          398                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          398                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         1129                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1129                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        10881                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data          446                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        11327                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        10881                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         1575                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           12456                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        10881                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         1575                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          12456                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.985828                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.985828                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.069571                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.511211                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.086960                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.069571                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.851429                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.168433                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.069571                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.851429                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.168433                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 78872.866128                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 78872.866128                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 84066.710700                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 93690.789474                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 86294.416244                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 84066.710700                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 81392.244594                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 82357.244995                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 84066.710700                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 81392.244594                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 82357.244995                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data         1113                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1113                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          757                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          228                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          985                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          757                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1341                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2098                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          757                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1341                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2098                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     76655500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     76655500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     56078500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     19081500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     75160000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     56078500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     95737000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    151815500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     56078500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     95737000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    151815500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.985828                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.985828                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.069571                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.511211                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.086960                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.069571                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.851429                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.168433                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.069571                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.851429                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.168433                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68872.866128                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 68872.866128                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 74079.920740                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83690.789474                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 76304.568528                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 74079.920740                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 71392.244594                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 72362.011439                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 74079.920740                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 71392.244594                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 72362.011439                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2097                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    744588500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                984                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1113                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1113                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           984                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         4194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       134208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       134208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  134208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2097                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2097    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2097                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1048500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5681250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
