
---------- Begin Simulation Statistics ----------
final_tick                                13953455500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229127                       # Simulator instruction rate (inst/s)
host_mem_usage                                4424480                       # Number of bytes of host memory used
host_op_rate                                   387890                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    85.35                       # Real time elapsed on the host
host_tick_rate                              163494497                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19554877                       # Number of instructions simulated
sim_ops                                      33104504                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013953                       # Number of seconds simulated
sim_ticks                                 13953455500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.790691                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2871914                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157454                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2417                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003163                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1714                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        4979641                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.358334                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443241                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          204                       # TLB misses on write requests
system.cpu0.numCycles                        27906911                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22927270                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               87                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             34                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              34                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     87                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    9554877                       # Number of instructions committed
system.cpu1.committedOps                     16176573                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.920698                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2745821                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    3970398                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2421                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1912853                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1705                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5988674                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.342384                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2336518                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          192                       # TLB misses on write requests
system.cpu1.numCycles                        27906909                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              30639      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               10593809     65.49%     65.68% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    75      0.00%     65.68% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.70% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.70% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.70% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.70% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.71% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.72% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3660595     22.63%     88.35% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1824348     11.28%     99.62% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            30666      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           30144      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16176573                       # Class of committed instruction
system.cpu1.tickCycles                       21918235                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         83960                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       460515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6227                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       921095                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6227                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              26009                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16714                       # Transaction distribution
system.membus.trans_dist::CleanEvict            24754                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16483                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16483                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26009                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       126452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       126452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 126452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3789184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3789184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3789184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             42492                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   42492    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               42492                       # Request fanout histogram
system.membus.reqLayer4.occupancy           160667000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          226146250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429349                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429349                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429349                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429349                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13845                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13845                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13845                       # number of overall misses
system.cpu0.icache.overall_misses::total        13845                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    315755000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    315755000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    315755000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    315755000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443194                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443194                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443194                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443194                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005667                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005667                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005667                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005667                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22806.428313                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22806.428313                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22806.428313                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22806.428313                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13829                       # number of writebacks
system.cpu0.icache.writebacks::total            13829                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13845                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13845                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13845                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13845                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    301910000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    301910000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    301910000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    301910000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005667                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005667                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005667                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005667                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21806.428313                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21806.428313                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21806.428313                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21806.428313                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13829                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429349                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429349                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13845                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13845                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    315755000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    315755000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443194                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443194                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005667                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005667                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22806.428313                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22806.428313                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13845                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13845                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    301910000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    301910000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005667                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005667                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21806.428313                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21806.428313                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999028                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443194                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13845                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.467606                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999028                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559397                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559397                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861572                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861572                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861879                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861879                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226380                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226380                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233464                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233464                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4016886998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4016886998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4016886998                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4016886998                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087952                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087952                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095343                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095343                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037185                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037185                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038302                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038302                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 17744.001228                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17744.001228                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17205.594858                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17205.594858                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         2624                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    87.466667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        61169                       # number of writebacks
system.cpu0.dcache.writebacks::total            61169                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8742                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8742                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8742                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8742                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217638                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217638                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221381                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221381                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3588473000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3588473000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3872923500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3872923500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035749                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036320                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036320                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16488.264917                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16488.264917                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17494.380728                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17494.380728                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221365                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983218                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983218                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163045                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163045                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2417481500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2417481500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039323                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039323                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14827.081481                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14827.081481                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          412                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          412                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162633                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162633                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2235570500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2235570500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13746.106264                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13746.106264                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878354                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878354                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63335                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63335                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1599405498                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1599405498                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032619                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032619                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 25253.106466                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25253.106466                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8330                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8330                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55005                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55005                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1352902500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1352902500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24595.991274                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24595.991274                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          307                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          307                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         7084                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         7084                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.958463                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.958463                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    284450500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    284450500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 75995.324606                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 75995.324606                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998938                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083260                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221381                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.478691                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998938                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984125                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984125                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2322973                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2322973                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2322973                       # number of overall hits
system.cpu1.icache.overall_hits::total        2322973                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13498                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13498                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13498                       # number of overall misses
system.cpu1.icache.overall_misses::total        13498                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    493950500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    493950500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    493950500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    493950500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2336471                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2336471                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2336471                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2336471                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005777                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005777                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005777                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005777                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 36594.347311                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36594.347311                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 36594.347311                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36594.347311                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13482                       # number of writebacks
system.cpu1.icache.writebacks::total            13482                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13498                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13498                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13498                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13498                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    480452500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    480452500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    480452500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    480452500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005777                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005777                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005777                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005777                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 35594.347311                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35594.347311                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 35594.347311                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35594.347311                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13482                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2322973                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2322973                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13498                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13498                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    493950500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    493950500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2336471                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2336471                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005777                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005777                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 36594.347311                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36594.347311                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13498                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13498                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    480452500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    480452500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005777                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005777                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 35594.347311                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35594.347311                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998972                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2336471                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13498                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           173.097570                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998972                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18705266                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18705266                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5596570                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5596570                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5598316                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5598316                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       216658                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        216658                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       221995                       # number of overall misses
system.cpu1.dcache.overall_misses::total       221995                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4446105498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4446105498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4446105498                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4446105498                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5813228                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5813228                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5820311                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5820311                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037270                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037270                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038141                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038141                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 20521.307766                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20521.307766                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 20027.953323                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20027.953323                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          261                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    26.100000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        57093                       # number of writebacks
system.cpu1.dcache.writebacks::total            57093                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8389                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8389                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8389                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8389                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       208269                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       208269                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       211856                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       211856                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3926685500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3926685500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4202586500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4202586500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035827                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035827                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036399                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036399                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 18853.912488                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18853.912488                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 19836.995412                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19836.995412                       # average overall mshr miss latency
system.cpu1.dcache.replacements                211839                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3803644                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3803644                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       155929                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       155929                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2683949500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2683949500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      3959573                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3959573                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039380                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039380                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 17212.638444                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 17212.638444                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          361                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          361                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       155568                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       155568                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2509954500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2509954500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039289                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039289                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 16134.131055                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16134.131055                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1792926                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1792926                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        60729                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        60729                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1762155998                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1762155998                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1853655                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1853655                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032762                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032762                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 29016.713564                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29016.713564                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8028                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8028                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        52701                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        52701                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1416731000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1416731000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028431                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028431                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26882.431073                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26882.431073                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data         1746                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1746                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         5337                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         5337                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7083                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7083                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.753494                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.753494                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3587                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3587                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    275901000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    275901000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506424                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506424                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 76916.922219                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 76916.922219                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998886                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5810171                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           211855                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.425225                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998886                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46774343                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46774343                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               12025                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206505                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9106                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              190452                       # number of demand (read+write) hits
system.l2.demand_hits::total                   418088                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12025                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206505                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9106                       # number of overall hits
system.l2.overall_hits::.cpu1.data             190452                       # number of overall hits
system.l2.overall_hits::total                  418088                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1820                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             14876                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4392                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             21404                       # number of demand (read+write) misses
system.l2.demand_misses::total                  42492                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1820                       # number of overall misses
system.l2.overall_misses::.cpu0.data            14876                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4392                       # number of overall misses
system.l2.overall_misses::.cpu1.data            21404                       # number of overall misses
system.l2.overall_misses::total                 42492                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    150299000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1223911000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    358384000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1742962000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3475556000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    150299000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1223911000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    358384000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1742962000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3475556000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13845                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221381                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13498                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          211856                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               460580                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13845                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221381                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13498                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         211856                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              460580                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.131455                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.067196                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.325382                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.101031                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.092258                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.131455                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.067196                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.325382                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.101031                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.092258                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82581.868132                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82274.200054                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81599.271403                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 81431.601570                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81793.184599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82581.868132                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82274.200054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81599.271403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 81431.601570                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81793.184599                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               16714                       # number of writebacks
system.l2.writebacks::total                     16714                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        14876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4392                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        21404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             42492                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        14876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4392                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        21404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            42492                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    132099000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1075151000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    314464000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1528922000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3050636000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    132099000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1075151000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    314464000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1528922000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3050636000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.131455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.325382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.101031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.092258                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.131455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.325382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.101031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.092258                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72581.868132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72274.200054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71599.271403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 71431.601570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71793.184599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72581.868132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72274.200054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71599.271403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 71431.601570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71793.184599                       # average overall mshr miss latency
system.l2.replacements                          45195                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       118262                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           118262                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       118262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       118262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        27311                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            27311                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        27311                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        27311                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2500                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2500                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47539                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            43684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 91223                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7466                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           9017                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16483                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    624713500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    738809500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1363523000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55005                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        52701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            107706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.135733                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.171097                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.153037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83674.457541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 81935.177997                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82722.987320                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16483                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    550053500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    648639500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1198693000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.135733                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.171097                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.153037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73674.457541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 71935.177997                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72722.987320                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         12025                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              21131                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1820                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4392                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6212                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    150299000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    358384000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    508683000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13498                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          27343                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.131455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.325382                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.227188                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82581.868132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81599.271403                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81887.153896                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1820                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4392                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    132099000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    314464000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    446563000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.131455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.325382                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.227188                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72581.868132                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71599.271403                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71887.153896                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158966                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       146768                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            305734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7410                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        12387                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19797                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    599197500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1004152500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1603350000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       159155                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        325531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.077830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060814                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80863.360324                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81065.027852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80989.543870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        12387                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19797                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    525097500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    880282500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1405380000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.077830                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.060814                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70863.360324                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71065.027852                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70989.543870                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.845896                       # Cycle average of tags in use
system.l2.tags.total_refs                      918593                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46219                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.874792                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     121.204723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       87.286455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      558.969951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       17.934914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      236.449853                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.118364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.085241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.545869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.017515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.230908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997896                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          487                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          211                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7414963                       # Number of tag accesses
system.l2.tags.data_accesses                  7414963                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        116480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        952064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        281088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1369856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2719488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       116480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       281088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        397568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1069696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1069696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          14876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          21404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               42492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16714                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16714                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8347753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         68231414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         20144687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         98173245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             194897099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8347753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     20144687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28492440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       76661727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             76661727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       76661727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8347753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        68231414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        20144687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        98173245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            271558826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     14820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     20911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000537416500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          998                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          998                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              101150                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15667                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       42492                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16714                       # Number of write requests accepted
system.mem_ctrls.readBursts                     42492                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16714                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    549                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    46                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              984                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    521579750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  209715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1308011000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12435.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31185.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30932                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14421                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 42492                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16714                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   32458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    283.394709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   184.238214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.781117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3861     29.18%     29.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4149     31.36%     60.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1695     12.81%     73.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          682      5.15%     78.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1183      8.94%     87.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          307      2.32%     89.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          219      1.66%     91.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          178      1.35%     92.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          956      7.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13230                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.002004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.679420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.715227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            635     63.63%     63.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           241     24.15%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            59      5.91%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           21      2.10%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           12      1.20%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.60%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.30%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           10      1.00%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.10%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.10%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            5      0.50%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           998                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.673347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.645516                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.979996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              668     66.93%     66.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.90%     67.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              305     30.56%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      1.20%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.30%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           998                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2684352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   35136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1064960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2719488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1069696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       192.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    194.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13952308500                       # Total gap between requests
system.mem_ctrls.avgGap                     235657.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       116480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       948480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       281088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1338304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1064960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8347752.999248107895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 67974560.136734589934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 20144687.457526203245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 95912012.619383066893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 76322313.135982692242                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        14876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        21404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16714                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     57392500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    463972250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    134270250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    652376000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 328604857250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31534.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31189.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30571.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     30479.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19660455.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             51707880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             27483390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           153824160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           48713040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1101434880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4443159120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1616519520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7442841990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.404933                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4162188000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    465920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9325347500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             42754320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             22724460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           145648860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           38147760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1101434880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4222540050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1802304000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7375554330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        528.582639                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4647718750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    465920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8839816750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            352873                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       134976                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        27311                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          343423                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           107706                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          107706                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         27343                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       325531                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        40478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       635550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1381674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1771136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18083200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1726720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     17212672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               38793728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           45195                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1069696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           505775                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012316                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.110291                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 499546     98.77%     98.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6229      1.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             505775                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          606120500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         317887290                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20267958                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332150841                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20775983                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13953455500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
