Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 18:41:25 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0055        --    0.0474    0.0419    0.0454    0.0021        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0055        --    0.0474    0.0419        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0474 r    0.0474 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
                                                                        0.0474 r    0.0474 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
                                                                        0.0474 r    0.0474 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0474 r    0.0474 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP
                                                                        0.0474 r    0.0474 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0419 r    0.0419 r        --          --
                                   S   i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_/CP
                                                                        0.0419 r    0.0419 r        --          --
                                   S   i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_2_/CP
                                                                        0.0419 r    0.0419 r        --          --
                                   S   i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_1_/CP
                                                                        0.0419 r    0.0419 r        --          --
                                   S   i_img2_jtag_attn_stat_reg_reg_2_/CP
                                                                        0.0419 r    0.0419 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0474
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0060    0.0135    0.0135 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0060    0.0002    0.0137 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0083    0.0057    0.0100    0.0236 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0075    0.0053    0.0095    0.0334 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0053    0.0001    0.0335 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0240    0.0068    0.0054    0.0389 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0068    0.0004    0.0393 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0319    0.0104    0.0069    0.0462 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0107    0.0012    0.0474 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0474


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
Latency             : 0.0474
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0060    0.0135    0.0135 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0060    0.0002    0.0137 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0083    0.0057    0.0100    0.0236 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0075    0.0053    0.0095    0.0334 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0053    0.0001    0.0335 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0240    0.0068    0.0054    0.0389 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0068    0.0004    0.0393 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0319    0.0104    0.0069    0.0462 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0107    0.0012    0.0474 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0474


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
Latency             : 0.0474
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0060    0.0135    0.0135 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0060    0.0002    0.0137 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0083    0.0057    0.0100    0.0236 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0075    0.0053    0.0095    0.0334 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0053    0.0001    0.0335 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0240    0.0068    0.0054    0.0389 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0068    0.0004    0.0393 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0319    0.0104    0.0069    0.0462 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0107    0.0012    0.0474 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0474


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0474
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0060    0.0135    0.0135 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0060    0.0002    0.0137 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0083    0.0057    0.0100    0.0236 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0075    0.0053    0.0095    0.0334 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0053    0.0001    0.0335 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0240    0.0068    0.0054    0.0389 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0068    0.0004    0.0393 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0319    0.0104    0.0069    0.0462 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0107    0.0012    0.0474 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0474


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP
Latency             : 0.0474
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0060    0.0135    0.0135 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0060    0.0002    0.0137 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0083    0.0057    0.0100    0.0236 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0075    0.0053    0.0095    0.0334 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0053    0.0001    0.0335 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0240    0.0068    0.0054    0.0389 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0068    0.0004    0.0393 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0319    0.0104    0.0069    0.0462 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0107    0.0012    0.0474 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0474


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0419
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0000    0.0000 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0010    0.0034    0.0100    0.0100 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0034    0.0000    0.0100 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0030    0.0078    0.0178 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0030    0.0000    0.0179 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0018    0.0032    0.0079    0.0258 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0032    0.0000    0.0258 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0061    0.0049    0.0307 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0062    0.0002    0.0309 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0298    0.0166    0.0110    0.0419 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0166    0.0000    0.0419 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0419


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_/CP
Latency             : 0.0419
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0000    0.0000 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0010    0.0034    0.0100    0.0100 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0034    0.0000    0.0100 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0030    0.0078    0.0178 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0030    0.0000    0.0179 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0018    0.0032    0.0079    0.0258 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0032    0.0000    0.0258 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0061    0.0049    0.0307 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0062    0.0002    0.0309 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0298    0.0166    0.0110    0.0419 r
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0166    0.0000    0.0419 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0419


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_2_/CP
Latency             : 0.0419
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0000    0.0000 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0010    0.0034    0.0100    0.0100 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0034    0.0000    0.0100 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0030    0.0078    0.0178 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0030    0.0000    0.0179 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0018    0.0032    0.0079    0.0258 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0032    0.0000    0.0258 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0061    0.0049    0.0307 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0062    0.0002    0.0309 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0298    0.0166    0.0110    0.0419 r
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_2_/CP (DFCNQD2BWP16P90CPD)
                                                                     0.0166    0.0000    0.0419 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0419


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_1_/CP
Latency             : 0.0419
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0000    0.0000 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0010    0.0034    0.0100    0.0100 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0034    0.0000    0.0100 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0030    0.0078    0.0178 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0030    0.0000    0.0179 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0018    0.0032    0.0079    0.0258 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0032    0.0000    0.0258 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0061    0.0049    0.0307 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0062    0.0002    0.0309 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0298    0.0166    0.0110    0.0419 r
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_1_/CP (DFCNQD4BWP16P90CPD)
                                                                     0.0166    0.0000    0.0419 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0419


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_reg_reg_2_/CP
Latency             : 0.0419
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0000    0.0000 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0010    0.0034    0.0100    0.0100 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0034    0.0000    0.0100 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0030    0.0078    0.0178 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0030    0.0000    0.0179 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0018    0.0032    0.0079    0.0258 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0032    0.0000    0.0258 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0061    0.0049    0.0307 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0062    0.0002    0.0309 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0298    0.0166    0.0110    0.0419 r
  i_img2_jtag_attn_stat_reg_reg_2_/CP (DFCNQD1BWP16P90CPD)           0.0166    0.0000    0.0419 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0419


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0114        --    0.0792    0.0678    0.0755    0.0039        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0114        --    0.0792    0.0678        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_tap_idcode_reg_reg_11_/CP
                                                                        0.0792 r    0.0791 r        --          --
                                   L   i_img2_jtag_tap_idcode_reg_reg_12_/CP
                                                                        0.0792 r    0.0791 r        --          --
                                   L   i_img2_jtag_tap_idcode_reg_reg_10_/CP
                                                                        0.0791 r    0.0790 r        --          --
                                   L   i_img2_jtag_tap_idcode_reg_reg_13_/CP
                                                                        0.0791 r    0.0790 r        --          --
                                   L   i_img2_jtag_tap_idcode_reg_reg_17_/CP
                                                                        0.0791 r    0.0790 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0678 r    0.0678 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0678 r    0.0678 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0678 r    0.0678 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0678 r    0.0678 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0678 r    0.0678 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_11_/CP
Latency             : 0.0792
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0298    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0091    0.0199    0.0209 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0093    0.0008    0.0218 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0160    0.0378 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0093    0.0011    0.0389 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0018    0.0056    0.0137    0.0526 r
  ctstcts_inv_813993/I (CKND2BWP16P90CPDULVT)                        0.0056    0.0002    0.0527 r
  ctstcts_inv_813993/ZN (CKND2BWP16P90CPDULVT)      2      0.0081    0.0138    0.0094    0.0622 f
  ctstcts_inv_808988/I (DCCKND6BWP16P90CPDULVT)                      0.0140    0.0008    0.0630 f
  ctstcts_inv_808988/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0292    0.0184    0.0112    0.0742 r
  i_img2_jtag_tap_idcode_reg_reg_11_/CP (DFCNQD1BWP16P90CPDILVT)     0.0219    0.0049    0.0792 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0792


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_12_/CP
Latency             : 0.0792
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0298    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0091    0.0199    0.0209 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0093    0.0008    0.0218 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0160    0.0378 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0093    0.0011    0.0389 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0018    0.0056    0.0137    0.0526 r
  ctstcts_inv_813993/I (CKND2BWP16P90CPDULVT)                        0.0056    0.0002    0.0527 r
  ctstcts_inv_813993/ZN (CKND2BWP16P90CPDULVT)      2      0.0081    0.0138    0.0094    0.0622 f
  ctstcts_inv_808988/I (DCCKND6BWP16P90CPDULVT)                      0.0140    0.0008    0.0630 f
  ctstcts_inv_808988/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0292    0.0184    0.0112    0.0742 r
  i_img2_jtag_tap_idcode_reg_reg_12_/CP (DFCNQD1BWP16P90CPDILVT)     0.0219    0.0049    0.0792 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0792


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_10_/CP
Latency             : 0.0791
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0298    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0091    0.0199    0.0209 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0093    0.0008    0.0218 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0160    0.0378 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0093    0.0011    0.0389 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0018    0.0056    0.0137    0.0526 r
  ctstcts_inv_813993/I (CKND2BWP16P90CPDULVT)                        0.0056    0.0002    0.0527 r
  ctstcts_inv_813993/ZN (CKND2BWP16P90CPDULVT)      2      0.0081    0.0138    0.0094    0.0622 f
  ctstcts_inv_808988/I (DCCKND6BWP16P90CPDULVT)                      0.0140    0.0008    0.0630 f
  ctstcts_inv_808988/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0292    0.0184    0.0112    0.0742 r
  i_img2_jtag_tap_idcode_reg_reg_10_/CP (DFCNQD1BWP16P90CPDILVT)     0.0219    0.0048    0.0791 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0791


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_13_/CP
Latency             : 0.0791
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0298    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0091    0.0199    0.0209 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0093    0.0008    0.0218 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0160    0.0378 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0093    0.0011    0.0389 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0018    0.0056    0.0137    0.0526 r
  ctstcts_inv_813993/I (CKND2BWP16P90CPDULVT)                        0.0056    0.0002    0.0527 r
  ctstcts_inv_813993/ZN (CKND2BWP16P90CPDULVT)      2      0.0081    0.0138    0.0094    0.0622 f
  ctstcts_inv_808988/I (DCCKND6BWP16P90CPDULVT)                      0.0140    0.0008    0.0630 f
  ctstcts_inv_808988/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0292    0.0184    0.0112    0.0742 r
  i_img2_jtag_tap_idcode_reg_reg_13_/CP (DFCNQD1BWP16P90CPD)         0.0218    0.0048    0.0791 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0791


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_17_/CP
Latency             : 0.0791
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0298    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0091    0.0199    0.0209 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0093    0.0008    0.0218 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0160    0.0378 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0093    0.0011    0.0389 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0018    0.0056    0.0137    0.0526 r
  ctstcts_inv_813993/I (CKND2BWP16P90CPDULVT)                        0.0056    0.0002    0.0527 r
  ctstcts_inv_813993/ZN (CKND2BWP16P90CPDULVT)      2      0.0081    0.0138    0.0094    0.0622 f
  ctstcts_inv_808988/I (DCCKND6BWP16P90CPDULVT)                      0.0140    0.0008    0.0630 f
  ctstcts_inv_808988/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0292    0.0184    0.0112    0.0742 r
  i_img2_jtag_tap_idcode_reg_reg_17_/CP (DFCNQD1BWP16P90CPD)         0.0219    0.0048    0.0791 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0791


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0678
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0301    0.0007    0.0007 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0051    0.0149    0.0157 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0157 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0050    0.0125    0.0282 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0283 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0411 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0412 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0105    0.0083    0.0495 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0009    0.0504 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0276    0.0256    0.0144    0.0648 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0269    0.0030    0.0678 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0678


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0678
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0301    0.0007    0.0007 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0051    0.0149    0.0157 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0157 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0050    0.0125    0.0282 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0283 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0411 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0412 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0105    0.0083    0.0495 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0009    0.0504 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0276    0.0256    0.0144    0.0648 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0267    0.0030    0.0678 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0678


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0678
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0301    0.0007    0.0007 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0051    0.0149    0.0157 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0157 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0050    0.0125    0.0282 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0283 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0411 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0412 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0105    0.0083    0.0495 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0009    0.0504 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0276    0.0256    0.0144    0.0648 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0268    0.0030    0.0678 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0678


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0678
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0301    0.0007    0.0007 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0051    0.0149    0.0157 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0157 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0050    0.0125    0.0282 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0283 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0411 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0412 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0105    0.0083    0.0495 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0009    0.0504 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0276    0.0256    0.0144    0.0648 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0268    0.0030    0.0678 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0678


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0678
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0301    0.0007    0.0007 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0009    0.0051    0.0149    0.0157 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0157 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0050    0.0125    0.0282 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0283 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0054    0.0128    0.0411 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0054    0.0001    0.0412 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0105    0.0083    0.0495 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0009    0.0504 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0276    0.0256    0.0144    0.0648 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0268    0.0030    0.0678 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0678


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0078        --    0.0626    0.0548    0.0597    0.0028        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0078        --    0.0626    0.0548        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_tap_idcode_reg_reg_12_/CP
                                                                        0.0626 r    0.0626 r        --          --
                                   L   i_img2_jtag_tap_idcode_reg_reg_11_/CP
                                                                        0.0626 r    0.0626 r        --          --
                                   L   i_img2_jtag_tap_idcode_reg_reg_19_/CP
                                                                        0.0626 r    0.0626 r        --          --
                                   L   i_img2_jtag_tap_idcode_reg_reg_10_/CP
                                                                        0.0626 r    0.0626 r        --          --
                                   L   i_img2_jtag_tap_idcode_reg_reg_17_/CP
                                                                        0.0625 r    0.0625 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0548 r    0.0548 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0549 r    0.0549 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0549 r    0.0549 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0549 r    0.0549 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
                                                                        0.0549 r    0.0549 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_12_/CP
Latency             : 0.0626
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0077    0.0167    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0078    0.0005    0.0177 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0073    0.0128    0.0305 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0074    0.0006    0.0311 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0018    0.0045    0.0108    0.0419 r
  ctstcts_inv_813993/I (CKND2BWP16P90CPDULVT)                        0.0045    0.0001    0.0420 r
  ctstcts_inv_813993/ZN (CKND2BWP16P90CPDULVT)      2      0.0082    0.0114    0.0077    0.0497 f
  ctstcts_inv_808988/I (DCCKND6BWP16P90CPDULVT)                      0.0115    0.0004    0.0501 f
  ctstcts_inv_808988/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0300    0.0150    0.0097    0.0598 r
  i_img2_jtag_tap_idcode_reg_reg_12_/CP (DFCNQD1BWP16P90CPDILVT)     0.0167    0.0028    0.0626 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0626


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_11_/CP
Latency             : 0.0626
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0077    0.0167    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0078    0.0005    0.0177 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0073    0.0128    0.0305 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0074    0.0006    0.0311 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0018    0.0045    0.0108    0.0419 r
  ctstcts_inv_813993/I (CKND2BWP16P90CPDULVT)                        0.0045    0.0001    0.0420 r
  ctstcts_inv_813993/ZN (CKND2BWP16P90CPDULVT)      2      0.0082    0.0114    0.0077    0.0497 f
  ctstcts_inv_808988/I (DCCKND6BWP16P90CPDULVT)                      0.0115    0.0004    0.0501 f
  ctstcts_inv_808988/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0300    0.0150    0.0097    0.0598 r
  i_img2_jtag_tap_idcode_reg_reg_11_/CP (DFCNQD1BWP16P90CPDILVT)     0.0167    0.0028    0.0626 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0626


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_19_/CP
Latency             : 0.0626
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0077    0.0167    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0078    0.0005    0.0177 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0073    0.0128    0.0305 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0074    0.0006    0.0311 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0018    0.0045    0.0108    0.0419 r
  ctstcts_inv_813993/I (CKND2BWP16P90CPDULVT)                        0.0045    0.0001    0.0420 r
  ctstcts_inv_813993/ZN (CKND2BWP16P90CPDULVT)      2      0.0082    0.0114    0.0077    0.0497 f
  ctstcts_inv_808988/I (DCCKND6BWP16P90CPDULVT)                      0.0115    0.0004    0.0501 f
  ctstcts_inv_808988/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0300    0.0150    0.0097    0.0598 r
  i_img2_jtag_tap_idcode_reg_reg_19_/CP (DFCNQD1BWP16P90CPDILVT)     0.0167    0.0027    0.0626 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0626


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_10_/CP
Latency             : 0.0626
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0077    0.0167    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0078    0.0005    0.0177 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0073    0.0128    0.0305 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0074    0.0006    0.0311 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0018    0.0045    0.0108    0.0419 r
  ctstcts_inv_813993/I (CKND2BWP16P90CPDULVT)                        0.0045    0.0001    0.0420 r
  ctstcts_inv_813993/ZN (CKND2BWP16P90CPDULVT)      2      0.0082    0.0114    0.0077    0.0497 f
  ctstcts_inv_808988/I (DCCKND6BWP16P90CPDULVT)                      0.0115    0.0004    0.0501 f
  ctstcts_inv_808988/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0300    0.0150    0.0097    0.0598 r
  i_img2_jtag_tap_idcode_reg_reg_10_/CP (DFCNQD1BWP16P90CPDILVT)     0.0167    0.0027    0.0626 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0626


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_17_/CP
Latency             : 0.0625
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0077    0.0167    0.0173 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0078    0.0005    0.0177 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0073    0.0128    0.0305 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0074    0.0006    0.0311 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0018    0.0045    0.0108    0.0419 r
  ctstcts_inv_813993/I (CKND2BWP16P90CPDULVT)                        0.0045    0.0001    0.0420 r
  ctstcts_inv_813993/ZN (CKND2BWP16P90CPDULVT)      2      0.0082    0.0114    0.0077    0.0497 f
  ctstcts_inv_808988/I (DCCKND6BWP16P90CPDULVT)                      0.0115    0.0004    0.0501 f
  ctstcts_inv_808988/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0300    0.0150    0.0097    0.0598 r
  i_img2_jtag_tap_idcode_reg_reg_17_/CP (DFCNQD1BWP16P90CPD)         0.0167    0.0027    0.0625 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0625


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0548
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0302    0.0004    0.0005 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0010    0.0043    0.0126    0.0131 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0043    0.0000    0.0131 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0041    0.0102    0.0233 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0001    0.0234 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0018    0.0044    0.0104    0.0337 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0044    0.0001    0.0338 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0086    0.0068    0.0405 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0087    0.0005    0.0410 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0287    0.0211    0.0123    0.0534 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0213    0.0015    0.0548 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0548


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0549
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0302    0.0004    0.0005 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0010    0.0043    0.0126    0.0131 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0043    0.0000    0.0131 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0041    0.0102    0.0233 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0001    0.0234 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0018    0.0044    0.0104    0.0337 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0044    0.0001    0.0338 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0086    0.0068    0.0405 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0087    0.0005    0.0410 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0287    0.0211    0.0123    0.0534 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0215    0.0015    0.0549 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0549


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0549
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0302    0.0004    0.0005 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0010    0.0043    0.0126    0.0131 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0043    0.0000    0.0131 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0041    0.0102    0.0233 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0001    0.0234 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0018    0.0044    0.0104    0.0337 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0044    0.0001    0.0338 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0086    0.0068    0.0405 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0087    0.0005    0.0410 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0287    0.0211    0.0123    0.0534 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0215    0.0015    0.0549 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0549


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0549
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0077    0.0167    0.0173 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0078    0.0005    0.0177 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0035    0.0090    0.0175    0.0352 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0091    0.0003    0.0355 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)        14      0.0158    0.0220    0.0181    0.0536 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0224    0.0013    0.0549 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0549


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
Latency             : 0.0549
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0082    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0077    0.0167    0.0173 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0078    0.0005    0.0177 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0035    0.0090    0.0175    0.0352 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0091    0.0003    0.0355 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)        14      0.0158    0.0220    0.0181    0.0536 r
  i_img2_jtag_attn_attn_shift_reg_reg_0_/CP (DFCNQND1BWP16P90CPD)    0.0223    0.0013    0.0549 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0549


1
