# fifo-design-verification
Parameterized FIFO design in SystemVerilog with registered-read variant and functional verification using GTKWave.
