// Seed: 1036143435
module module_0 (
    input uwire id_0,
    input wire id_1,
    input wor id_2
    , id_14,
    input tri0 id_3,
    output wand id_4,
    output uwire id_5
    , id_15,
    input supply0 id_6,
    output supply0 id_7,
    input supply1 id_8
    , id_16,
    input wand id_9,
    output wire id_10,
    output tri0 id_11,
    output supply0 id_12
);
  logic id_17;
  ;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd77
) (
    output tri0 id_0,
    input tri1 id_1,
    input tri id_2,
    input wand id_3,
    input tri1 _id_4,
    output wor id_5,
    input supply0 id_6,
    input uwire id_7,
    output tri1 id_8,
    output supply0 id_9,
    output tri id_10
);
  logic id_12;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_7,
      id_9,
      id_9,
      id_6,
      id_8,
      id_2,
      id_6,
      id_10,
      id_8,
      id_9
  );
  parameter id_13 = 1;
  logic [-1 'b0 : id_4] id_14;
  ;
  wire id_15;
  parameter id_16 = id_13, id_17 = -1'b0;
  logic id_18;
  ;
endmodule
