Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 13.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.43-p014.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2013.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v13.13-s017_1 (64bit) 07/30/2013 13:03 (Linux 2.6)
@(#)CDS: NanoRoute v13.13-s005 NR130716-1135/13_10-UB (database version 2.30, 190.4.1) {superthreading v1.19}
@(#)CDS: CeltIC v13.13-s001_1 (64bit) 07/19/2013 04:50:05 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 13.13-e003 (64bit) 07/30/2013 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 13.13-s004_1 (64bit) Jul 30 2013 05:44:27 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v13.13-s001
@(#)CDS: IQRC/TQRC 12.1.1-s225 (64bit) Wed Jun 12 20:28:41 PDT 2013 (Linux 2.6.18-194.el5)
--- Starting "Encounter v13.13-s017_1" on Tue Nov 18 15:12:36 2014 (mem=140.2M) ---
--- Running on lab2-23 (x86_64 w/Linux 2.6.32-431.el6.x86_64) ---
This version was compiled on Tue Jul 30 13:03:02 PDT 2013.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> set init_lef_file Lib6710_08.lef
<CMD> set init_design_settop 0
<CMD> set init_verilog controller_struct.v
<CMD> set init_mmmc_file controller_struct.sdc
<CMD> init_design
**ERROR: invalid command name "set_units"
<CMD> set init_gnd_net gnd!
<CMD> set init_lef_file Lib6710_08.lef
<CMD> set init_design_settop 0
<CMD> set init_verilog controller_struct.v
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net vdd!
<CMD> create_constraint_mode -name timing -sdc_files {controller_struct.sdc} -ilm_sdc_files {controller_struct.sdc}
<CMD> init_design

Loading LEF file Lib6710_08.lef...
Set DBUPerIGU to M2 pitch 2400.

viaInitial starts at Tue Nov 18 15:19:27 2014
viaInitial ends at Tue Nov 18 15:19:27 2014
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'controller_struct.v'
Module DFF2 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module DFF2 is not defined in LEF files.  It will be treated as an empty module.

*** Memory Usage v#1 (Current mem = 634.648M, initial mem = 140.191M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=634.6M) ***
Top level cell is controller.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=1.02min, fe_real=6.90min, fe_mem=634.8M) ***

{DETAILMESSAGE}**WARN: (ENCDB-2504):	Cell DFF2 is instantiated in the Verilog netlist, but is not defined.
Mark pin QB of cell DFF2 output for net n151 in module controller 
Mark pin Q of cell DFF2 output for net state[0] in module controller 
Found empty module (DFF2).
Starting recursive module instantiation check.
No recursion found.
Term dir updated for 0 vinsts of 1 cells.
Building hierarchical netlist for Cell controller ...
*** Netlist is unique.
** info: there are 23 modules.
** info: there are 143 stdCell insts.

*** Memory Usage v#1 (Current mem = 646.641M, initial mem = 140.191M) ***
**WARN: (ENCFP-3961):	techSite 'dbl_core' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'IO' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'corner' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
**ERROR: **ERROR: (ENCSYT-7327):	Active setup and hold analysis views were not provided in either file Default.view or by the -setup and -hold arguments to initDesign. The system requires at least one active setup and hold analysis view to be declared before the design can be initialized. You must add a set_analysis_view command to your script, or add the -setup and -hold options to your init_design invocation. You can use the all_analysis_view command to identify the currently available views.

**ERROR: (ENCSYT-16089):	Specify the name of Constraint Mode.
<CMD> set init_gnd_net gnd!
<CMD> set init_lef_file Lib6710_08.lef
<CMD> set init_design_settop 0
<CMD> set init_verilog controller_struct.v
<CMD> set init_mmmc_file controller.view
<CMD> set init_pwr_net vdd!
<CMD> create_constraint_mode -name timing -sdc_files {controller_struct.sdc}
<CMD> init_design
**WARN: (ENCSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType 18.0 2
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.936802973978 0.715501 30.0 30.0 30.0 30.0
Adjusting Core to Left to: 31.2000.
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -stacked_via_top_layer metal3 -around core -jog_distance 1.5 -threshold 1.5 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 9.9 -spacing 1.8 -offset 1.5

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 652.7M) ***
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -snap_wire_center_to_grid Grid -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 99 -stacked_via_top_layer metal3 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 90 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 4 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 654.0M) ***
<CMD> undo
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -snap_wire_center_to_grid Grid -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 99 -stacked_via_top_layer metal3 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 75 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 4 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 654.0M) ***
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -snap_wire_center_to_grid Grid -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 99 -stacked_via_top_layer metal3 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 75 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
**WARN: (ENCPP-170):	The power planner failed to create a wire at (109.20, 18.60) (109.20, 239.40).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (207.60, 18.60) (207.60, 239.40).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (116.40, 6.90) (116.40, 251.10).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (214.80, 6.90) (214.80, 251.10).
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 654.0M) ***
<CMD> saveDesign SOCPandR/controller_power2.enc
Writing Netlist "SOCPandR/controller_power2.enc.dat/controller.v.gz" ...
Saving configuration ...
Saving preference file SOCPandR/controller_power2.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=655.2M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=655.2M) ***
Writing DEF file 'SOCPandR/controller_power2.enc.dat/controller.def.gz', current time is Tue Nov 18 15:24:05 2014 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'SOCPandR/controller_power2.enc.dat/controller.def.gz' is written, current time is Tue Nov 18 15:24:05 2014 ...
No integration constraint in the design.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
**WARN: (ENCSP-9513):	Timing constraint file does not exist
**WARN: (ENCSP-9514):	NonTimingDriven placement will be performed
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=655.8M)" ...
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCTRN-1101):	Could not determine power-rail locations in cells, using GNDOnBtm.
**WARN: (ENCTRN-1102):	Could not determine power-rail locations of some cells.
	Forcing all single height cell pwr-rail setting to GND-on-bottom.
#std cell=143 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=151 #term=385 #term/net=2.55, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=26
stdCell: 0 single + 143 double + 0 multi
Total standard cell length = 0.9885 (mm), area = 0.0273 (mm^2)
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Average module density = 0.763.
Density for the design = 0.763.
       = stdcell_area 421 sites (27283 um^2) / alloc_area 552 sites (35770 um^2).
Pin Density = 0.914.
            = total # of pins 385 / total Instance area 421.
Identified 1 spare or floating instance, with no clusters.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 655.8M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 655.8M
Iteration  3: Total net bbox = 1.751e+00 (1.58e+00 1.67e-01)
              Est.  stn bbox = 1.751e+00 (1.58e+00 1.67e-01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 655.8M
Iteration  4: Total net bbox = 4.258e+03 (1.78e+03 2.48e+03)
              Est.  stn bbox = 4.258e+03 (1.78e+03 2.48e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 655.8M
Iteration  5: Total net bbox = 5.027e+03 (2.40e+03 2.63e+03)
              Est.  stn bbox = 5.027e+03 (2.40e+03 2.63e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 655.8M
Iteration  6: Total net bbox = 6.764e+03 (2.85e+03 3.91e+03)
              Est.  stn bbox = 7.059e+03 (2.99e+03 4.07e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 655.8M
*** cost = 6.764e+03 (2.85e+03 3.91e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=656.9MB) @(0:01:51 - 0:01:51).
move report: preRPlace moves 143 insts, mean move: 50.94 um, max move: 224.39 um
	max move on inst (U195): (53.63, 187.42) --> (120.00, 29.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U209' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U239' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U154' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U250' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U143' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U199' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U211' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U245' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U252' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U135' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U155' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U165' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U168' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U186' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U189' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U193' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U246' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U247' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U124' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.565e+04 = 7.746e+03 H + 7.904e+03 V
wire length = 1.082e+04 = 4.401e+03 H + 6.418e+03 V
Placement tweakage ends.
move report: tweak moves 135 insts, mean move: 44.82 um, max move: 240.00 um
	max move on inst (U164): (132.00, 201.00) --> (228.00, 57.00)
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:00.0)
move report: xdp moves 135 insts, mean move: 46.86 um, max move: 100.20 um
	max move on inst (U214): (228.00, 201.00) --> (256.20, 129.00)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:00.0, real=0:00:00.0, mem=656.9MB) @(0:01:51 - 0:01:51).
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U193' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (EMS-63):	Message <ENCSP-2020> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=656.9MB) @(0:01:51 - 0:01:51).
**ERROR: (ENCSP-2021):	Could not legalize <203> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 72 insts, mean move: 22.80 um, max move: 165.60 um
	max move on inst (U158): (40.80, 129.00) --> (134.40, 57.00)
move report: overall moves 143 insts, mean move: 67.90 um, max move: 228.47 um
	max move on inst (U194): (87.14, 106.21) --> (266.40, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       228.47 um
  inst (U194) with max move: (87.139, 106.21) -> (266.4, 57)
  mean    (X+Y) =        67.90 um
Total instances flipped for WireLenOpt: 19
Total instances moved : 143
*** cpu=0:00:00.1   mem=656.9M  mem(used)=1.1M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=656.9MB) @(0:01:51 - 0:01:51).
Total net length = 1.011e+04 (5.869e+03 4.243e+03) (ext = 3.508e+03)
*** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=656.9M) ***
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Starting congestion repair ...
*** Starting trialRoute (mem=656.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (312450 258000)
coreBox:    (31200 30000) (282450 228000)

Phase 1a route (0:00:00.0 658.1M):
Est net length = 8.428e+03um = 6.154e+03H + 2.274e+03V
Usage: (30.4%H 42.9%V) = (7.225e+03um 1.804e+04um) = (602 415)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 48 = 31 (16.61% H) + 17 (9.45% V)

Phase 1b route (0:00:00.0 660.6M):
Usage: (30.4%H 42.9%V) = (7.225e+03um 1.804e+04um) = (602 415)
Overflow: 47 = 29 (15.84% H) + 18 (9.77% V)

Phase 1c route (0:00:00.0 660.6M):
Usage: (30.4%H 42.9%V) = (7.225e+03um 1.804e+04um) = (602 415)
Overflow: 47 = 29 (15.84% H) + 18 (9.77% V)

Phase 1d route (0:00:00.0 660.6M):
Usage: (30.5%H 43.0%V) = (7.219e+03um 1.795e+04um) = (603 416)
Overflow: 37 = 24 (12.82% H) + 14 (7.42% V)

Phase 1a-1d Overflow: 12.82% H + 7.42% V (0:00:00.0 660.6M)


Phase 1e route (0:00:00.0 661.3M):
Usage: (30.4%H 46.9%V) = (7.243e+03um 1.886e+04um) = (602 454)
Overflow: 13 = 1 (0.54% H) + 12 (6.75% V)

Phase 1f route (0:00:00.0 661.3M):
Usage: (31.5%H 48.0%V) = (7.512e+03um 1.912e+04um) = (623 464)
Overflow: 7 = 1 (0.54% H) + 6 (3.17% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 1.09%
 -1:	1	 0.54%	3	 1.63%
--------------------------------------
  0:	4	 2.17%	44	23.91%
  1:	4	 2.17%	13	 7.07%
  2:	8	 4.35%	12	 6.52%
  3:	7	 3.80%	31	16.85%
  4:	11	 5.98%	15	 8.15%
  5:	149	80.98%	64	34.78%


Phase 1e-1f Overflow: 0.54% H + 3.17% V (0:00:00.0 661.3M)

Global route (cpu=0.0s real=0.0s 658.8M)


*** After '-updateRemainTrks' operation: 

Usage: (31.5%H 48.0%V) = (7.512e+03um 1.912e+04um) = (623 464)
Overflow: 7 = 1 (0.54% H) + 6 (3.17% V)

Phase 1l Overflow: 0.54% H + 3.17% V (0:00:00.0 661.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 1.09%
 -1:	1	 0.54%	3	 1.63%
--------------------------------------
  0:	4	 2.17%	44	23.91%
  1:	4	 2.17%	13	 7.07%
  2:	8	 4.35%	12	 6.52%
  3:	7	 3.80%	31	16.85%
  4:	11	 5.98%	15	 8.15%
  5:	149	80.98%	64	34.78%


*** Completed Phase 1 route (0:00:00.0 656.9M) ***


Total length: 1.281e+04um, number of vias: 636
M1(H) length: 8.310e+01um, number of vias: 355
M2(V) length: 6.314e+03um, number of vias: 281
M3(H) length: 6.411e+03um
*** Completed Phase 2 route (0:00:00.0 656.9M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=656.9M) ***
Peak Memory Usage was 656.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=656.9M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.543478(H) 3.167623(V).
Start repairing congestion with level 5.
congAuto 1st round: bin height 4 and width 4
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Iteration  3: Total net bbox = 5.526e+03 (3.26e+03 2.27e+03)
              Est.  stn bbox = 5.526e+03 (3.26e+03 2.27e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 656.9M
Iteration  4: Total net bbox = 6.854e+03 (3.29e+03 3.57e+03)
              Est.  stn bbox = 6.854e+03 (3.29e+03 3.57e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 656.9M
Iteration  5: Total net bbox = 7.072e+03 (3.46e+03 3.61e+03)
              Est.  stn bbox = 7.072e+03 (3.46e+03 3.61e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 656.9M
Iteration  6: Total net bbox = 7.413e+03 (3.51e+03 3.91e+03)
              Est.  stn bbox = 7.413e+03 (3.51e+03 3.91e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 656.9M
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=656.9MB) @(0:01:51 - 0:01:51).
move report: preRPlace moves 141 insts, mean move: 51.71 um, max move: 183.00 um
	max move on inst (U223): (108.00, 30.00) --> (120.00, 201.00)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.242e+04 = 5.093e+03 H + 7.331e+03 V
wire length = 1.134e+04 = 4.010e+03 H + 7.331e+03 V
Placement tweakage ends.
move report: tweak moves 76 insts, mean move: 11.78 um, max move: 88.80 um
	max move on inst (U184): (218.40, 29.40) --> (129.60, 29.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=656.9MB) @(0:01:51 - 0:01:51).
**ERROR: (ENCSP-2021):	Could not legalize <101> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 117 insts, mean move: 38.92 um, max move: 255.60 um
	max move on inst (U160): (31.20, 29.40) --> (187.20, 129.00)
move report: overall moves 142 insts, mean move: 59.88 um, max move: 208.80 um
	max move on inst (U202): (74.40, 165.00) --> (247.20, 129.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       208.80 um
  inst (U202) with max move: (74.4, 165) -> (247.2, 129)
  mean    (X+Y) =        59.88 um
Total instances flipped for WireLenOpt: 7
Total instances moved : 142
*** cpu=0:00:00.1   mem=656.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=656.9MB) @(0:01:51 - 0:01:51).
Total net length = 1.573e+04 (7.317e+03 8.412e+03) (ext = 3.336e+03)
*** Starting trialRoute (mem=656.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (312450 258000)
coreBox:    (31200 30000) (282450 228000)

Phase 1a route (0:00:00.0 658.1M):
Est net length = 1.557e+04um = 7.558e+03H + 8.016e+03V
Usage: (37.6%H 64.7%V) = (8.997e+03um 1.919e+04um) = (744 578)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 63 = 28 (15.27% H) + 35 (19.15% V)

Phase 1b route (0:00:00.0 660.6M):
Usage: (37.6%H 64.5%V) = (8.967e+03um 1.920e+04um) = (743 577)
Overflow: 52 = 18 (9.62% H) + 34 (18.74% V)

Phase 1c route (0:00:00.0 660.6M):
Usage: (37.6%H 64.7%V) = (8.967e+03um 1.923e+04um) = (743 578)
Overflow: 50 = 18 (9.62% H) + 32 (17.48% V)

Phase 1d route (0:00:00.0 660.6M):
Usage: (38.0%H 65.4%V) = (9.093e+03um 1.920e+04um) = (752 585)
Overflow: 32 = 10 (5.37% H) + 22 (12.00% V)

Phase 1a-1d Overflow: 5.37% H + 12.00% V (0:00:00.0 660.6M)


Phase 1e route (0:00:00.0 661.3M):
Usage: (37.8%H 67.7%V) = (9.046e+03um 1.974e+04um) = (748 605)
Overflow: 14 = 0 (0.00% H) + 14 (7.52% V)

Phase 1f route (0:00:00.0 661.3M):
Usage: (38.0%H 67.8%V) = (9.112e+03um 1.975e+04um) = (752 606)
Overflow: 13 = 0 (0.00% H) + 13 (7.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	13	 7.07%
--------------------------------------
  0:	8	 4.35%	63	34.24%
  1:	5	 2.72%	34	18.48%
  2:	6	 3.26%	18	 9.78%
  3:	13	 7.07%	16	 8.70%
  4:	16	 8.70%	17	 9.24%
  5:	136	73.91%	23	12.50%


Phase 1e-1f Overflow: 0.00% H + 7.07% V (0:00:00.0 661.3M)

Global route (cpu=0.0s real=0.0s 658.8M)


*** After '-updateRemainTrks' operation: 

Usage: (38.0%H 67.8%V) = (9.112e+03um 1.975e+04um) = (752 606)
Overflow: 13 = 0 (0.00% H) + 13 (7.07% V)

Phase 1l Overflow: 0.00% H + 7.07% V (0:00:00.0 661.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	13	 7.07%
--------------------------------------
  0:	8	 4.35%	63	34.24%
  1:	5	 2.72%	34	18.48%
  2:	6	 3.26%	18	 9.78%
  3:	13	 7.07%	16	 8.70%
  4:	16	 8.70%	17	 9.24%
  5:	136	73.91%	23	12.50%


*** Completed Phase 1 route (0:00:00.0 656.9M) ***


Total length: 1.747e+04um, number of vias: 673
M1(H) length: 5.550e+01um, number of vias: 352
M2(V) length: 9.856e+03um, number of vias: 321
M3(H) length: 7.563e+03um
*** Completed Phase 2 route (0:00:00.0 656.9M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=656.9M) ***
Peak Memory Usage was 656.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=656.9M) ***

congAuto2 2nd round: bin height 2 and width 2
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Iteration  4: Total net bbox = 6.954e+03 (3.35e+03 3.60e+03)
              Est.  stn bbox = 6.954e+03 (3.35e+03 3.60e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 656.9M
Iteration  5: Total net bbox = 7.106e+03 (3.47e+03 3.63e+03)
              Est.  stn bbox = 7.106e+03 (3.47e+03 3.63e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 656.9M
Iteration  6: Total net bbox = 7.766e+03 (3.59e+03 4.18e+03)
              Est.  stn bbox = 7.766e+03 (3.59e+03 4.18e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 656.9M
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (EMS-63):	Message <ENCSP-305> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=656.9MB) @(0:01:51 - 0:01:52).
move report: preRPlace moves 142 insts, mean move: 52.73 um, max move: 190.20 um
	max move on inst (U202): (74.40, 174.00) --> (120.00, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.337e+04 = 5.683e+03 H + 7.684e+03 V
wire length = 1.199e+04 = 4.302e+03 H + 7.684e+03 V
Placement tweakage ends.
move report: tweak moves 78 insts, mean move: 15.88 um, max move: 78.60 um
	max move on inst (U185): (120.00, 29.40) --> (198.60, 29.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=656.9MB) @(0:01:52 - 0:01:52).
**ERROR: (ENCSP-2021):	Could not legalize <102> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 119 insts, mean move: 40.44 um, max move: 250.80 um
	max move on inst (U178): (31.20, 29.40) --> (182.40, 129.00)
move report: overall moves 140 insts, mean move: 67.26 um, max move: 289.80 um
	max move on inst (U202): (74.40, 174.00) --> (247.20, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       289.80 um
  inst (U202) with max move: (74.4, 174) -> (247.2, 57)
  mean    (X+Y) =        67.26 um
Total instances flipped for WireLenOpt: 14
Total instances moved : 140
*** cpu=0:00:00.1   mem=656.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=656.9MB) @(0:01:51 - 0:01:52).
Total net length = 1.663e+04 (7.700e+03 8.931e+03) (ext = 3.199e+03)
*** Starting trialRoute (mem=656.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (312450 258000)
coreBox:    (31200 30000) (282450 228000)

Phase 1a route (0:00:00.0 658.1M):
Est net length = 1.616e+04um = 7.606e+03H + 8.556e+03V
Usage: (38.3%H 66.2%V) = (9.153e+03um 1.974e+04um) = (757 591)
Obstruct: 1 = 0 (0.0%H) + 1 (0.5%V)
Overflow: 63 = 24 (12.86% H) + 40 (21.68% V)

Phase 1b route (0:00:00.0 660.6M):
Usage: (38.4%H 66.2%V) = (9.178e+03um 1.969e+04um) = (759 591)
Overflow: 58 = 19 (10.49% H) + 38 (20.90% V)

Phase 1c route (0:00:00.0 660.6M):
Usage: (38.4%H 66.4%V) = (9.178e+03um 1.976e+04um) = (759 593)
Overflow: 55 = 19 (10.49% H) + 36 (19.58% V)

Phase 1d route (0:00:00.0 660.6M):
Usage: (38.7%H 67.1%V) = (9.250e+03um 1.960e+04um) = (765 599)
Overflow: 32 = 13 (7.07% H) + 19 (10.52% V)

Phase 1a-1d Overflow: 7.07% H + 10.52% V (0:00:00.0 660.6M)


Phase 1e route (0:00:00.0 661.3M):
Usage: (38.9%H 69.2%V) = (9.297e+03um 2.008e+04um) = (769 618)
Overflow: 16 = 2 (1.09% H) + 14 (7.88% V)

Phase 1f route (0:00:00.0 661.3M):
Usage: (39.3%H 70.0%V) = (9.480e+03um 2.031e+04um) = (778 625)
Overflow: 9 = 0 (0.00% H) + 9 (5.14% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.55%
 -1:	0	 0.00%	8	 4.37%
--------------------------------------
  0:	6	 3.26%	70	38.25%
  1:	11	 5.98%	37	20.22%
  2:	15	 8.15%	18	 9.84%
  3:	17	 9.24%	14	 7.65%
  4:	15	 8.15%	11	 6.01%
  5:	120	65.22%	24	13.11%


Phase 1e-1f Overflow: 0.00% H + 5.14% V (0:00:00.0 661.3M)

Global route (cpu=0.0s real=0.0s 658.8M)


*** After '-updateRemainTrks' operation: 

Usage: (39.3%H 70.0%V) = (9.480e+03um 2.031e+04um) = (778 625)
Overflow: 9 = 0 (0.00% H) + 9 (5.14% V)

Phase 1l Overflow: 0.00% H + 5.14% V (0:00:00.0 661.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.55%
 -1:	0	 0.00%	8	 4.37%
--------------------------------------
  0:	6	 3.26%	70	38.25%
  1:	11	 5.98%	37	20.22%
  2:	15	 8.15%	18	 9.84%
  3:	17	 9.24%	14	 7.65%
  4:	15	 8.15%	11	 6.01%
  5:	120	65.22%	24	13.11%


*** Completed Phase 1 route (0:00:00.0 656.9M) ***


Total length: 1.836e+04um, number of vias: 694
M1(H) length: 6.690e+01um, number of vias: 354
M2(V) length: 1.043e+04um, number of vias: 340
M3(H) length: 7.870e+03um
*** Completed Phase 2 route (0:00:00.0 656.9M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=656.9M) ***
Peak Memory Usage was 656.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=656.9M) ***

End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 656.9M **
<CMD> setDrawView place
<CMD> saveDesign SOCPandR/controller_placed.enc
Writing Netlist "SOCPandR/controller_placed.enc.dat/controller.v.gz" ...
Saving configuration ...
Saving preference file SOCPandR/controller_placed.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=658.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=658.4M) ***
Writing DEF file 'SOCPandR/controller_placed.enc.dat/controller.def.gz', current time is Tue Nov 18 15:24:54 2014 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'SOCPandR/controller_placed.enc.dat/controller.def.gz' is written, current time is Tue Nov 18 15:24:54 2014 ...
No integration constraint in the design.
**WARN: (ENCOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
**WARN: (ENCOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix controller_preCTS -outDir timingReports
**ERROR: (ENCOPT-6029):	Timing Library is not loaded yet
**ERROR: (ENCSYT-16):	<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
**DIAG[lsInit.c:2165:lsiInitFootPrintForSynthesis]: Assert "lsInvFootPrint() || lsBufferFootPrint()"
**DIAG[opUtil.c:10601:update]: Assert "powerView != tocDefaultView"
**DIAG[opUtil.c:10606:update]: Assert "powerViewTlc"
**DIAG[opUtil.c:10601:update]: Assert "powerView != tocDefaultView"
**DIAG[opUtil.c:10606:update]: Assert "powerViewTlc"
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 665.1M, totSessionCpu=0:02:21 **
**ERROR: (ENCOPT-6029):	Timing Library is not loaded yet<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix controller_preCTS -outDir timingReports
**ERROR: (ENCOPT-6029):	Timing Library is not loaded yet
**ERROR: (ENCSYT-16):	<CMD> set init_verilog controller_struct.v
<CMD> set init_lef_file Lib6710_08.lef
<CMD> set init_mmmc_file mmmc.tcl
<CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1 }
<CMD> set init_gnd_net gnd!
<CMD> set init_pwr_net vdd!
<CMD> init_design
**WARN: (ENCSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
*** Starting "NanoPlace(TM) placement v#1 (mem=665.5M)" ...
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=143 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=151 #term=385 #term/net=2.55, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=26
stdCell: 0 single + 143 double + 0 multi
Total standard cell length = 0.9885 (mm), area = 0.0273 (mm^2)
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Average module density = 0.763.
Density for the design = 0.763.
       = stdcell_area 421 sites (27283 um^2) / alloc_area 552 sites (35770 um^2).
Pin Density = 0.914.
            = total # of pins 385 / total Instance area 421.
Identified 1 spare or floating instance, with no clusters.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.455e+03 (3.67e+03 2.78e+03)
              Est.  stn bbox = 6.455e+03 (3.67e+03 2.78e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Iteration  2: Total net bbox = 6.455e+03 (3.67e+03 2.78e+03)
              Est.  stn bbox = 6.455e+03 (3.67e+03 2.78e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Iteration  3: Total net bbox = 5.617e+03 (3.30e+03 2.32e+03)
              Est.  stn bbox = 5.617e+03 (3.30e+03 2.32e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Iteration  4: Total net bbox = 6.908e+03 (3.31e+03 3.60e+03)
              Est.  stn bbox = 6.908e+03 (3.31e+03 3.60e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Iteration  5: Total net bbox = 7.090e+03 (3.51e+03 3.58e+03)
              Est.  stn bbox = 7.090e+03 (3.51e+03 3.58e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Iteration  6: Total net bbox = 7.053e+03 (3.41e+03 3.65e+03)
              Est.  stn bbox = 7.381e+03 (3.55e+03 3.83e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
*** cost = 7.053e+03 (3.41e+03 3.65e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=665.5MB) @(0:03:48 - 0:03:48).
move report: preRPlace moves 143 insts, mean move: 50.75 um, max move: 211.29 um
	max move on inst (U221): (68.25, 188.93) --> (120.00, 29.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U209' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U211' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U154' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U239' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U143' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U199' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U245' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U250' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U155' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U165' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U168' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U170' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U186' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U189' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U246' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U247' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U252' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U253' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U141' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.608e+04 = 8.070e+03 H + 8.012e+03 V
wire length = 1.170e+04 = 5.152e+03 H + 6.552e+03 V
Placement tweakage ends.
move report: tweak moves 134 insts, mean move: 53.35 um, max move: 280.80 um
	max move on inst (U164): (120.00, 201.00) --> (256.80, 57.00)
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:00.0)
move report: xdp moves 139 insts, mean move: 47.96 um, max move: 120.00 um
	max move on inst (U120): (98.40, 201.00) --> (50.40, 129.00)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:00.0, real=0:00:00.0, mem=665.5MB) @(0:03:48 - 0:03:48).
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U155' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=665.5MB) @(0:03:48 - 0:03:48).
**ERROR: (ENCSP-2021):	Could not legalize <201> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 73 insts, mean move: 26.20 um, max move: 149.40 um
	max move on inst (U154): (189.00, 129.00) --> (266.40, 57.00)
move report: overall moves 143 insts, mean move: 73.96 um, max move: 237.13 um
	max move on inst (U154): (168.42, 196.15) --> (266.40, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       237.13 um
  inst (U154) with max move: (168.416, 196.148) -> (266.4, 57)
  mean    (X+Y) =        73.96 um
Total instances flipped for WireLenOpt: 26
Total instances moved : 143
*** cpu=0:00:00.1   mem=665.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=665.5MB) @(0:03:48 - 0:03:48).
Total net length = 1.063e+04 (7.038e+03 3.591e+03) (ext = 2.716e+03)
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=665.5M) ***
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Starting congestion repair ...
*** Starting trialRoute (mem=665.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (312450 258000)
coreBox:    (31200 30000) (282450 228000)

Phase 1a route (0:00:00.0 666.8M):
Est net length = 9.172e+03um = 6.592e+03H + 2.580e+03V
Usage: (32.8%H 43.2%V) = (7.790e+03um 1.806e+04um) = (648 417)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 64 = 45 (24.32% H) + 20 (10.68% V)

Phase 1b route (0:00:00.0 669.3M):
Usage: (32.8%H 43.2%V) = (7.790e+03um 1.806e+04um) = (648 417)
Overflow: 64 = 45 (24.32% H) + 20 (10.68% V)

Phase 1c route (0:00:00.0 669.3M):
Usage: (32.8%H 43.2%V) = (7.790e+03um 1.806e+04um) = (648 417)
Overflow: 64 = 45 (24.32% H) + 20 (10.68% V)

Phase 1d route (0:00:00.0 669.3M):
Usage: (33.0%H 43.3%V) = (7.838e+03um 1.789e+04um) = (652 418)
Overflow: 35 = 20 (11.08% H) + 14 (7.83% V)

Phase 1a-1d Overflow: 11.08% H + 7.83% V (0:00:00.0 669.3M)


Phase 1e route (0:00:00.0 670.0M):
Usage: (33.0%H 46.5%V) = (7.850e+03um 1.869e+04um) = (653 449)
Overflow: 14 = 2 (1.09% H) + 12 (6.43% V)

Phase 1f route (0:00:00.0 670.0M):
Usage: (34.2%H 46.9%V) = (8.174e+03um 1.875e+04um) = (677 453)
Overflow: 5 = 0 (0.00% H) + 5 (2.72% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	5	 2.72%
--------------------------------------
  0:	11	 5.98%	45	24.46%
  1:	14	 7.61%	8	 4.35%
  2:	4	 2.17%	17	 9.24%
  3:	10	 5.43%	27	14.67%
  4:	6	 3.26%	16	 8.70%
  5:	139	75.54%	66	35.87%


Phase 1e-1f Overflow: 0.00% H + 2.72% V (0:00:00.0 670.0M)

Global route (cpu=0.0s real=0.0s 667.4M)


*** After '-updateRemainTrks' operation: 

Usage: (34.2%H 46.9%V) = (8.174e+03um 1.875e+04um) = (677 453)
Overflow: 5 = 0 (0.00% H) + 5 (2.72% V)

Phase 1l Overflow: 0.00% H + 2.72% V (0:00:00.0 670.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	5	 2.72%
--------------------------------------
  0:	11	 5.98%	45	24.46%
  1:	14	 7.61%	8	 4.35%
  2:	4	 2.17%	17	 9.24%
  3:	10	 5.43%	27	14.67%
  4:	6	 3.26%	16	 8.70%
  5:	139	75.54%	66	35.87%


*** Completed Phase 1 route (0:00:00.0 665.5M) ***


Total length: 1.336e+04um, number of vias: 649
M1(H) length: 1.305e+02um, number of vias: 355
M2(V) length: 6.173e+03um, number of vias: 294
M3(H) length: 7.057e+03um
*** Completed Phase 2 route (0:00:00.0 665.5M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=665.5M) ***
Peak Memory Usage was 665.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=665.5M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 2.717391(V).
Start repairing congestion with level 4.
congAuto 1st round: bin height 4 and width 4
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Iteration  3: Total net bbox = 5.643e+03 (3.44e+03 2.20e+03)
              Est.  stn bbox = 5.643e+03 (3.44e+03 2.20e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Iteration  4: Total net bbox = 7.020e+03 (3.46e+03 3.56e+03)
              Est.  stn bbox = 7.020e+03 (3.46e+03 3.56e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Iteration  5: Total net bbox = 7.257e+03 (3.65e+03 3.60e+03)
              Est.  stn bbox = 7.257e+03 (3.65e+03 3.60e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Iteration  6: Total net bbox = 7.322e+03 (3.62e+03 3.70e+03)
              Est.  stn bbox = 7.322e+03 (3.62e+03 3.70e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=665.5MB) @(0:03:48 - 0:03:48).
move report: preRPlace moves 142 insts, mean move: 53.14 um, max move: 181.20 um
	max move on inst (U202): (74.40, 165.00) --> (120.00, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.287e+04 = 5.314e+03 H + 7.556e+03 V
wire length = 1.189e+04 = 4.337e+03 H + 7.556e+03 V
Placement tweakage ends.
move report: tweak moves 76 insts, mean move: 12.48 um, max move: 57.00 um
	max move on inst (U200): (141.60, 201.00) --> (198.60, 201.00)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=665.5MB) @(0:03:48 - 0:03:48).
**ERROR: (ENCSP-2021):	Could not legalize <102> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 122 insts, mean move: 38.42 um, max move: 264.00 um
	max move on inst (U211): (146.40, 201.00) --> (266.40, 57.00)
move report: overall moves 141 insts, mean move: 62.62 um, max move: 252.00 um
	max move on inst (U202): (74.40, 165.00) --> (218.40, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       252.00 um
  inst (U202) with max move: (74.4, 165) -> (218.4, 57)
  mean    (X+Y) =        62.62 um
Total instances flipped for WireLenOpt: 11
Total instances moved : 141
*** cpu=0:00:00.1   mem=665.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=665.5MB) @(0:03:48 - 0:03:48).
Total net length = 1.590e+04 (7.115e+03 8.788e+03) (ext = 3.060e+03)
*** Starting trialRoute (mem=665.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (312450 258000)
coreBox:    (31200 30000) (282450 228000)

Phase 1a route (0:00:00.0 666.8M):
Est net length = 1.553e+04um = 7.215e+03H + 8.313e+03V
Usage: (36.2%H 65.8%V) = (8.707e+03um 1.948e+04um) = (717 588)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 74 = 34 (18.58% H) + 40 (21.83% V)

Phase 1b route (0:00:00.0 669.3M):
Usage: (36.1%H 66.0%V) = (8.684e+03um 1.954e+04um) = (715 589)
Overflow: 66 = 26 (14.01% H) + 41 (22.10% V)

Phase 1c route (0:00:00.0 669.3M):
Usage: (36.1%H 66.1%V) = (8.654e+03um 1.957e+04um) = (714 590)
Overflow: 68 = 26 (14.01% H) + 42 (22.92% V)

Phase 1d route (0:00:00.0 669.3M):
Usage: (36.9%H 67.4%V) = (8.834e+03um 1.966e+04um) = (729 602)
Overflow: 37 = 11 (6.11% H) + 26 (13.94% V)

Phase 1a-1d Overflow: 6.11% H + 13.94% V (0:00:00.0 669.3M)


Phase 1e route (0:00:00.0 670.0M):
Usage: (36.7%H 68.9%V) = (8.780e+03um 1.994e+04um) = (726 615)
Overflow: 20 = 0 (0.00% H) + 20 (10.78% V)

Phase 1f route (0:00:00.0 670.0M):
Usage: (38.3%H 70.3%V) = (9.208e+03um 2.032e+04um) = (757 628)
Overflow: 10 = 0 (0.00% H) + 10 (5.43% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	10	 5.43%
--------------------------------------
  0:	13	 7.07%	79	42.93%
  1:	11	 5.98%	27	14.67%
  2:	9	 4.89%	15	 8.15%
  3:	9	 4.89%	18	 9.78%
  4:	18	 9.78%	11	 5.98%
  5:	124	67.39%	24	13.04%


Phase 1e-1f Overflow: 0.00% H + 5.43% V (0:00:00.0 670.0M)

Global route (cpu=0.0s real=0.0s 667.4M)


*** After '-updateRemainTrks' operation: 

Usage: (38.3%H 70.3%V) = (9.208e+03um 2.032e+04um) = (757 628)
Overflow: 10 = 0 (0.00% H) + 10 (5.43% V)

Phase 1l Overflow: 0.00% H + 5.43% V (0:00:00.0 670.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	10	 5.43%
--------------------------------------
  0:	13	 7.07%	79	42.93%
  1:	11	 5.98%	27	14.67%
  2:	9	 4.89%	15	 8.15%
  3:	9	 4.89%	18	 9.78%
  4:	18	 9.78%	11	 5.98%
  5:	124	67.39%	24	13.04%


*** Completed Phase 1 route (0:00:00.0 665.5M) ***


Total length: 1.781e+04um, number of vias: 698
M1(H) length: 5.850e+01um, number of vias: 350
M2(V) length: 1.012e+04um, number of vias: 348
M3(H) length: 7.624e+03um
*** Completed Phase 2 route (0:00:00.0 665.5M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=665.5M) ***
Peak Memory Usage was 665.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=665.5M) ***

congAuto2 2nd round: bin height 2 and width 2
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Iteration  5: Total net bbox = 7.265e+03 (3.65e+03 3.62e+03)
              Est.  stn bbox = 7.265e+03 (3.65e+03 3.62e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Iteration  6: Total net bbox = 7.357e+03 (3.65e+03 3.71e+03)
              Est.  stn bbox = 7.357e+03 (3.65e+03 3.71e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=665.5MB) @(0:03:48 - 0:03:49).
move report: preRPlace moves 143 insts, mean move: 50.59 um, max move: 208.20 um
	max move on inst (U193): (91.20, 120.00) --> (218.40, 201.00)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.265e+04 = 5.823e+03 H + 6.826e+03 V
wire length = 1.148e+04 = 4.650e+03 H + 6.826e+03 V
Placement tweakage ends.
move report: tweak moves 79 insts, mean move: 13.66 um, max move: 73.80 um
	max move on inst (U185): (127.20, 29.40) --> (201.00, 29.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=665.5MB) @(0:03:49 - 0:03:49).
**ERROR: (ENCSP-2021):	Could not legalize <102> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 115 insts, mean move: 38.12 um, max move: 208.80 um
	max move on inst (U259): (120.00, 201.00) --> (256.80, 129.00)
move report: overall moves 140 insts, mean move: 58.99 um, max move: 225.60 um
	max move on inst (U202): (74.40, 129.00) --> (228.00, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       225.60 um
  inst (U202) with max move: (74.4, 129) -> (228, 57)
  mean    (X+Y) =        58.99 um
Total instances flipped for WireLenOpt: 10
Total instances moved : 140
*** cpu=0:00:00.1   mem=665.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=665.5MB) @(0:03:48 - 0:03:49).
Total net length = 1.664e+04 (7.756e+03 8.887e+03) (ext = 3.372e+03)
*** Starting trialRoute (mem=665.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (312450 258000)
coreBox:    (31200 30000) (282450 228000)

Phase 1a route (0:00:00.0 666.8M):
Est net length = 1.633e+04um = 7.876e+03H + 8.457e+03V
Usage: (39.3%H 67.0%V) = (9.430e+03um 1.990e+04um) = (777 597)
Obstruct: 1 = 0 (0.0%H) + 1 (0.5%V)
Overflow: 77 = 31 (16.69% H) + 46 (25.30% V)

Phase 1b route (0:00:00.0 669.3M):
Usage: (39.2%H 67.1%V) = (9.406e+03um 1.998e+04um) = (775 598)
Overflow: 72 = 24 (13.24% H) + 48 (26.17% V)

Phase 1c route (0:00:00.0 669.3M):
Usage: (39.1%H 67.3%V) = (9.376e+03um 2.005e+04um) = (774 600)
Overflow: 69 = 24 (13.24% H) + 44 (24.30% V)

Phase 1d route (0:00:00.0 669.3M):
Usage: (39.6%H 68.4%V) = (9.502e+03um 2.012e+04um) = (783 609)
Overflow: 49 = 11 (5.74% H) + 39 (21.10% V)

Phase 1a-1d Overflow: 5.74% H + 21.10% V (0:00:00.0 669.3M)


Phase 1e route (0:00:00.0 670.0M):
Usage: (41.2%H 71.7%V) = (9.855e+03um 2.081e+04um) = (814 639)
Overflow: 25 = 0 (0.00% H) + 25 (13.47% V)

Phase 1f route (0:00:00.0 670.0M):
Usage: (42.3%H 72.2%V) = (1.013e+04um 2.083e+04um) = (837 643)
Overflow: 16 = 0 (0.00% H) + 16 (8.97% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.55%
 -1:	0	 0.00%	15	 8.20%
--------------------------------------
  0:	11	 5.98%	73	39.89%
  1:	11	 5.98%	29	15.85%
  2:	14	 7.61%	10	 5.46%
  3:	15	 8.15%	22	12.02%
  4:	16	 8.70%	15	 8.20%
  5:	117	63.59%	18	 9.84%


Phase 1e-1f Overflow: 0.00% H + 8.97% V (0:00:00.0 670.0M)

Global route (cpu=0.0s real=0.0s 667.4M)


*** After '-updateRemainTrks' operation: 

Usage: (42.3%H 72.2%V) = (1.013e+04um 2.083e+04um) = (837 643)
Overflow: 16 = 0 (0.00% H) + 16 (8.97% V)

Phase 1l Overflow: 0.00% H + 8.97% V (0:00:00.0 670.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.55%
 -1:	0	 0.00%	15	 8.20%
--------------------------------------
  0:	11	 5.98%	73	39.89%
  1:	11	 5.98%	29	15.85%
  2:	14	 7.61%	10	 5.46%
  3:	15	 8.15%	22	12.02%
  4:	16	 8.70%	15	 8.20%
  5:	117	63.59%	18	 9.84%


*** Completed Phase 1 route (0:00:00.0 665.5M) ***


Total length: 1.877e+04um, number of vias: 712
M1(H) length: 5.910e+01um, number of vias: 353
M2(V) length: 1.026e+04um, number of vias: 359
M3(H) length: 8.452e+03um
*** Completed Phase 2 route (0:00:00.0 665.5M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=665.5M) ***
Peak Memory Usage was 665.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=665.5M) ***

End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 665.5M **
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
*** Starting "NanoPlace(TM) placement v#1 (mem=665.5M)" ...
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=143 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=151 #term=385 #term/net=2.55, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=26
stdCell: 0 single + 143 double + 0 multi
Total standard cell length = 0.9885 (mm), area = 0.0273 (mm^2)
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Average module density = 0.763.
Density for the design = 0.763.
       = stdcell_area 421 sites (27283 um^2) / alloc_area 552 sites (35770 um^2).
Pin Density = 0.914.
            = total # of pins 385 / total Instance area 421.
Identified 1 spare or floating instance, with no clusters.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.740e+03 (3.95e+03 2.79e+03)
              Est.  stn bbox = 6.740e+03 (3.95e+03 2.79e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Iteration  2: Total net bbox = 6.740e+03 (3.95e+03 2.79e+03)
              Est.  stn bbox = 6.740e+03 (3.95e+03 2.79e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Iteration  3: Total net bbox = 5.756e+03 (3.49e+03 2.27e+03)
              Est.  stn bbox = 5.756e+03 (3.49e+03 2.27e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Iteration  4: Total net bbox = 7.128e+03 (3.53e+03 3.60e+03)
              Est.  stn bbox = 7.128e+03 (3.53e+03 3.60e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Iteration  5: Total net bbox = 7.436e+03 (3.69e+03 3.74e+03)
              Est.  stn bbox = 7.436e+03 (3.69e+03 3.74e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Iteration  6: Total net bbox = 7.227e+03 (3.54e+03 3.68e+03)
              Est.  stn bbox = 7.559e+03 (3.69e+03 3.87e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
*** cost = 7.227e+03 (3.54e+03 3.68e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=665.5MB) @(0:03:49 - 0:03:49).
move report: preRPlace moves 143 insts, mean move: 50.44 um, max move: 234.41 um
	max move on inst (U184): (133.69, 51.29) --> (218.40, 201.00)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U168' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U199' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U155' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U143' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U211' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U245' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U246' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U250' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U252' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U165' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U130' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U131' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U170' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U189' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U247' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U141' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U184' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U186' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U214' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.727e+04 = 8.267e+03 H + 9.003e+03 V
wire length = 1.202e+04 = 4.863e+03 H + 7.152e+03 V
Placement tweakage ends.
move report: tweak moves 140 insts, mean move: 56.75 um, max move: 279.60 um
	max move on inst (U185): (139.20, 29.40) --> (31.20, 201.00)
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:00.0)
move report: xdp moves 136 insts, mean move: 52.14 um, max move: 168.00 um
	max move on inst (U153): (194.40, 201.00) --> (218.40, 57.00)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:00.0, real=0:00:00.0, mem=665.5MB) @(0:03:49 - 0:03:49).
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U143' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=665.5MB) @(0:03:49 - 0:03:49).
**ERROR: (ENCSP-2021):	Could not legalize <206> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 79 insts, mean move: 18.96 um, max move: 170.40 um
	max move on inst (U197): (31.20, 129.00) --> (129.60, 57.00)
move report: overall moves 143 insts, mean move: 78.78 um, max move: 293.36 um
	max move on inst (U238): (76.25, 160.21) --> (266.40, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       293.36 um
  inst (U238) with max move: (76.252, 160.208) -> (266.4, 57)
  mean    (X+Y) =        78.78 um
Total instances flipped for WireLenOpt: 19
Total instances moved : 143
*** cpu=0:00:00.1   mem=665.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=665.5MB) @(0:03:49 - 0:03:49).
Total net length = 9.529e+03 (5.717e+03 3.813e+03) (ext = 2.522e+03)
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=665.5M) ***
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Starting congestion repair ...
*** Starting trialRoute (mem=665.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (312450 258000)
coreBox:    (31200 30000) (282450 228000)

Phase 1a route (0:00:00.0 666.8M):
Est net length = 8.311e+03um = 5.437e+03H + 2.874e+03V
Usage: (27.9%H 44.2%V) = (6.611e+03um 1.840e+04um) = (551 427)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 52 = 31 (16.77% H) + 21 (11.23% V)

Phase 1b route (0:00:00.0 669.3M):
Usage: (27.9%H 44.2%V) = (6.611e+03um 1.840e+04um) = (551 427)
Overflow: 49 = 29 (15.63% H) + 20 (11.03% V)

Phase 1c route (0:00:00.0 669.3M):
Usage: (27.9%H 44.2%V) = (6.611e+03um 1.842e+04um) = (551 427)
Overflow: 49 = 29 (15.63% H) + 20 (11.03% V)

Phase 1d route (0:00:00.0 669.3M):
Usage: (28.0%H 44.2%V) = (6.635e+03um 1.824e+04um) = (553 427)
Overflow: 26 = 12 (6.46% H) + 14 (7.69% V)

Phase 1a-1d Overflow: 6.46% H + 7.69% V (0:00:00.0 669.3M)


Phase 1e route (0:00:00.0 670.0M):
Usage: (28.4%H 45.5%V) = (6.713e+03um 1.846e+04um) = (561 440)
Overflow: 9 = 0 (0.00% H) + 9 (4.89% V)

Phase 1f route (0:00:00.0 670.0M):
Usage: (29.4%H 45.9%V) = (7.041e+03um 1.858e+04um) = (581 444)
Overflow: 2 = 0 (0.00% H) + 2 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 1.09%
--------------------------------------
  0:	7	 3.80%	47	25.54%
  1:	7	 3.80%	12	 6.52%
  2:	9	 4.89%	14	 7.61%
  3:	6	 3.26%	21	11.41%
  4:	5	 2.72%	18	 9.78%
  5:	150	81.52%	70	38.04%


Phase 1e-1f Overflow: 0.00% H + 1.09% V (0:00:00.0 670.0M)

Global route (cpu=0.0s real=0.0s 667.4M)


*** After '-updateRemainTrks' operation: 

Usage: (29.4%H 45.9%V) = (7.041e+03um 1.858e+04um) = (581 444)
Overflow: 2 = 0 (0.00% H) + 2 (1.09% V)

Phase 1l Overflow: 0.00% H + 1.09% V (0:00:00.0 670.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 1.09%
--------------------------------------
  0:	7	 3.80%	47	25.54%
  1:	7	 3.80%	12	 6.52%
  2:	9	 4.89%	14	 7.61%
  3:	6	 3.26%	21	11.41%
  4:	5	 2.72%	18	 9.78%
  5:	150	81.52%	70	38.04%


*** Completed Phase 1 route (0:00:00.0 665.5M) ***


Total length: 1.197e+04um, number of vias: 648
M1(H) length: 1.011e+02um, number of vias: 353
M2(V) length: 5.961e+03um, number of vias: 295
M3(H) length: 5.907e+03um
*** Completed Phase 2 route (0:00:00.0 665.5M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=665.5M) ***
Peak Memory Usage was 665.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=665.5M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 1.086957(V).
Start repairing congestion with level 3.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Iteration  4: Total net bbox = 6.809e+03 (3.27e+03 3.54e+03)
              Est.  stn bbox = 6.809e+03 (3.27e+03 3.54e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Iteration  5: Total net bbox = 7.066e+03 (3.44e+03 3.63e+03)
              Est.  stn bbox = 7.066e+03 (3.44e+03 3.63e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Iteration  6: Total net bbox = 7.120e+03 (3.41e+03 3.71e+03)
              Est.  stn bbox = 7.120e+03 (3.41e+03 3.71e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 665.5M
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=665.5MB) @(0:03:49 - 0:03:49).
move report: preRPlace moves 142 insts, mean move: 51.97 um, max move: 169.80 um
	max move on inst (U195): (40.80, 120.00) --> (120.00, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.189e+04 = 4.682e+03 H + 7.204e+03 V
wire length = 1.108e+04 = 3.872e+03 H + 7.204e+03 V
Placement tweakage ends.
move report: tweak moves 71 insts, mean move: 12.76 um, max move: 61.80 um
	max move on inst (U185): (136.80, 29.40) --> (198.60, 29.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=665.5MB) @(0:03:49 - 0:03:49).
**ERROR: (ENCSP-2021):	Could not legalize <102> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 117 insts, mean move: 38.04 um, max move: 244.80 um
	max move on inst (U209): (165.60, 201.00) --> (266.40, 57.00)
move report: overall moves 140 insts, mean move: 60.41 um, max move: 215.40 um
	max move on inst (U209): (168.00, 174.00) --> (266.40, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       215.40 um
  inst (U209) with max move: (168, 174) -> (266.4, 57)
  mean    (X+Y) =        60.41 um
Total instances flipped for WireLenOpt: 14
Total instances moved : 140
*** cpu=0:00:00.1   mem=665.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=665.5MB) @(0:03:49 - 0:03:49).
Total net length = 1.568e+04 (6.673e+03 9.009e+03) (ext = 3.040e+03)
*** Starting trialRoute (mem=665.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (312450 258000)
coreBox:    (31200 30000) (282450 228000)

Phase 1a route (0:00:00.0 666.8M):
Est net length = 1.546e+04um = 6.569e+03H + 8.886e+03V
Usage: (33.6%H 66.8%V) = (8.086e+03um 1.998e+04um) = (665 600)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 58 = 16 (8.96% H) + 42 (22.60% V)

Phase 1b route (0:00:00.0 669.3M):
Usage: (33.7%H 66.9%V) = (8.128e+03um 2.006e+04um) = (667 601)
Overflow: 58 = 14 (7.85% H) + 43 (23.61% V)

Phase 1c route (0:00:00.0 669.3M):
Usage: (33.7%H 67.0%V) = (8.116e+03um 2.011e+04um) = (666 602)
Overflow: 60 = 14 (7.85% H) + 45 (24.52% V)

Phase 1d route (0:00:00.0 669.3M):
Usage: (33.9%H 67.5%V) = (8.194e+03um 2.002e+04um) = (671 606)
Overflow: 45 = 7 (3.96% H) + 38 (20.53% V)

Phase 1a-1d Overflow: 3.96% H + 20.53% V (0:00:00.0 669.3M)


Phase 1e route (0:00:00.0 670.0M):
Usage: (34.9%H 69.2%V) = (8.379e+03um 2.032e+04um) = (691 621)
Overflow: 28 = 2 (1.09% H) + 26 (14.04% V)

Phase 1f route (0:00:00.0 670.0M):
Usage: (36.6%H 70.0%V) = (8.801e+03um 2.045e+04um) = (723 629)
Overflow: 19 = 0 (0.00% H) + 19 (10.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	19	10.33%
--------------------------------------
  0:	10	 5.43%	63	34.24%
  1:	4	 2.17%	32	17.39%
  2:	8	 4.35%	16	 8.70%
  3:	14	 7.61%	17	 9.24%
  4:	12	 6.52%	12	 6.52%
  5:	136	73.91%	25	13.59%


Phase 1e-1f Overflow: 0.00% H + 10.33% V (0:00:00.0 670.0M)

Global route (cpu=0.0s real=0.0s 667.4M)


*** After '-updateRemainTrks' operation: 

Usage: (36.6%H 70.0%V) = (8.801e+03um 2.045e+04um) = (723 629)
Overflow: 19 = 0 (0.00% H) + 19 (10.33% V)

Phase 1l Overflow: 0.00% H + 10.33% V (0:00:00.0 670.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	19	10.33%
--------------------------------------
  0:	10	 5.43%	63	34.24%
  1:	4	 2.17%	32	17.39%
  2:	8	 4.35%	16	 8.70%
  3:	14	 7.61%	17	 9.24%
  4:	12	 6.52%	12	 6.52%
  5:	136	73.91%	25	13.59%


*** Completed Phase 1 route (0:00:00.0 665.5M) ***


Total length: 1.782e+04um, number of vias: 696
M1(H) length: 6.330e+01um, number of vias: 353
M2(V) length: 1.051e+04um, number of vias: 343
M3(H) length: 7.246e+03um
*** Completed Phase 2 route (0:00:00.0 665.5M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=665.5M) ***
Peak Memory Usage was 665.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=665.5M) ***

End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 665.5M **
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix controller_preCTS -outDir timingReports
**ERROR: (ENCOPT-6029):	Timing Library is not loaded yet
**ERROR: (ENCSYT-16):	<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Reset to color id 0 for state_reg_1_ (DFF2) and all their descendants.
Reset to color id 0 for state_reg_3_ (DFF2) and all their descendants.
Reset to color id 0 for state_reg_2_ (DFF2) and all their descendants.
Reset to color id 0 for state_reg_0_ (DFF2) and all their descendants.
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Loading global variable file SOCPandR/controller_power2.enc.dat/controller.globals ...
**WARN: (GLOBAL-100):	Global 'timing_get_pins_of_nets_compatibility' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_multiedge_genclk_support' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_efficient_cppr_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_loop_handling' has become obsolete. It will be removed in the next release.
**WARN: (ENCVL-346):	Module DFF2 is not defined in LEF files.  It will be treated as an empty module.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=3.96min, fe_real=21.47min, fe_mem=651.6M) ***

{DETAILMESSAGE}**WARN: (ENCDB-2504):	Cell DFF2 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCFP-3961):	techSite 'dbl_core' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'IO' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'corner' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
Loading preference file SOCPandR/controller_power2.enc.dat/enc.pref.tcl ...
Loading mode file SOCPandR/controller_power2.enc.dat/controller.mode ...


ERROR: 


    while executing
"set_analysis_view -sync_timing"
    ("eval" body line 1)
    invoked from within
"eval "set_analysis_view -sync_timing""
    (procedure "restoreDesign" line 493)



INFO : The design has been initialized into physical-only mode. In this mode,
       you will not have access to any functionality requiring the activation of
       the timing or extraction systems. For additional functionality, you will need
       to either restart the software, or issue a freeDesign command to reset the software.

<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Reset to color id 0 for state_reg_1_ (DFF2) and all their descendants.
Reset to color id 0 for state_reg_3_ (DFF2) and all their descendants.
Reset to color id 0 for state_reg_2_ (DFF2) and all their descendants.
Reset to color id 0 for state_reg_0_ (DFF2) and all their descendants.
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Loading global variable file SOCPandR/controller_power2.enc.dat/controller.globals ...
**WARN: (GLOBAL-100):	Global 'timing_get_pins_of_nets_compatibility' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_multiedge_genclk_support' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_efficient_cppr_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_loop_handling' has become obsolete. It will be removed in the next release.
**WARN: (ENCVL-346):	Module DFF2 is not defined in LEF files.  It will be treated as an empty module.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=3.97min, fe_real=21.48min, fe_mem=652.6M) ***

{DETAILMESSAGE}**WARN: (ENCDB-2504):	Cell DFF2 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCFP-3961):	techSite 'dbl_core' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'IO' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'corner' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
Loading preference file SOCPandR/controller_power2.enc.dat/enc.pref.tcl ...
Loading mode file SOCPandR/controller_power2.enc.dat/controller.mode ...


ERROR: 


    while executing
"set_analysis_view -sync_timing"
    ("eval" body line 1)
    invoked from within
"eval "set_analysis_view -sync_timing""
    (procedure "restoreDesign" line 493)



INFO : The design has been initialized into physical-only mode. In this mode,
       you will not have access to any functionality requiring the activation of
       the timing or extraction systems. For additional functionality, you will need
       to either restart the software, or issue a freeDesign command to reset the software.

<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Reset to color id 0 for state_reg_1_ (DFF2) and all their descendants.
Reset to color id 0 for state_reg_3_ (DFF2) and all their descendants.
Reset to color id 0 for state_reg_2_ (DFF2) and all their descendants.
Reset to color id 0 for state_reg_0_ (DFF2) and all their descendants.
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Loading global variable file SOCPandR/controller_power2.enc.dat/controller.globals ...
**WARN: (GLOBAL-100):	Global 'timing_get_pins_of_nets_compatibility' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_multiedge_genclk_support' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_efficient_cppr_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_loop_handling' has become obsolete. It will be removed in the next release.
**WARN: (ENCVL-346):	Module DFF2 is not defined in LEF files.  It will be treated as an empty module.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=3.98min, fe_real=21.53min, fe_mem=653.6M) ***

{DETAILMESSAGE}**WARN: (ENCDB-2504):	Cell DFF2 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCFP-3961):	techSite 'dbl_core' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'IO' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'corner' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
Loading preference file SOCPandR/controller_power2.enc.dat/enc.pref.tcl ...
Loading mode file SOCPandR/controller_power2.enc.dat/controller.mode ...


ERROR: 


    while executing
"set_analysis_view -sync_timing"
    ("eval" body line 1)
    invoked from within
"eval "set_analysis_view -sync_timing""
    (procedure "restoreDesign" line 493)



INFO : The design has been initialized into physical-only mode. In this mode,
       you will not have access to any functionality requiring the activation of
       the timing or extraction systems. For additional functionality, you will need
       to either restart the software, or issue a freeDesign command to reset the software.

<CMD> set init_verilog controller_struct.v
<CMD> set init_lef_file Lib6710_08.lef
<CMD> set init_mmmc_file mmmc.tcl
<CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1 }
<CMD> set init_gnd_net gnd!
<CMD> set init_pwr_net vdd!
<CMD> init_design
**WARN: (ENCSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
<CMD> setDrawView place
<CMD> setDrawView place
<CMD> setDrawView place
<CMD> addRing -stacked_via_top_layer metal3 -around core -jog_distance 1.5 -threshold 1.5 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 9.9 -spacing 1.8 -offset 1.5

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 667.5M) ***
<CMD> addRing -stacked_via_top_layer metal3 -around core -jog_distance 1.5 -threshold 1.5 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 9.9 -spacing 1.8 -offset 1.5

*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 667.5M) ***
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -snap_wire_center_to_grid Grid -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 99 -stacked_via_top_layer metal3 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 75 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 4 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 667.6M) ***
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -snap_wire_center_to_grid Grid -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 99 -stacked_via_top_layer metal3 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 75 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
**WARN: (ENCPP-170):	The power planner failed to create a wire at (109.20, 18.60) (109.20, 239.40).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (207.60, 18.60) (207.60, 239.40).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (116.40, 6.90) (116.40, 251.10).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (214.80, 6.90) (214.80, 251.10).
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 667.6M) ***
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
**WARN: (ENCSP-9513):	Timing constraint file does not exist
**WARN: (ENCSP-9514):	NonTimingDriven placement will be performed
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=667.6M)" ...
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=143 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=151 #term=385 #term/net=2.55, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=26
stdCell: 143 single + 0 double + 0 multi
Total standard cell length = 0.9885 (mm), area = 0.0273 (mm^2)
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Average module density = 0.739.
Density for the design = 0.739.
       = stdcell_area 421 sites (27283 um^2) / alloc_area 570 sites (36936 um^2).
Pin Density = 0.914.
            = total # of pins 385 / total Instance area 421.
Identified 1 spare or floating instance, with no clusters.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 667.6M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 667.6M
Iteration  3: Total net bbox = 1.021e+00 (8.47e-01 1.74e-01)
              Est.  stn bbox = 1.021e+00 (8.47e-01 1.74e-01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 667.6M
Iteration  4: Total net bbox = 4.470e+03 (2.88e+03 1.59e+03)
              Est.  stn bbox = 4.470e+03 (2.88e+03 1.59e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 667.6M
Iteration  5: Total net bbox = 5.305e+03 (2.78e+03 2.52e+03)
              Est.  stn bbox = 5.305e+03 (2.78e+03 2.52e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 667.6M
Iteration  6: Total net bbox = 7.325e+03 (3.38e+03 3.94e+03)
              Est.  stn bbox = 7.697e+03 (3.59e+03 4.11e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 667.6M
*** cost = 7.325e+03 (3.38e+03 3.94e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=667.6MB) @(0:04:09 - 0:04:09).
move report: preRPlace moves 143 insts, mean move: 53.71 um, max move: 196.69 um
	max move on inst (U182): (48.99, 173.72) --> (218.40, 201.00)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U252' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U155' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U254' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U253' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U151' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U154' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U214' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U126' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U130' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U131' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U170' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U190' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U243' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U207' (Cell INV1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U208' (Cell INV1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U176' (Cell INV1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U183' (Cell INV1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U185' (Cell INV1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U187' (Cell INV1).
Type 'man ENCSP-2020' for more detail.
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.841e+04 = 9.907e+03 H + 8.501e+03 V
wire length = 1.042e+04 = 3.963e+03 H + 6.455e+03 V
Placement tweakage ends.
move report: tweak moves 138 insts, mean move: 53.43 um, max move: 245.40 um
	max move on inst (U166): (122.40, 201.00) --> (196.80, 30.00)
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:00.0)
move report: xdp moves 127 insts, mean move: 49.75 um, max move: 100.80 um
	max move on inst (U224): (148.80, 201.00) --> (177.60, 129.00)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:00.0, real=0:00:00.0, mem=667.6MB) @(0:04:09 - 0:04:09).
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U254' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=667.6MB) @(0:04:09 - 0:04:09).
**ERROR: (ENCSP-2021):	Could not legalize <152> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 97 insts, mean move: 46.75 um, max move: 300.60 um
	max move on inst (U246): (264.00, 129.00) --> (35.40, 201.00)
move report: overall moves 143 insts, mean move: 80.63 um, max move: 249.02 um
	max move on inst (U170): (243.43, 131.21) --> (64.20, 201.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       249.02 um
  inst (U170) with max move: (243.429, 131.211) -> (64.2, 201)
  mean    (X+Y) =        80.63 um
Total instances flipped for WireLenOpt: 46
Total instances moved : 143
*** cpu=0:00:00.1   mem=667.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=667.6MB) @(0:04:09 - 0:04:09).
Total net length = 1.535e+04 (7.456e+03 7.894e+03) (ext = 4.237e+03)
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=667.6M) ***
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
default core: bins with density >  0.75 =  100 % ( 1 / 1 )
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Starting congestion repair ...
*** Starting trialRoute (mem=668.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (318000 258000)
coreBox:    (31200 30000) (288000 228000)

Phase 1a route (0:00:00.0 669.9M):
Est net length = 1.297e+04um = 6.931e+03H + 6.042e+03V
Usage: (33.4%H 56.1%V) = (8.129e+03um 1.970e+04um) = (660 510)
Obstruct: 8 = 0 (0.0%H) + 8 (4.3%V)
Overflow: 48 = 17 (9.24% H) + 31 (17.42% V)
Number obstruct path=2 reroute=0

Phase 1b route (0:00:00.0 672.4M):
Usage: (33.4%H 56.1%V) = (8.141e+03um 1.974e+04um) = (661 510)
Overflow: 44 = 9 (4.93% H) + 35 (19.68% V)

Phase 1c route (0:00:00.0 672.4M):
Usage: (33.4%H 56.2%V) = (8.141e+03um 1.978e+04um) = (661 511)
Overflow: 45 = 9 (4.93% H) + 36 (20.25% V)

Phase 1d route (0:00:00.0 672.4M):
Usage: (33.6%H 56.3%V) = (8.179e+03um 1.954e+04um) = (664 512)
Overflow: 24 = 3 (1.63% H) + 21 (11.87% V)

Phase 1a-1d Overflow: 1.63% H + 11.87% V (0:00:00.0 672.4M)


Phase 1e route (0:00:00.0 673.1M):
Usage: (34.3%H 56.7%V) = (8.377e+03um 1.950e+04um) = (679 515)
Overflow: 14 = 0 (0.00% H) + 14 (7.86% V)

Phase 1f route (0:00:00.0 673.1M):
Usage: (35.3%H 57.0%V) = (8.605e+03um 1.954e+04um) = (698 518)
Overflow: 12 = 0 (0.00% H) + 12 (6.82% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	12	 6.82%
--------------------------------------
  0:	3	 1.63%	44	25.00%
  1:	3	 1.63%	24	13.64%
  2:	6	 3.26%	18	10.23%
  3:	17	 9.24%	21	11.93%
  4:	18	 9.78%	8	 4.55%
  5:	137	74.46%	49	27.84%


Phase 1e-1f Overflow: 0.00% H + 6.82% V (0:00:00.0 673.1M)

Global route (cpu=0.0s real=0.0s 670.6M)


*** After '-updateRemainTrks' operation: 

Usage: (35.3%H 57.0%V) = (8.605e+03um 1.954e+04um) = (698 518)
Overflow: 12 = 0 (0.00% H) + 12 (6.82% V)

Phase 1l Overflow: 0.00% H + 6.82% V (0:00:00.0 673.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	12	 6.82%
--------------------------------------
  0:	3	 1.63%	44	25.00%
  1:	3	 1.63%	24	13.64%
  2:	6	 3.26%	18	10.23%
  3:	17	 9.24%	21	11.93%
  4:	18	 9.78%	8	 4.55%
  5:	137	74.46%	49	27.84%


*** Completed Phase 1 route (0:00:00.0 668.6M) ***


Total length: 1.599e+04um, number of vias: 644
M1(H) length: 7.470e+01um, number of vias: 352
M2(V) length: 8.676e+03um, number of vias: 292
M3(H) length: 7.238e+03um
*** Completed Phase 2 route (0:00:00.0 668.6M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=668.6M) ***
Peak Memory Usage was 668.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=668.6M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 6.818182(V).
Start repairing congestion with level 5.
congAuto 1st round: bin height 4 and width 4
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Iteration  3: Total net bbox = 5.904e+03 (3.41e+03 2.49e+03)
              Est.  stn bbox = 5.904e+03 (3.41e+03 2.49e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 668.6M
Iteration  4: Total net bbox = 7.487e+03 (3.84e+03 3.64e+03)
              Est.  stn bbox = 7.487e+03 (3.84e+03 3.64e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 668.6M
Iteration  5: Total net bbox = 7.494e+03 (3.89e+03 3.61e+03)
              Est.  stn bbox = 7.494e+03 (3.89e+03 3.61e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 668.6M
Iteration  6: Total net bbox = 7.662e+03 (3.92e+03 3.74e+03)
              Est.  stn bbox = 7.662e+03 (3.92e+03 3.74e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 668.6M
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=668.7MB) @(0:04:09 - 0:04:09).
move report: preRPlace moves 142 insts, mean move: 59.28 um, max move: 332.40 um
	max move on inst (U182): (57.60, 201.00) --> (218.40, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.466e+04 = 6.609e+03 H + 8.048e+03 V
wire length = 1.289e+04 = 4.838e+03 H + 8.048e+03 V
Placement tweakage ends.
move report: tweak moves 89 insts, mean move: 17.81 um, max move: 98.40 um
	max move on inst (U222): (100.20, 29.40) --> (198.60, 29.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=668.7MB) @(0:04:09 - 0:04:09).
**ERROR: (ENCSP-2021):	Could not legalize <78> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 126 insts, mean move: 39.62 um, max move: 299.40 um
	max move on inst (U167): (242.40, 29.40) --> (42.60, 129.00)
move report: overall moves 142 insts, mean move: 69.74 um, max move: 343.20 um
	max move on inst (U182): (57.60, 201.00) --> (256.80, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       343.20 um
  inst (U182) with max move: (57.6, 201) -> (256.8, 57)
  mean    (X+Y) =        69.74 um
Total instances flipped for WireLenOpt: 19
Total instances moved : 142
*** cpu=0:00:00.1   mem=668.7M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=668.7MB) @(0:04:09 - 0:04:09).
Total net length = 1.862e+04 (8.188e+03 1.043e+04) (ext = 4.361e+03)
*** Starting trialRoute (mem=668.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (318000 258000)
coreBox:    (31200 30000) (288000 228000)

Phase 1a route (0:00:00.0 670.0M):
Est net length = 1.836e+04um = 8.422e+03H + 9.939e+03V
Usage: (41.1%H 70.7%V) = (1.005e+04um 2.102e+04um) = (812 624)
Obstruct: 8 = 0 (0.0%H) + 8 (4.3%V)
Overflow: 86 = 35 (19.03% H) + 51 (29.08% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 672.5M):
Usage: (41.3%H 71.0%V) = (1.014e+04um 2.108e+04um) = (816 626)
Overflow: 77 = 25 (13.43% H) + 53 (29.99% V)

Phase 1c route (0:00:00.0 672.5M):
Usage: (41.3%H 71.5%V) = (1.014e+04um 2.127e+04um) = (816 631)
Overflow: 78 = 25 (13.43% H) + 53 (30.04% V)

Phase 1d route (0:00:00.0 672.5M):
Usage: (42.0%H 72.4%V) = (1.033e+04um 2.119e+04um) = (830 639)
Overflow: 64 = 16 (8.49% H) + 48 (27.28% V)

Phase 1a-1d Overflow: 8.49% H + 27.28% V (0:00:00.0 672.5M)


Phase 1e route (0:00:00.0 673.1M):
Usage: (43.7%H 75.1%V) = (1.074e+04um 2.170e+04um) = (865 662)
Overflow: 31 = 0 (0.00% H) + 31 (17.42% V)

Phase 1f route (0:00:00.0 673.1M):
Usage: (44.5%H 75.2%V) = (1.096e+04um 2.171e+04um) = (880 663)
Overflow: 26 = 0 (0.00% H) + 26 (14.91% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 1.70%
 -1:	0	 0.00%	22	12.50%
--------------------------------------
  0:	16	 8.70%	70	39.77%
  1:	13	 7.07%	20	11.36%
  2:	14	 7.61%	14	 7.95%
  3:	14	 7.61%	12	 6.82%
  4:	11	 5.98%	13	 7.39%
  5:	116	63.04%	22	12.50%


Phase 1e-1f Overflow: 0.00% H + 14.91% V (0:00:00.0 673.1M)

Global route (cpu=0.0s real=0.0s 670.6M)


*** After '-updateRemainTrks' operation: 

Usage: (44.5%H 75.2%V) = (1.096e+04um 2.171e+04um) = (880 663)
Overflow: 26 = 0 (0.00% H) + 26 (14.91% V)

Phase 1l Overflow: 0.00% H + 14.91% V (0:00:00.0 673.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 1.70%
 -1:	0	 0.00%	22	12.50%
--------------------------------------
  0:	16	 8.70%	70	39.77%
  1:	13	 7.07%	20	11.36%
  2:	14	 7.61%	14	 7.95%
  3:	14	 7.61%	12	 6.82%
  4:	11	 5.98%	13	 7.39%
  5:	116	63.04%	22	12.50%


*** Completed Phase 1 route (0:00:00.0 668.7M) ***


Total length: 2.091e+04um, number of vias: 722
M1(H) length: 6.330e+01um, number of vias: 353
M2(V) length: 1.193e+04um, number of vias: 369
M3(H) length: 8.921e+03um
*** Completed Phase 2 route (0:00:00.0 668.7M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=668.7M) ***
Peak Memory Usage was 668.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=668.7M) ***

congAuto2 2nd round: bin height 2 and width 2
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Iteration  4: Total net bbox = 7.462e+03 (3.75e+03 3.71e+03)
              Est.  stn bbox = 7.462e+03 (3.75e+03 3.71e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 668.7M
Iteration  5: Total net bbox = 7.480e+03 (3.83e+03 3.65e+03)
              Est.  stn bbox = 7.480e+03 (3.83e+03 3.65e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 668.7M
Iteration  6: Total net bbox = 7.736e+03 (3.90e+03 3.84e+03)
              Est.  stn bbox = 7.736e+03 (3.90e+03 3.84e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 668.7M
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=668.7MB) @(0:04:09 - 0:04:09).
move report: preRPlace moves 143 insts, mean move: 58.04 um, max move: 334.80 um
	max move on inst (U182): (55.20, 201.00) --> (218.40, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.547e+04 = 6.514e+03 H + 8.959e+03 V
wire length = 1.393e+04 = 4.972e+03 H + 8.959e+03 V
Placement tweakage ends.
move report: tweak moves 86 insts, mean move: 15.95 um, max move: 78.45 um
	max move on inst (U235): (120.00, 201.00) --> (198.45, 201.00)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=668.7MB) @(0:04:09 - 0:04:09).
**ERROR: (ENCSP-2021):	Could not legalize <77> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 125 insts, mean move: 40.66 um, max move: 309.00 um
	max move on inst (U254): (247.20, 29.40) --> (37.80, 129.00)
move report: overall moves 142 insts, mean move: 65.22 um, max move: 345.60 um
	max move on inst (U182): (55.20, 201.00) --> (256.80, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       345.60 um
  inst (U182) with max move: (55.2, 201) -> (256.8, 57)
  mean    (X+Y) =        65.22 um
Total instances flipped for WireLenOpt: 14
Total instances moved : 142
*** cpu=0:00:00.1   mem=668.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=668.7MB) @(0:04:09 - 0:04:09).
Total net length = 1.903e+04 (8.665e+03 1.037e+04) (ext = 4.428e+03)
*** Starting trialRoute (mem=668.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (318000 258000)
coreBox:    (31200 30000) (288000 228000)

Phase 1a route (0:00:00.0 670.0M):
Est net length = 1.860e+04um = 8.802e+03H + 9.795e+03V
Usage: (43.2%H 71.5%V) = (1.053e+04um 2.121e+04um) = (854 629)
Obstruct: 8 = 0 (0.0%H) + 8 (4.3%V)
Overflow: 82 = 31 (16.60% H) + 52 (29.30% V)

Phase 1b route (0:00:00.0 672.5M):
Usage: (43.2%H 71.7%V) = (1.056e+04um 2.127e+04um) = (854 631)
Overflow: 79 = 25 (13.76% H) + 53 (30.33% V)

Phase 1c route (0:00:00.0 672.5M):
Usage: (43.1%H 71.8%V) = (1.055e+04um 2.130e+04um) = (853 632)
Overflow: 76 = 22 (12.13% H) + 53 (30.35% V)

Phase 1d route (0:00:00.0 672.5M):
Usage: (43.8%H 73.3%V) = (1.074e+04um 2.141e+04um) = (867 645)
Overflow: 56 = 7 (4.03% H) + 48 (27.45% V)

Phase 1a-1d Overflow: 4.03% H + 27.45% V (0:00:00.0 672.5M)


Phase 1e route (0:00:00.0 673.1M):
Usage: (44.2%H 73.9%V) = (1.087e+04um 2.135e+04um) = (874 650)
Overflow: 34 = 1 (0.54% H) + 33 (18.75% V)

Phase 1f route (0:00:00.0 673.1M):
Usage: (45.8%H 73.8%V) = (1.126e+04um 2.122e+04um) = (906 649)
Overflow: 23 = 0 (0.00% H) + 23 (13.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	23	13.07%
--------------------------------------
  0:	19	10.33%	74	42.05%
  1:	20	10.87%	17	 9.66%
  2:	14	 7.61%	12	 6.82%
  3:	11	 5.98%	13	 7.39%
  4:	10	 5.43%	12	 6.82%
  5:	110	59.78%	25	14.20%


Phase 1e-1f Overflow: 0.00% H + 13.07% V (0:00:00.0 673.1M)

Global route (cpu=0.0s real=0.0s 670.6M)


*** After '-updateRemainTrks' operation: 

Usage: (45.8%H 73.8%V) = (1.126e+04um 2.122e+04um) = (906 649)
Overflow: 23 = 0 (0.00% H) + 23 (13.07% V)

Phase 1l Overflow: 0.00% H + 13.07% V (0:00:00.0 673.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	23	13.07%
--------------------------------------
  0:	19	10.33%	74	42.05%
  1:	20	10.87%	17	 9.66%
  2:	14	 7.61%	12	 6.82%
  3:	11	 5.98%	13	 7.39%
  4:	10	 5.43%	12	 6.82%
  5:	110	59.78%	25	14.20%


*** Completed Phase 1 route (0:00:00.0 668.7M) ***


Total length: 2.105e+04um, number of vias: 719
M1(H) length: 6.570e+01um, number of vias: 354
M2(V) length: 1.170e+04um, number of vias: 365
M3(H) length: 9.278e+03um
*** Completed Phase 2 route (0:00:00.0 668.7M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=668.7M) ***
Peak Memory Usage was 668.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=668.7M) ***

End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 668.7M **
<CMD> setDrawView place
<CMD> panCenter 140.654 107.169
<CMD> panCenter 150.672 110.612
<CMD> zoomBox 324.938 148.718 310.660 133.519
<CMD> panCenter 110.274 109.957
<CMD> panCenter 89.818 126.023
<CMD> panCenter 37.074 131.008
<CMD> panCenter 86.603 136.637
<CMD> panCenter 129.378 163.492
<CMD> panCenter 186.947 80.999
<CMD> panCenter 149.641 151.271
<CMD> panCenter 182.446 88.075
<CMD> panCenter 160.577 141.624
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix controller_preCTS -outDir timingReports
**ERROR: (ENCOPT-6029):	Timing Library is not loaded yet
**ERROR: (ENCSYT-16):	<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -reportOnly -pathReports -drvReports -slackReports -numPaths 50 -prefix controller -outDir timingReports
**ERROR: (ENCOPT-6029):	Timing Library is not loaded yet
**ERROR: (ENCSYT-16):	<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 50 -prefix controller_postRoute -outDir timingReports
**ERROR: (ENCOPT-6029):	Timing Library is not loaded yet
**ERROR: (ENCSYT-16):	Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'controller' of instances=143 and nets=159 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 677.012M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix controller_preCTS -outDir timingReports
**ERROR: (ENCOPT-6029):	Timing Library is not loaded yet
**ERROR: (ENCSYT-16):	<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix controller_preCTS -outDir timingReports
**ERROR: (ENCOPT-6029):	Timing Library is not loaded yet
**ERROR: (ENCSYT-16):	**WARN: (ENCOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
**WARN: (ENCOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
<CMD> clockDesign -specFile {} -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 677.2M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

**ERROR: (ENCCK-2006):	You must specify a file name for -specFile!
  clockDesign
    [-specFile {filename1 filename2 ...}]
    [-genSpecOnly filename]
    [-outDir dirname]
    [-clk clockname]
    [-macromodel filename]
    [-check]
    [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
    [-noDeleteClockTree]
    [-postCTSsdcFile filename]
    [-incrPostCTSsdcFile filename]
    [-pulsedLatch]
    [-honorSDCDontTouch]
    [-preserveAssertion]
    [-skipTimeDesign]
    [-noSkipTimeDesign]
  
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 677.4M **
<CMD> checkDesign -io -netlist -physicalLibrary -powerGround -tieHilo -timingLibrary -spef -floorplan -place -outdir checkDesign
Creating directory checkDesign.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Begin checking placement ... (start mem=677.5M, init mem=677.5M)
Out of Core Area:	59
Row Orientation Violation:	40
Overlapping with other instance:	98
*info: Placed = 143
*info: Unplaced = 0
Placement Density:73.86%(27283/36936)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=677.5M)
############################################################################
# Encounter Netlist Design Rule Check
# Tue Nov 18 15:38:29 2014

############################################################################
Design: controller

------ Design Summary:
Total Standard Cell Number   (cells) : 143
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 27282.60
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 143
Number of Nets                 : 159
Average number of Pins per Net : 2.47
Maximum number of Pins in Net  : 8

------ I/O Port summary

Number of Primary I/O Ports    : 27
Number of Input Ports          : 9
Number of Output Ports         : 18
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 1
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 26

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 2
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 5
Number of Output Floating nets (No FanOut)     : 6
Number of High Fanout nets (>50)               : 0
Checking routing tracks.....
Checking other grids.....
Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Std. cells not on core-row grid = 45
Checking IO Pins.....
Floating/Unconnected IO Pins = 1 
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Ptn Pins .....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/controller.main.htm.ascii.
<CMD> report_clocks 
<CMD> report_clocks 
<CMD> clockDesign -specFile {} -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 680.5M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

**ERROR: (ENCCK-2006):	You must specify a file name for -specFile!
  clockDesign
    [-specFile {filename1 filename2 ...}]
    [-genSpecOnly filename]
    [-outDir dirname]
    [-clk clockname]
    [-macromodel filename]
    [-check]
    [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
    [-noDeleteClockTree]
    [-postCTSsdcFile filename]
    [-incrPostCTSsdcFile filename]
    [-pulsedLatch]
    [-honorSDCDontTouch]
    [-preserveAssertion]
    [-skipTimeDesign]
    [-noSkipTimeDesign]
  
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 680.5M **
<CMD> cleanupSpecifyClockTree
<CMD> clockDesign -specFile {} -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 680.5M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

**ERROR: (ENCCK-2006):	You must specify a file name for -specFile!
  clockDesign
    [-specFile {filename1 filename2 ...}]
    [-genSpecOnly filename]
    [-outDir dirname]
    [-clk clockname]
    [-macromodel filename]
    [-check]
    [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
    [-noDeleteClockTree]
    [-postCTSsdcFile filename]
    [-incrPostCTSsdcFile filename]
    [-pulsedLatch]
    [-honorSDCDontTouch]
    [-preserveAssertion]
    [-skipTimeDesign]
    [-noSkipTimeDesign]
  
**clockDesign ... cpu = 0:00:00, real = 0:00:01, mem = 680.5M **
<CMD> clockDesign -specFile {} -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 680.5M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

**ERROR: (ENCCK-2006):	You must specify a file name for -specFile!
  clockDesign
    [-specFile {filename1 filename2 ...}]
    [-genSpecOnly filename]
    [-outDir dirname]
    [-clk clockname]
    [-macromodel filename]
    [-check]
    [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
    [-noDeleteClockTree]
    [-postCTSsdcFile filename]
    [-incrPostCTSsdcFile filename]
    [-pulsedLatch]
    [-honorSDCDontTouch]
    [-preserveAssertion]
    [-skipTimeDesign]
    [-noSkipTimeDesign]
  
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 680.5M **
<CMD> zoomBox 143.695 128.314 -12.298 266.295
<CMD> zoomSelected
<CMD> zoomSelected
<CMD> zoomSelected
<CMD> fit
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Reset to color id 0 for state_reg_1_ (DFF2) and all their descendants.
Reset to color id 0 for state_reg_3_ (DFF2) and all their descendants.
Reset to color id 0 for state_reg_2_ (DFF2) and all their descendants.
Reset to color id 0 for state_reg_0_ (DFF2) and all their descendants.
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Loading global variable file SOCPandR/controller_power2.enc.dat/controller.globals ...
**WARN: (GLOBAL-100):	Global 'timing_get_pins_of_nets_compatibility' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_multiedge_genclk_support' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_efficient_cppr_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_loop_handling' has become obsolete. It will be removed in the next release.
**WARN: (ENCVL-346):	Module DFF2 is not defined in LEF files.  It will be treated as an empty module.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=5.24min, fe_real=28.25min, fe_mem=665.8M) ***

{DETAILMESSAGE}**WARN: (ENCDB-2504):	Cell DFF2 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCFP-3961):	techSite 'dbl_core' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'IO' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'corner' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
Loading preference file SOCPandR/controller_power2.enc.dat/enc.pref.tcl ...
Loading mode file SOCPandR/controller_power2.enc.dat/controller.mode ...


ERROR: 


    while executing
"set_analysis_view -sync_timing"
    ("eval" body line 1)
    invoked from within
"eval "set_analysis_view -sync_timing""
    (procedure "restoreDesign" line 493)



INFO : The design has been initialized into physical-only mode. In this mode,
       you will not have access to any functionality requiring the activation of
       the timing or extraction systems. For additional functionality, you will need
       to either restart the software, or issue a freeDesign command to reset the software.

<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Reset to color id 0 for state_reg_1_ (DFF2) and all their descendants.
Reset to color id 0 for state_reg_3_ (DFF2) and all their descendants.
Reset to color id 0 for state_reg_2_ (DFF2) and all their descendants.
Reset to color id 0 for state_reg_0_ (DFF2) and all their descendants.
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Loading global variable file SOCPandR/controller_power2.enc.dat/controller.globals ...
**WARN: (GLOBAL-100):	Global 'timing_get_pins_of_nets_compatibility' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_multiedge_genclk_support' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_efficient_cppr_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_loop_handling' has become obsolete. It will be removed in the next release.
**WARN: (ENCVL-346):	Module DFF2 is not defined in LEF files.  It will be treated as an empty module.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=5.25min, fe_real=28.27min, fe_mem=666.0M) ***

{DETAILMESSAGE}**WARN: (ENCDB-2504):	Cell DFF2 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCFP-3961):	techSite 'dbl_core' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'IO' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'corner' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
Loading preference file SOCPandR/controller_power2.enc.dat/enc.pref.tcl ...
Loading mode file SOCPandR/controller_power2.enc.dat/controller.mode ...


ERROR: 


    while executing
"set_analysis_view -sync_timing"
    ("eval" body line 1)
    invoked from within
"eval "set_analysis_view -sync_timing""
    (procedure "restoreDesign" line 493)



INFO : The design has been initialized into physical-only mode. In this mode,
       you will not have access to any functionality requiring the activation of
       the timing or extraction systems. For additional functionality, you will need
       to either restart the software, or issue a freeDesign command to reset the software.

**WARN: (ENCOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
**WARN: (ENCOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.

*** Memory Usage v#1 (Current mem = 680.316M, initial mem = 140.191M) ***
--- Ending "Encounter" (totcpu=0:05:19, real=0:28:37, mem=680.3M) ---
