-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Fri Aug  2 15:10:14 2019
-- Host        : ULRICHHABEL6701 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               F:/TE0712-02-100-2C3/TE0712-02-100-2C3.srcs/sources_1/bd/mcu/ip/mcu_LVDS_rst_delay_inv_0/mcu_LVDS_rst_delay_inv_0_sim_netlist.vhdl
-- Design      : mcu_LVDS_rst_delay_inv_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tfgg484-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
PkyhyBb59EPgq8kANKUgNUvJSxwVgcYTKLlfXroHeM6zPnPHm+ATuJPY2OmCojZnDY2A6SHiMUmx
ylnsx6jVAA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
XgKClVpS+h3z22aTgNZepCZW5Yffl4m6nNLRjY88G0b6Og6dF7wA3of30X3Vr2BKX5GVSe+jeu6a
q3D7Qa0T3sEnO1qnWdbom/P31G6nS7/pQCPaLh+suxznQX2imRfhfTkmY1B9wExxZtZBbss2GPfs
EFGX8a+efiUiZLAKaSE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
LYMHL9qwz9VPPAbHAyLFK1YM6t0YBJUbhdak6y3IQta7KscLfLakFo9QXv7rXKj3R5WEjx6Vg+9K
QUgoa/uCYy+n2t004DDpVeDamNuGIrJU3WXV9mo6tEi21Rm+kIG+CFgVuqLY9JSjwI3dhmEqYYtS
wC2GIO6hKaV0keq1ldvsRFBu71kLY+jczboTe6EddpUktWp3UM/RqnrSfHPMlZWhHp1k3YC0SDq9
gvcPn9DB3vIjXgn+xRbyzZOt/j+s8RfjF446i2RalkF5p/den9o/OMG5jmv4rZKHj9S1V3Z2UuL1
c2fxe26sNIvZ7tpz8RHVWRMloPfcPVakam2zhg==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BACIRg239ZSAZHpsLobWk7IZyWSAM1rsaZq5LesIgnba07iijhvT5s8WIOIIgHZs1XEDKelSnU1J
+5cyEbU9WgPZsja6FQEw6J0GuN3L/1QyrvmNIJKsNXINx7R+xaY/n0uby2eFsFE9luplvdOyrCEw
eK82BghXwPdasTT1ZUgKiycyGYtNsp5ZaPIWXI9ezN9oHowcWp7Mn6v2jrdDl4lzJuoHgqRtkZvG
7GqevJFheGfXkRPuQGkNK2Pk6XN9woSB1a9C+FUsQBM5MlIE7zrBQAjONIQj/nd82Hlp1H4PRxBW
1mmFP7PskMeNR2hH5xwkvg4Q3IfYBlw8gdzneg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vUWbACu3JL9XeVH21XChN1bLnACIM0U/dLRQNf2LGaDFNW9CL0o3SY9pOtV226o71+9Eal6i7P4l
ht62RU2AHTweJsgWkXtQBI0/jHIw4/gxbBebNbqZM6m3qjEE5blPsuzJ1njoX2JWCJElO3p9FfRu
uHpC+4hYoccdFayGku3vk1gwz9lLJ4FcYG9mi1vLIY+tzs0o83THQ8dLrg50Rr/r2n0Xf4hxWe4U
tJ6iUOYBQUYjeOwNQOOxfjv5PKfLIgGA2WC8sJb2GFe9MkTDoMAo40nBLK0Y8+klDIJTyx079Bx0
wdRg2JxUF3+TGlXW98+2/iWy94H1CPEVRm18FQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VX8rVAT0l4oniSvb1X0sblwaqcWh2XE0oCAZbC0SVv8fCy8dLmmtqBzFq3w2V/7nyMmJzWKNP/yV
0GW7ICEfrGaBejU3VpwaHA69xE56Y/8NSHGlZOhr390/5/UqELcFOknZEPJXMLpeKjUn2ijACn/u
O0myDIvGFiUyRGWWYKM=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dlKAt52rb1rebbUvCxUw/pmWR03F+be3vApC1VuekYTvk7BFt7xopdHrqsvoU8rgaCBc2wuCudx5
nUcu7bKEyHKFc6bcbp6J84c2uG0ZckyqBn/OHRMbmq4Vbar8C3ERI2YmcbL0Q0fBLzMosVarF9eM
+c6VfE9hA5lx9qpwFJhgk5v/yx6kjgu+kEnG+xsdWrpKrj8LIxxh6gkrPOn+jQtKQSX3o7q35Rcv
W3vWLRYdH+pHsfJqCdT0wL4oBTLa7ozdsufX9l6UDgT4ECxLf7R1TtNj7XA1jaaefThL0F1AUCjF
5WuhMqBOotpDZUmvB91yVtbXLMm0r85tK9b/iA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dehQyx/cl6yJjgJYvnihIdc9KDPloVreovIy0u3uyH5BMjr6Tz7gef0Ds3S2TziRtiZ88GzTfKbn
BqmsCT8dcIXgCqI1YvKj6/CxxHQAapx5h4Bka4yixvACC1wk6PV+xR77K7OkVW5buuf/5KvP61nI
DpILGeiVJub2FBqFqFRaPgkEhSXzXuku9aigycqYYMJ1wH+bFl3gKc4I5fSktZ6wbHeR/SbNp7re
afHE9RZYWY0SxK+XQ3RkjGxcwa4OFo9S8MVCKoOgiPyK45fXvkGaDuja5g1qY8hfsAkwvfUaTQWZ
wduQkueIctgtR83JT+nOK4mFBmvE7u54HAqgbQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kVHKu6/locn3vFXm95yfu9HVa0I9DW69IR+ql+Pvm9lYBJ08p8ELCqF9yvJqm38lFM3UCzQsLqFG
MpJO1zTrboN3KxhLkc/aXlj+kRisvlczvzC6DlDtvDwHnHt8X/EjW94irZSHGyeUIo58cp/+ATv4
TFobgWLrzmU/2mvSKqsT01844hkppW63DHdxU3FzPIST+eRLZDradY+ux856aaeGQVQn1oHHpiOg
gdliT5WAIt+Uc7Bb/U63mSAoUiz37jpzXPNOvwgeSof/0GGZr/HtHdg5loGuUyBXvmmSCyAaT7/L
yCDw/sXd9n4WLnZf1TYdmhjz8gf0wYsX2vX+Ig==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 9552)
`protect data_block
3Y9hmBMt5NLZSsmVd0094oIP1WaRB6BxDV9br7vGIzIF5dcEY72/Z2VmHhIjsabWG+u5lsDNjF+E
Kv8dEXF5K+Y+wK2n1S3Xc1xQLkiQH3OvjnOQP3cJ6bwXvwNz9XyyIHSHt93652sTSk5eF8nj+q0J
DEJjoNrX/1WnUOgw32ceYjFxsZjoOZ1gai4h4QntNSPWzRhfqPVx6g6Ub0XyBn+Q/5MG6Ap38r12
zsJCqYyUZzCmhF9Zg16XU7Vv5pqzzPqoCW8ltxtEgkj47e1/WKNDSXdalSSXe28nd5AqKZNVzrfi
gtxPjbW+fwHZo6Gt7+mduFKDZnb1nI9pLQ8v747Y7pPIjo5L36dPh8pJsQOWAxY0iPDXjB6jZbmo
j1S/yh96P5yMnEwQ3gTq3QQw12eyvdKzjyNRG8WRtlC5juy9Um7NFX4fCjvfjOxDsLgIohx0eyOs
dK1elcLtio5CaAAjFecE8VjBhl6fYZyCl7o2Ha9pFcbTvQqkuqqcY9EWcxmhLEEmr6S/arv1A+FZ
aohDqR4mqxu2bWnec7oEpOEDImuENfD2xz04P3vucYrL87ctQWNe0FNZX0ST8BZWD1pNuZMUT2bd
zYgEwZKnN9vACJ9Ovol3gV1w1FK/O7I5vavdKFsbK+tfBPTiIjRRqXWHpZtFKinQuRQQPiuUUlOM
ipVEZWM7A3nnqu2SujfD3/2i6r2HazKNNmLnEvSvJgEWzB/Cd2HAKGNOkSJkOmODEOSXcZrM5ZUC
xceyscIx5QJWpto8tYKUxs4J98GKzKTmxFjdQqjxualZEGIIxXDJE1sFVN19O7FKTf9x6xb1V43W
IUZlgkLL8D2bW7xlabSw9WlCF082PukiRE+Ea8wb5QncnbXRJMGV5ODY9w6RuFTTvdWh0gXYDU85
MOCexyQ0MUH8tje69k3hbsX7s+WxhLtat9xMSLMRznpXtpyvHe8Ui52bQRlYHKVFhhOt1C6rpGA1
g1XsHu1iiUoBCoBncSEheWeb/KY1zXeW8XnmeHiODbzHtoyWdMDLb0QwPanR7s8GHwDm4RsWlP9E
dVlfhOx2/pd9S9s/3z3sa1KpoROIx3q3sSnLH3tMnTVCczlFw0gHVD+7tuQ/3q3vBLQhSNx7l+cJ
qFA6ZLUseliE2zC32Ss8/Po21tgxC2LUib7JiaIheD8f4mttOjHtOXMsizo+MHO1B737Fl9MVT2G
iSuH39A1za5i5eukZmiT0Q+lz4gIwQZ654S5UPXWd7yC5ckX/55L609w6q+A2Vxs7WINpQj6B4cl
i+0t/fDrdbqO+tB23aFBl4t9v+hpgcCin9D4QqevRqzWLxn4ul/qj1d3R4VDKBNqwA1AV7YBu6x+
6EH6zEGd91FZI68WkWEANi18fuq6gO/z6Lz7Kc3XexUqoE04tdZ87jVpsDWZmlpnwYO6ZEqO2Jvp
dZk1RVuu5AvAImU4HVvwkg2aMqyxZO5ER4vsbQx/wFdDL587LHekUkdUFfN+eLgdS02bGGbACLyt
LhNEH31TxybCkyq1YSfH2GL2OcmDeL6+2ndBbHTbBY3qoiSc+b7Qj2XggToaewuykukiDPIUbmEA
Pi8u2num6qC5h9x0fXMJJfLZUlQtiVzGirO3mzeGxPkD/ya2IdTGscxRZzAV693D/pI+L2KNx/+E
MqzFjfEzoVomRO2omQPJdK2byFMDf7h9vD80qhnlMpSJyFpSaRNyk+PkOAsHLlrSkNARUPPnmfxU
IFiDvFJl1r0gVEDAkWMY2PhfUZffygq6nReHKwRdT42V52WHX+DRRw7JEieXeSHWXdn/slDCdane
LV4OcdPOTAerc3oyt7wXa7VbDdXHeRdY+0/yHhP8+98orVyft234YP9yd1HD4rz2ls2CFaMMe4MS
Fhf1H4CxeDqkiPtCf1QkRFQAlkCU8Qd96uelhBVNotSj+FhrKFA66l19kMt6r75yYf3x7e+sE/ux
jceAxLLujIBygGM6yYA/qMTOwz4TXipZCupzVPWje1PEG9JHkRRtI8PWZ/T4ipUJ4HUDLcjPBP5Y
Z4DfC2vB4PC4x3oB4efbO7Xg0NGW6NbU8cQPMbbVg0IMc6N0Ak5Q0VpwsxTIhvyz6tapbuZL/UFo
TP4fRa0evv5+8M8CqpfU60A6gR6Dpe2M6OgYHVual4UKwpgow6FEOY+XgdmGL9QT7ZJhLZ9e6GY2
vzFa9wZyOIuK0dO9nCCZyTWdWdJLb9wKrR4WJKUDeZqJoXwNYOQnITnGFagG+o1FxtGsS98aynWn
mKLj4a/Zw57FmCMCBXEZS/wVBogiPG9pHJqFtMiDaLCzEURTSZ5Fbjq8nHPVH+Q0rsLJare8TnW+
628aGn4CciEHGhNadDBq85bqmpITdfhbuK/8xdAzhlGx7nVN53uSbjsL4CyKRGslULMqqQjiN9TW
I3/NEbxomP2Y+kctzo9NLr+evMimnT45KzlQuz87o2szYM2U8z4iQfbbAJy/drfZ/jrIDXuFpKI/
hwB2RvRPiRdxgFQiSRup/eUXCUpTz6dxA5QAEGdsbNhaNxO0Bxi/CB0KDi6cOdvsdD0KkhEqGbQw
3oRhmM0M/XJ2OgbsrBsq2rBar5ZJuty0aXQl69bBlNB4aa1DlgO94EwHwpMHsEYL3P/mpZIpx6dM
abxLzcby73vgRMonnEMfePEdopoN1Fdtf6lg2P+kxGmieFycbtt+vCaJxlODWLomxQ5xqAX6k5El
YJErcWEK89wPU+VqBGruUxXDjlbwC2FYRQq0BdUyIktxd3+cIv1tuxGMu9ZYLYm/qnUOAq11P0ON
04MuzSL2/K4ZahIGdos1MfBdnDejwi+6HGkIlDv4asgk+w/uk9iMKLLIjUfCcVvdDcmaa33nM/S3
uZsffPyLh4kftRAFYq0gH2xgVi3XI/1UBsdhE9BBGUhjvAnvJUiSIgwkjGrtIZcDKSZoj/xVrNkS
eY4H0HsuxSzyubqdaH/vnDG5dJ5vZZfN19WMajkH4VN8tlGMHePV3dI7306R+Zs2pa2A9t9vyJJV
jI0nqEdyL09JumlTGa4RCYk2l1u6+F+Obb7cXkEw1UJjeesSAfsyiEqr0fz+Q90GElR/1MIVCKpY
fqup6ryB3o5LuYMxhYhr7tQG6D+DGpHm4egC8y+JN+n2oxbOA9shrVxRy6nonOhajHFnqwKN7etD
sC8herQWqT9osRpnSr1tdfKCMwNJO0TDoXa78wtQw6gqpk2XwQ/9qD2aTXFvvUCLpsMjD4QjK+iC
xdJel5UpZkjR+KoGC6mwJV1Jd09BgUNLWNq1jJTu47WOWaWk/OOb36EVhUx7DHZM776scVn5W9uG
ANqSMftyU/3jRVUOv9iPrPy4BCNlwFDj1wnQQQamgLBM4jkCeDNtaeJWG7Xm3346a4dNUcj2L/h5
kZ1wgOa+bd9wg+1MB9u0FBEpz5wV/cqmAxBoiqyc0gtbMbiO65djoNMgSfNzmSNooQouPuM7jPnd
/uAUgr+RBSGhZIXmahC1aWuBC1fz1NG03ahuQQa8GEVjJHRMLOooS7MnkUO6tmo1VAQRfppPH7a2
U1waJ4RMCFFy3M7BVjiRwmGXzrFgNbtqvXf9W9eDepG0hxM5oBlVEaJlHAVkWw7px4Wr/AkhNn1c
BOEM4A6teJ5F9WYSJ27TJC48faGaER7lGUGYw5EOUeiUwNT5TvUeJznPvJVDyG5p2l7qE8ZWpDjX
q3+rvTzuvmWmJKnXKjvTCiQHYIFVeGbL60xj3ix3xByIzNRGhQDWDtSubK/OUGgo0r7Gq9e4FzSG
MAKwF4p9GDojhtqZSz55VbHezvHc0bCSyNkV2xsUAWIxIf7F+Raby6dipYT6TPehabzvYFjvG58j
pDjUHRL38fXboizjaxNGwjweKUcPDik2IOFOA5x4rbb5QDcA+a5Ia1unY6nrBxX80t4O5CXxu6vL
IKaJe/pMsDpGYZ+d+KhxU0x+/oQHMyfPmYohyI2v8aoaoCOp3nGo4a6RmVhSknZTeEP6A+edne1T
iiqP6faBzq2NgCS/9vV0HOPEizdBQsTUW4YOYKvYGP0Tk9+Z3l4C1xSpdMi24sepxFafwfW40fB0
KLvIdcTDrv6gQVQXhFr+Nw+Zh0QyeTYxY14TrhFzQVUtdQb3LzWsSljuNz2FaXg6G9HpIkDAEyWD
ggYXP5sVRhEA0CzeKOfmjLo2FzUolsjlNR6doA/0/Hi2klUBAi7Va9u0qcIWGmh6lzUj6B/4cwsa
01AYz+05y3XLGDyr8Y1PX3/+YQih/C0C3vU3b8R8oZlB5agFmpyjHnHaHMAZMDJlLnnEIQhVnvgU
UXoSXQvg3DwkuHE0zjj2i2+9P6mbZQ/x9BQ8o53SRKBiMX6foglb0vvPP/0zyGSp1ZMa50YgK6hk
Pf+GKuiHbqnwGRTo/DxOeWq1xrphts52MgpXYOE0FHx3U+x1x+oElu3JRGeB6qzuGi2uMl/EchC4
+thdfAw/fMn/ByH0liYPggkbQMzKs7ZgYPDMYjTBHItXq8ehmBDb1XMcUTRD0OeyNi0TKh0mzuAI
v5EuZ3J+LmnG8W9rnm59KwzBW9/oPDzqqNIaTAKzpxAmwrdULcwwP7MZJOEfx98h3vv01dWZCDQw
6xrIDjsS1EtUXU6CbmqCK1m9WLuvmYuzn5d0F0cXtL/fcoxthoVf2GJ9PX0A6HvdmzzOqCHaJift
xvCTLbGPoM6W583TBlKj2m8tNHiHy1zo6JGj5ZE5Z8saj8zRwx6dFq6nyQk2+OGYDhB4w5idplcD
T0WomoR+a8lga0t4okdb+rc+LfiMoTzgkHSyAhZZvZBDuYmk5zzyOqXXjCiwa49Cy8PCQdolXnWZ
xKqSZqpiolj7l2KHuypfG7JumyErhfeiEalNdnzl/NTLVydncHO+F1xa0Szpe2MsEmRUKYaTC+Ni
kfvJLfeKTJfrEcZxNSkBXlV/zEdX7zNlKc8/iyo9rHofQUCJMEyRCR6sdAgoMgq+ArokAQ1r9v+z
WGBA8tGhVZ0hPrWLtVJo2yWKFx3j1L9AryFoROhamBGQNrrn7/4B7/BTX5Eg9LPDcAQbPj5vW+c5
ghJ+cP2QdNYbvRzpgZp3lU3avrLj4UeYy2yFuAS6PP1J9/gOopWe8A8Hp6CAvOanevvnPoQkj2Vq
/mxXvqXpG4jzPX8bnx4honkoGLsj2ilGYvDHEmBlXdXoDdLMyZPa3vb0kwUSXCQjW0KvaoLIVUN9
FwUXBs/K5TvAAfl3dJkmXgozq3FmIOGor5TY0kdga55864oIFH/3DXQdJyBsv5ezmcg7/4o7fjxA
DDEwOpSslv+jBWTeH3nd7MHqhzmYx9b65D9j0BAONoegFnNGVLTSN0amR1JeOxVg01TJfQvYvubC
8MeLhFeuQibIxHTNcRsYdsI11Tw0Ry4wRHQdSuwUjp+p3AW5kcxJaPvQkVJBvBHP61zypRrESzyg
R121yRvr+rtDInOnsY9PKmOUfRUH2YQvUSMccdTlgdD9p3B5VUNTE+tcPu2vy2ijFOToYTtQuEdq
pMnIizrww7Ukf+jLlu131cPV18EB+4WWQ+UItssq5HiQaV93wPu8shwl9SgsIuDbcadQ+5D3PD+K
TRD8Ety0+H2CZQpZGFgSEzYOIEP4OvBcARzJ0Wi8aGJTEZ3+1hTwMA1tEh1a9Eb9tPA7DBEvuCQD
AJP1RyYRME891c7Ek/mCHWneZNvu299755SygEjsilA42XXS/khFR8ZOPs3cXweRkDSTXU7gd2RK
LXJC7p8knP6L8jxIneesqxzpmqqZmt/TiOXIk9WvMN2uoqQNbN3509gEuXCgvRs8+9u0e1DsNQR2
BtfxBZbg7nPxDgc5iE3pkzRnmN7ElgP7fImFoJO1OXC70jtj7RwXV/f6ovA3/qFMwfDjPfyQzKUE
ODVqQSCufHlJS8ZTqDV1cyTfIgZkHt9EzAw13AmKU+Lg2OlhtktWKn8P49YgCIB/gljgm58+4h4D
hYkMlEn6tM2CJg3X4HwtIdob+hjf7+ew+IGXn+Qw+IS+u+AnnhZNl9QJP/IqYzzcMc6V8TOjUiHk
8X8tre427s/C84yHsKK+yiYPZHCHuMtAZfpKXtNOipJ3stjeSiuae367N+c2/CZ+ZZ25flOyvlg3
bDSh+mL15y6WklqslJiAsdfKr+Um7E0vUzqp9/W8zaRe/Za0i5wI33q7Jw5FRLxxkY8IexzCI7Le
YqUPu15XMw3MbP2q84l8qZRKveqS7ljQu+6cU8cBRIZVAVvJ7hLvV3dIWFRbOoy+I4qmMICvYXCc
PS4t/pF7vaiwXErSfqSNAThXm6nw8049mi2O93phPQ26Jcm6GmRBtifFqvy1k8Jz7g6o8by4tf1R
1vYGbbRTLw0fu7RiVMd9xSUVO7I+BmKvd8xfASazRY0rK28/+pUcCnLs0/o05yUaTxMPPA4Zu7xv
YmX6Aw3PpBSwVZu6IV4RDzx1QKMW1UEH4PBEYIvOlUD8Xd3dl1nFvfVB9dFOBMYMIGZwIyzCgnWC
UaTqTaFh2gFeaB6S9rUOvdoL85NYAFINk9Gh8HkaaTBNtmBuOeAvWpg6lCJL4juhbyfzYWZ3Rksm
stEfd1EEnmRrU8lLn9o59+uWbXtWDoWRf9smHO8N7lbg7SU1VVmcS1Q6rhLk8Vvn1FkMXr8Nni/N
6ju66ZZk+ZpLpPybkuy3KMS8fPFyK8zKLdPoAQsKGDdAlpSvAj6QAoGoz3R0aaTkVRjjdK+St8X8
zmroQAipsnslZAzeTZqzo/LhVplEt+sRNp7EBY03fQPxR1BJu/o93bUnV0CSLhZYEEwcVP80uLjD
yTo1ylV9nfhyTY4k9qM5pwpouJISFAuCGjMBD4KKBsBsPT0oehkm2F24a76pV0i/I8HxXk2ZzrLe
l0H3t/Mzs+uhqJS0DlToelGvtWnwI1D+lXTXiochXY+E3oyryszuHfmTOi+awQm7754NHqU53YTa
aViQy3NqLzZz5QvR7HZ9QXmLN7zIhXTfybgvvte3VJDDv0i3XFfV9oz2H7OkcVOYNgUg3SueKN7v
OhpLdxin66GuT2d9WiKanOQdD+TIoPDwSf70cevxxbfsR3wPB8MSEnubvaEP2AkC6f0lSXeOe7yJ
PoNsuDEtUZHH0m/AgjrbLbS4bwwpz0ZSxIOkeEk7xpcv4thA3QM1LGn4aYqdVP97ODu9Gjlq2uz0
0HX8T30afuKmoqV0ET66x4/hFXp+ulJycV5YVxB8T6vAYH3T+TObuaevVStfpC1t+xqc0xiDrhtM
2RCqbeAgUYT46sTP9cjwhzweLw0uR78yTWEeB5WW4O9kNgTQmprvp/T3AbiJM/q5UWLdXDr0Q5ix
ScgN2l9UX2earUTR7+NMC3sYu5fzNtkyuimwb6Q87iBzwJ6IuQ+HPKV41leDsJKInPL8KmuSqkyJ
ogTR5krCkbYFTsNvL/rBUNICKLMtOjOwdqD4y7YNA7Lo9HE60Mrz3RheXbV7DFMHiX1tOqWfvKhp
49hkA07Z3OrkP9VTxtIrblHI8t/5fDMvB+omYkD7a5wLdxYNUmPUpWTk5j8zCRyshw9jfxqfAl4s
YfVJ+b/TKrdUWAfjra9oXgHRZgVsCdy2RQ/hbKMMaC96x2Hyn1Jn80IJqUQW3iNfnCB3UHzt+jgA
dss+zmq+xykuoHeHWjSoQ8iyZ4ppr5s24zhuRQSbVZT/Y/LX7PaR7c+sGwz1AOJU+7sXTA6tS/YF
D33+IVgngx6kmFJSusLC4T5u3Kqa8TGmVfuZDBGNKkmZsDh65M120yE6V4ynB/hZO4zk7DQyO5Gx
IJuvdXkvsKV0IZyy1kVRDqFU0UGES1ijLndwBohcsgyigp/dsYxDCtL/LdmDH2bUbRASlHXQDDcx
3ISU1wvdn4UVmo8AOGkEhhy6IpOKH7vGOcJfA63PdHbBPn/X0Z9nSP6e8iI6D9r26UwYXswrl8Hi
T/0JEBu+hFHAAkGBYuVHizfw406p/CY/H5jetm6GitVCXo7hBYQRWz6aBP4iuUvn6/WIEq1pkqdW
qxIVz3nDz6QnorZXHKywUE8RXcY8xeOVfPVke6IkI2CN1Wl37vESpmAFBdCDMc2J5oG1gHzPnaBA
+yof3Nt3iUE5rOCLVZKbeHOGNICmhZWx4aGLpQCG59yD30erV1WePjOam+APutQMd69oV4fiSe0q
2edDW3WFvsxD/Fof0LsJnr9P9RkhDOWlbkv52260JdOiXKh8f+lsOrazYIMF/FkFeyrIU6C9PwSO
LSDei81OiWu8aYBNA1Ck8NXWxd+HFfyAEqp/ly7672bpOPBT58h4JVEdowCYiybh6VoMRDnfVSSE
4IxaadJc1wujYMXE3Ftl08qYxalOGRN3fMYu6wlV+fSM5EAxgQ/+GDn6/Ri/UzFck+hA8dhZV6NY
XOjZgbFBvGpAw/OagBEUnldDaGrxfH1TG76w+3De/rjBqQwMs9zNsFlpCeYqaeNkpO/Jm/22ChVs
rEholUyXKizpHAgDr9fNSJKSOC0yeguMBfjO/gpwSCV5Zks2i5YIrYdHGeBLJ529qXise29uBtVC
3mejJe56zZ2rBBj6kYDi5H/kJT/wkN3sXHkcjhlaET7jRmhqxdyfnCbcAgrqX2r4gDveL9JFS+JQ
VC/K/2fP9wABZO66O0WcLDx+LVtInQ2uKJcGOybhn3muIbTdAFdA1fdd5soOsGl++TY3lVcmXg8W
Hohw7+hpHVEwjr6T+WFvWmUrlv3cdbSpJaKbUWbWSdn99ISGvEM9bsF0ZxAt49nk5Qvi3YXwBCEP
+dikouSdUwV+vPJ/+P5oR+Dl9IHXkoV9K6x5UMc1XR6pRgV1vnhaiuVEOdwJ/6AKHHreGN7QLJeL
7RTpGseC2hkXHch6pSe/mPn6kamUyViymogxKKpWYz+xOQQ0BFXHaseqdEs3kAD7oI0rkOFNuz0k
mfocc0at8q5Q2451z5H57Em/N2WE5b2gsY2S4UDLZ2fa4fm0CFbHYBx9FqmOjz0Tf3gbV/Ed7B8E
vPT98pYOpb3vtxLst9Jckr6vCLpj3zUCceULDsyXm8dFTuiQIydVa9vFHwyIJikwhSH3PwmFCeHw
MDMXp/Uze2GLxYo5Ww+JML6atmE3jq9p7jT2WF5KOCocXITMdeogCcP8r+YyS0G+UxpKS6FWdIJV
1iLv9QPUp2yL+a0OV8BFyRA6Pa3Ixi+perM9Ytls1m8xMWwyesiBimVzgUEmUyoqebNvhbb0m4Uj
dzm6G6wNV6sDatFTnX0sJNtX+IsUM+A8DaE+MCUu9dRY7IdlBdEBBX6VxPYzHyomWibJMWoxNwEf
a2x2tQ5pyxIgLKS1cSqEmUap0L73+cWXP3aVbKUk6xKJm3t9XvElUl4GNV/4Okd0ZBf41RjVEgsd
n6CDTLAsnVtvgn+X/0SWdzSroja8VzqTxigLy5q20ifGTPSV5eUoNPZrkV3zcALnbPjpiuczc9LZ
bK6nKVSALJmZQeIpEL0VPhX7db5FVi+Paz4Q6VAsEQo/zSGZdzFqg8kK6TYKvrwULygOBNEvic2e
aJ8NOSyJJjaadnZfkuQ2nNPI2AhVMTKXy4FEnV4LpsUsI9um5qxdDoBqZ1EtOlF7cnGZMm+CbmvJ
Pn3bWQETX/4dJLJArdmRTvwjjzkEnkrzbRp6+fvxXAJVjZ6ylbdTcQ7JsIqI+oXV1hcH+I6cifKr
u7suyqMZlIZpKq+EFCgioBhvnIKESEYnCqxLpavhyIWwlY4YjCvkOLDaWL2o57kL2EbPBvQc7er8
pE9Zj2FTNUEYRRBd3bJjy+1ucF1JwKmAO7Q7nEbA/vR78PYfEu3LxEBprytYdR1PkPZUdQUoR5aM
yz5ZNZG9gcxp1T862g+Qu+JSiQuHunZvWqqOgGNWoNYTWFGuUJSVLzmp5+FcD1FSZBIMAaF/+7Td
RsHr6+hjJ1mhgfF0kPSus3+QsmtD1+5oQtBv7DutKbtp6YAJGr8K2aCbN8uT7yogzcfkRHJ7pO0g
mwMpQmED6xLwgejf3EZ9JliQvACBr1HY7ma5yujrOZpmn9EGmTC25qCH3lpaXzOM9duPd+n32HPY
e3GBXdFtvVV/fu6H/AOMkCkJxks+sOWjjrEcJanarS5HYCTy2LP9PAiQJiHp1hM+6PW3BsGR8I0M
4ztahqeruGmUnC04xNcYcWcTG5u3I/tWAneixbnMRvINv3Sb36yI14mh8DJmPtzAqPlYuqdEYfjK
Vr5sn55hSdM6J5w7uEPOwisPdziCIikXhmYqj/9gt35cQle/LksP75WdNEF3fghLey7fMQYkvh/+
s7MYkm56HwEeDT3rOkBAAZgRPMGagKPKjOpT+nyNRM4JpowQ35T8sMR/1Vt/aji20//tWO+Q5jvr
Hr1YckqHIuVSznrZs8UwtN+CwWqFxzhWGRqy1q9XQ1Dp7v63++NcUR/r5oYgjNDfgBtoI0bDLQAN
Suu3M4EoOX2pZQAgvDpcsFlVicTksrTkxXbqIwTVVIAQ4Xrkud/CQqWo2tuuzc9hP6h4UMK1VECI
JvlP7jspM5tPNiFuLNXXEyaycBDj5WCYJf/PT2Wd6wTg8zpYKYc2EcwyN0F2xbRllRcgw+F9/dRa
p92nev3MXdwX5ALdyxgwPgwKu/RLtQgV7o8kLsVWLp54HyB09Sq7eW/+EVKsTsp3evb1+nuK5u3X
W+qFvjjzomtQnA8j3wTRYMQuCk4zwnGynFd8TaumzB0zRPRVDi2IcVwSDvl/iaG13LlIxQM7yl5f
Mi/Pqcks/Rg8cr5ZT4dVInJTaIgAalaszGIUtODjiAC64pNcehHtM89/vmmjm6pchnzDw4gnumaG
6gzSOghonXMimY/RXeZF/wzKu/IPbuqOU7GuXsLc5GRYVgt8CIanozBBNBanpJcWz4j9hr8Gr/aZ
pNV3BvHfqANppWSpz07yCdE9mozmv5+ocL6CQlE7BFaNlHte9b4vrgWAMNH77HPC5fXBbDl4QhPJ
pHL9H0judNNfnfEt2MA60SBJUEuogDZUb12DS8+wTKWqAMSBEWKhY9oYfeLlBchhpLTkyeVGRYoI
xmNTubQHZbo9laY9ox1f2fSn2mt5pTT9bsQrV5LHpG3EWSkK3/N0jv8fjuKKCp4iyh13njxANzFZ
hgGNkO7ik9ZDIJt+FZQstUcwvYN2UwK8LMfM4oe1w0rX/FmaN4ZkEAVIR2cyuNOI7W1zKoZzc2He
S6/ULJyt8daS+WRp86pQZyoY00IUm9S+GFS49pZa53DzAahpdvJRxg42bVvLc0dccY93y0Amkaym
mg/KISvFdxbER2P/NSy2VlKLbYF00yij3HkKb46eG3/dZhsU4cIgvo6dl+Os11mI8VeF8YWteNZE
8qPL8ldaezHuQCzHJV0T+gHp4HJTYs9vK9+5mEScrVcjanGzxaFj3fCXMdCaD5wFBrF7s5FB0k9i
DV4u1u55rPWq2gqOhKdrxwW+t88dBgfX5Y1pckRYJE/hBtyZB/53sk5WYIMrOc5tZ5l2zQm3YWQs
7A0cwCa05RYG8F17/HGuj/tuiEC4akdtWrgVBJ0MBAbWLDMeONK/BlCcwO/4ETShoSUa36iE5plX
6P+4jV7QGg8AGtWNklNBozVvu2G/mI1zN55HXTg5u8V9ua/qK/swu6h1yE13uziB5tt0+0md7L7P
k/4avz7lFwAiulE+HgL9BHq2DDpaONmPHMsyDRnzQsvA4AesziTBZ53KCmgJ+/Q63UoIDsnaOpF4
6nCYrKiLqTiqmmdNpUmSq4vy2pTd4pwfc0Wjhpwem6d/Jsnmn1cndCaLIbNgpY8CSwfAyVWHLBd0
zP3QaZpRQtBRJEmGHaP+/oWPGsCeEexKq4KBgRmoDWWws8LThQJL+vK3+t/H3QHW9SdSy2bhkdJQ
hI/YqTQmAeIkzJjCIdRrzciuMhimMqwd5LawnPvonel/t3kdFpeCk+jy/Gv+DsNxjy71Ney15txp
FT3Y2XHoemGbCctuYPRZLKG/l5tQlaOeJ11/vRWY2Yik2d3qdId1ptOpbqp2q3pVGTu7QzXH1bfH
eQYDPshf5kVa1R7P8vn13XGDuOqsnwQ9+nytj7Mg8onlGXCKeZAyNJ0w5bOVZGdGmmh7VqeLhKm3
vT/FT13Z3sgiEUrYp7nIs0byGr3mbkfEp5qZUBrc0zSJ+u+WY6UFhNh41nKRpY4MDArUqQdnje5C
TrzZ9K6oII2O+RopqeNXzwRjdeWfxXqWZPovZowkYjOH8cHghA0vH3P/732XfTBs2wWY1OOWet91
7jCXM5c8l/UtElAnBvhMMdQ5pjvJkdVEPy1hDlY7UF43fc/nt4I/dMOsk3aYt+y/H3doDORPGO0G
fWKlez9JaRM8kLxYzdJ//uPsYAEApyGxaGwTl8+OdyJUKpVmrBzmrbNRZ0omF49BLeqChPWd3uJE
nZIFCobJ5lywCUucV9KSarpPaQ03KZi1maZXgvaX9LKKVCDkWdAaYqn+bweAiNDFhhgC5cuZ7/v2
8vKcPRl60ND5ZV6spbQfCjFqVyDUSjWumBKYBqpnz3JLYweHISmwHHEUfIY14s6A6qIa1fu5Jwj/
gosTj1eIwr0905Iwz2KkSXRZOzDtlajULd8+DsedqnCy0Oreg7M9WLWxG31pBrhcaSH+56wCkyKy
LX1EcHA1bNxgPgV6YFO/7aAJg+YqpgBFODgR9PLN55WX
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 is
  port (
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    B : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    ADD : in STD_LOGIC;
    C_IN : in STD_LOGIC;
    CE : in STD_LOGIC;
    BYPASS : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    C_OUT : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is "0";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 1;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 1;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is "1";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 1;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 1;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 1;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is "c_addsub_v12_0_12";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 : entity is "yes";
end mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12;

architecture STRUCTURE of mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_AINIT_VAL of xst_addsub : label is "0";
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_SCLR of xst_addsub : label is 0;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET of xst_addsub : label is 1;
  attribute C_IMPLEMENTATION of xst_addsub : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 1;
  attribute C_SINIT_VAL of xst_addsub : label is "0";
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "artix7";
  attribute c_a_type of xst_addsub : label is 1;
  attribute c_a_width of xst_addsub : label is 1;
  attribute c_add_mode of xst_addsub : label is 0;
  attribute c_b_constant of xst_addsub : label is 1;
  attribute c_b_type of xst_addsub : label is 1;
  attribute c_b_value of xst_addsub : label is "1";
  attribute c_b_width of xst_addsub : label is 1;
  attribute c_bypass_low of xst_addsub : label is 0;
  attribute c_has_bypass of xst_addsub : label is 0;
  attribute c_has_c_in of xst_addsub : label is 0;
  attribute c_has_c_out of xst_addsub : label is 0;
  attribute c_latency of xst_addsub : label is 1;
  attribute c_out_width of xst_addsub : label is 1;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
  C_OUT <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xst_addsub: entity work.mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12_viv
     port map (
      A(0) => A(0),
      ADD => '0',
      B(0) => '0',
      BYPASS => '0',
      CE => '0',
      CLK => CLK,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(0) => S(0),
      SCLR => '0',
      SINIT => '0',
      SSET => SSET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mcu_LVDS_rst_delay_inv_0 is
  port (
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    SSET : in STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of mcu_LVDS_rst_delay_inv_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mcu_LVDS_rst_delay_inv_0 : entity is "mcu_LVDS_rst_delay_inv_0,c_addsub_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mcu_LVDS_rst_delay_inv_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of mcu_LVDS_rst_delay_inv_0 : entity is "c_addsub_v12_0_12,Vivado 2018.3";
end mcu_LVDS_rst_delay_inv_0;

architecture STRUCTURE of mcu_LVDS_rst_delay_inv_0 is
  signal NLW_U0_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of U0 : label is "0";
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of U0 : label is 1;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of U0 : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of U0 : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of U0 : label is 1;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of U0 : label is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute c_a_type : integer;
  attribute c_a_type of U0 : label is 1;
  attribute c_a_width : integer;
  attribute c_a_width of U0 : label is 1;
  attribute c_add_mode : integer;
  attribute c_add_mode of U0 : label is 0;
  attribute c_b_constant : integer;
  attribute c_b_constant of U0 : label is 1;
  attribute c_b_type : integer;
  attribute c_b_type of U0 : label is 1;
  attribute c_b_value : string;
  attribute c_b_value of U0 : label is "1";
  attribute c_b_width : integer;
  attribute c_b_width of U0 : label is 1;
  attribute c_bypass_low : integer;
  attribute c_bypass_low of U0 : label is 0;
  attribute c_has_bypass : integer;
  attribute c_has_bypass of U0 : label is 0;
  attribute c_has_c_in : integer;
  attribute c_has_c_in of U0 : label is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 1;
  attribute c_out_width : integer;
  attribute c_out_width of U0 : label is 1;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0, CLK_DOMAIN mcu_mig_7series_0_0_ui_clk, INSERT_VIP 0";
  attribute x_interface_info of SSET : signal is "xilinx.com:signal:data:1.0 sset_intf DATA";
  attribute x_interface_parameter of SSET : signal is "XIL_INTERFACENAME sset_intf, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value FALSE}}}} DATA_WIDTH 1}, POLARITY ACTIVE_HIGH";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 1}";
  attribute x_interface_info of S : signal is "xilinx.com:signal:data:1.0 s_intf DATA";
  attribute x_interface_parameter of S : signal is "XIL_INTERFACENAME s_intf, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value FALSE}}}} DATA_WIDTH 1}";
begin
U0: entity work.mcu_LVDS_rst_delay_inv_0_c_addsub_v12_0_12
     port map (
      A(0) => A(0),
      ADD => '1',
      B(0) => '0',
      BYPASS => '0',
      CE => '1',
      CLK => CLK,
      C_IN => '0',
      C_OUT => NLW_U0_C_OUT_UNCONNECTED,
      S(0) => S(0),
      SCLR => '0',
      SINIT => '0',
      SSET => SSET
    );
end STRUCTURE;
