<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8" />
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<title>Rajath Ramana</title>

<link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700&display=swap" rel="stylesheet">

<style>
:root {
  --bg: #f7f8fb;
  --card: #ffffff;
  --text: #0f172a;
  --muted: #64748b;
  --accent: #f59e0b;
  --blue: #2563eb;
  --line: #e5e7eb;
}

* { box-sizing: border-box; }

body {
  margin: 0;
  font-family: 'Inter', sans-serif;
  background: var(--bg);
  color: var(--text);
  line-height: 1.65;
}

/* ---------- NAVBAR ---------- */
nav {
  position: sticky;
  top: 0;
  background: rgba(255,255,255,0.85);
  backdrop-filter: blur(10px);
  padding: 16px 40px;
  display: flex;
  justify-content: space-between;
  align-items: center;
  z-index: 100;
}

nav .logo {
  font-weight: 700;
  font-size: 20px;
  color: var(--accent);
}

nav a {
  margin-left: 24px;
  text-decoration: none;
  color: var(--muted);
  font-weight: 500;
}

nav a:hover { color: var(--text); }

/* ---------- SECTIONS ---------- */
.section {
  max-width: 1100px;
  margin: auto;
  padding: 96px 32px;
}

h1 {
  font-size: 56px;
  font-weight: 700;
}

h2 {
  font-size: 32px;
  margin-bottom: 40px;
}

h3 {
  margin: 0;
}

.card {
  background: var(--card);
  border-radius: 20px;
  padding: 32px;
  box-shadow: 0 20px 50px rgba(0,0,0,0.06);
}

/* ---------- HERO ---------- */
.hero {
  min-height: 90vh;
  display: flex;
  align-items: center;
  background: radial-gradient(circle at top, #1f2937, #020617);
  color: white;
  text-align: center;
}

.hero p {
  color: #cbd5f5;
  font-size: 20px;
}

.hero .buttons a {
  display: inline-block;
  margin: 20px 10px 0;
  padding: 14px 30px;
  border-radius: 999px;
  background: white;
  color: black;
  text-decoration: none;
  font-weight: 500;
}

/* ---------- ABOUT ---------- */
.about {
  display: grid;
  grid-template-columns: 1fr 1fr;
  gap: 56px;
  align-items: center;
}

.about img {
  width: 100%;
  border-radius: 28px;
}

/* ---------- METRICS ---------- */
.metrics {
  display: flex;
  gap: 48px;
  margin-top: 32px;
}

.metric strong {
  font-size: 28px;
  color: var(--accent);
}

/* ---------- TIMELINE ---------- */
.timeline {
  position: relative;
  margin-top: 48px;
}

.timeline::before {
  content: "";
  position: absolute;
  left: 50%;
  top: 0;
  bottom: 0;
  width: 2px;
  background: var(--line);
}

.timeline-item {
  display: flex;
  margin-bottom: 72px;
}

.timeline-item.left { justify-content: flex-start; }
.timeline-item.right { justify-content: flex-end; }

.timeline-card {
  width: 44%;
  position: relative;
}

.badge {
  display: inline-block;
  padding: 6px 14px;
  border-radius: 999px;
  background: #fff7ed;
  color: var(--accent);
  font-size: 14px;
  font-weight: 500;
  margin-bottom: 10px;
}

/* ---------- SKILLS ---------- */
.skills {
  display: grid;
  grid-template-columns: repeat(auto-fit,minmax(260px,1fr));
  gap: 32px;
}

/* ---------- CONTACT ---------- */
.contact {
  text-align: center;
}

.contact a {
  display: inline-block;
  margin-top: 16px;
  padding: 14px 36px;
  background: var(--accent);
  color: white;
  border-radius: 999px;
  text-decoration: none;
}

/* ---------- FOOTER ---------- */
footer {
  text-align: center;
  padding: 32px;
  color: var(--muted);
}
</style>
</head>

<body>

<nav>
  <div class="logo">Rajath</div>
  <div>
    <a href="#about">About</a>
    <a href="#experience">Experience</a>
    <a href="#education">Education</a>
    <a href="#projects">Projects</a>
    <a href="#skills">Skills</a>
    <a href="#contact">Contact</a>
  </div>
</nav>

<!-- HERO -->
<section class="hero">
  <div class="section">
    <h1>Hi, Iâ€™m Rajath ðŸ‘‹</h1>
    <p>RTL Design Â· SoC Microarchitecture Â· ASIC & Hardware Acceleration</p>
    <div class="buttons">
      <a href="assets/resume.pdf">View Resume</a>
      <a href="#contact">Get in Touch</a>
    </div>
  </div>
</section>

<!-- ABOUT -->
<section id="about" class="section">
  <div class="about">
    <div>
      <h2>My Journey</h2>
      <p>
        Iâ€™m an RTL Design Engineer with industry experience building and optimizing SoC IPs
        for high-volume mobile silicon. My work spans microarchitecture, RTL implementation,
        and system-level integration, with a strong focus on performance, power, and correctness.
      </p>
      <p>
        At Qualcomm, Iâ€™ve worked on production IPs that ship in real devicesâ€”designing complex
        RTL blocks, resolving CDC and integration issues, and optimizing PPA trade-offs under
        real tape-out constraints. I enjoy working close to the hardware, where architectural
        decisions directly translate into silicon behavior.
      </p>
      <div class="metrics">
        <div class="metric">
          <strong>2+</strong><br>Years Industry Experience
        </div>
        <div class="metric">
          <strong>3</strong><br>Production IPs
        </div>
        <div class="metric">
          <strong>50+</strong><br>SoC Cores Touched
        </div>
      </div>
    </div>
    <img src="assets/profile.jpg" alt="Rajath Ramana">
  </div>
</section>

<!-- EXPERIENCE -->
<section id="experience" class="section">
  <h2>Professional Experience</h2>

  <div class="timeline">

    <div class="timeline-item left">
      <div class="timeline-card card">
        <span class="badge">Jul 2023 â€“ Aug 2025</span>
        <h3>RTL Design Engineer â€” Qualcomm</h3>
        <p>
          Led RTL design of CMSR and TCSR IPs used in high-volume mobile SoCs. Architected centralized
          fuse distribution logic eliminating ~60K retention flops, automated SoC integration using
          Python and Tcl, resolved CDC and lint issues across 50+ cores, and executed post-code-freeze
          ECOs in coordination with DV and PD teams.
        </p>
      </div>
    </div>

    <div class="timeline-item right">
      <div class="timeline-card card">
        <span class="badge">Jan 2023 â€“ Jun 2023</span>
        <h3>RTL Design Intern â€” Qualcomm</h3>
        <p>
          Assisted in RTL development and verification of SoC IP blocks, gained hands-on exposure to
          synthesis, CDC analysis, linting, and ECO flows while collaborating with senior designers
          on production silicon.
        </p>
      </div>
    </div>

  </div>
</section>

<!-- SKILLS -->
<section id="skills" class="section">
  <h2>Expertise</h2>
  <div class="skills">
    <div class="card">RTL Design Â· ASIC Â· SoC Â· CDC/RDC Â· FPGA</div>
    <div class="card">Verilog Â· SystemVerilog Â· C/C++ Â· Python Â· CUDA</div>
    <div class="card">VCS Â· Verdi Â· Vivado Â· SpyGlass Â· Linux</div>
  </div>
</section>

<!-- CONTACT -->
<section id="contact" class="section contact">
  <h2>Letâ€™s Connect</h2>
  <p>Open to ASIC, RTL design, and hardware acceleration opportunities.</p>
  <a href="mailto:rajathramana23@gmail.com">Email Me</a>
</section>

<footer>
  Â© 2026 Rajath Ramana
</footer>

</body>
</html>
