

================================================================
== Vitis HLS Report for 'matmul_1_Loop_VITIS_LOOP_112_1_proc'
================================================================
* Date:           Thu Oct  2 22:22:36 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      783|      783|  3.132 us|  3.132 us|  783|  783|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.08>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%o_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %o_vec" [kernel_MatMul.cpp:112]   --->   Operation 15 'read' 'o_vec_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %o_vec_read, i32 2, i32 63" [kernel_MatMul.cpp:112]   --->   Operation 16 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i62 %trunc_ln" [kernel_MatMul.cpp:112]   --->   Operation 17 'sext' 'sext_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln112" [kernel_MatMul.cpp:112]   --->   Operation 18 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem1_addr"   --->   Operation 19 'muxlogic' 'muxLogicAXIMAddr_to_empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty = muxlogic i64 768"   --->   Operation 20 'muxlogic' 'muxLogicAXIMBurst_to_empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.08ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_MatMul.cpp:112]   --->   Operation 21 'writereq' 'empty' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln112 = call void @matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1, i32 %gmem1, i62 %trunc_ln, i32 %res_stream" [kernel_MatMul.cpp:112]   --->   Operation 22 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.28>
ST_3 : Operation 23 [1/2] (1.28ns)   --->   "%call_ln112 = call void @matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1, i32 %gmem1, i62 %trunc_ln, i32 %res_stream" [kernel_MatMul.cpp:112]   --->   Operation 23 'call' 'call_ln112' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_190 = muxlogic"   --->   Operation 24 'muxlogic' 'muxLogicAXIMCE_to_empty_190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [11/11] (1.08ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 25 'writeresp' 'empty_190' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 26 [10/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 26 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 27 [9/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 27 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 28 [8/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 28 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 29 [7/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 29 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 30 [6/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 30 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 31 [5/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 31 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 32 [4/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 32 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 33 [3/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 33 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 34 [2/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 34 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.58>
ST_14 : Operation 35 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %o_vec, i1 1, void @p_str"   --->   Operation 35 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_stream, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_54, void @empty_53, void @empty_107, i32 16, i32 16, i32 16, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 38 [1/11] (0.58ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 38 'writeresp' 'empty_190' <Predicate = true> <Delay = 0.58> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.082ns
The critical path consists of the following:
	wire read operation ('o_vec_read', kernel_MatMul.cpp:112) on port 'o_vec' (kernel_MatMul.cpp:112) [7]  (0.000 ns)
	'getelementptr' operation 32 bit ('gmem1_addr', kernel_MatMul.cpp:112) [10]  (0.000 ns)
	'muxlogic' operation 1 bit ('muxLogicAXIMAddr_to_empty') [11]  (0.000 ns)
	bus request operation ('empty', kernel_MatMul.cpp:112) on port 'gmem1' (kernel_MatMul.cpp:112) [13]  (1.082 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 1.284ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', kernel_MatMul.cpp:112) to 'matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1' [14]  (1.284 ns)

 <State 4>: 1.082ns
The critical path consists of the following:
	'muxlogic' operation 1 bit ('muxLogicAXIMCE_to_empty_190') [15]  (0.000 ns)
	bus response operation ('empty_190', kernel_MatMul.cpp:116) on port 'gmem1' (kernel_MatMul.cpp:116) [16]  (1.082 ns)

 <State 5>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_190', kernel_MatMul.cpp:116) on port 'gmem1' (kernel_MatMul.cpp:116) [16]  (2.920 ns)

 <State 6>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_190', kernel_MatMul.cpp:116) on port 'gmem1' (kernel_MatMul.cpp:116) [16]  (2.920 ns)

 <State 7>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_190', kernel_MatMul.cpp:116) on port 'gmem1' (kernel_MatMul.cpp:116) [16]  (2.920 ns)

 <State 8>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_190', kernel_MatMul.cpp:116) on port 'gmem1' (kernel_MatMul.cpp:116) [16]  (2.920 ns)

 <State 9>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_190', kernel_MatMul.cpp:116) on port 'gmem1' (kernel_MatMul.cpp:116) [16]  (2.920 ns)

 <State 10>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_190', kernel_MatMul.cpp:116) on port 'gmem1' (kernel_MatMul.cpp:116) [16]  (2.920 ns)

 <State 11>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_190', kernel_MatMul.cpp:116) on port 'gmem1' (kernel_MatMul.cpp:116) [16]  (2.920 ns)

 <State 12>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_190', kernel_MatMul.cpp:116) on port 'gmem1' (kernel_MatMul.cpp:116) [16]  (2.920 ns)

 <State 13>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_190', kernel_MatMul.cpp:116) on port 'gmem1' (kernel_MatMul.cpp:116) [16]  (2.920 ns)

 <State 14>: 0.586ns
The critical path consists of the following:
	bus response operation ('empty_190', kernel_MatMul.cpp:116) on port 'gmem1' (kernel_MatMul.cpp:116) [16]  (0.586 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
