Loading db file '/s/synopsys-2012_06_27/@sys/G-2012.06/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2012_06_27/@sys/G-2012.06/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt1p05v25c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'reg_128x32b_3r_3w'.
Information: Building the design 'flop_32b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux_128x32b_to_1x32b'. (HDL-193)
Warning:  ../../../src/verilog/rtl/sgpr/build/mux_128x32b_to_1x32b.v:10: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 9 in file
	'../../../src/verilog/rtl/sgpr/build/mux_128x32b_to_1x32b.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'decoder_param' instantiated from design 'reg_128x32b_3r_3w' with
	the parameters "7,128". (HDL-193)
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  ../../../src/verilog/rtl/common/build/decoder_param.v:16: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'flop_en'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'flop'. (HDL-193)

Inferred memory devices in process
	in routine flop line 10 in file
		'../../../src/verilog/rtl/common/build/flop.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
