{"Source Block": ["hdl/library/axi_dmac/request_arb.v@227:237@HdlIdDef", "wire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [C_ID_WIDTH-1:0] dest_request_id;\nwire [C_ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [C_DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire dest_fifo_repacked_valid;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@230:240", "\nwire [C_ID_WIDTH-1:0] dest_request_id;\nwire [C_ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [C_DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire dest_fifo_repacked_valid;\nwire dest_fifo_repacked_ready;\nwire [C_DMA_DATA_WIDTH_DEST-1:0] dest_fifo_repacked_data;\nwire dest_fifo_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@253:263", "wire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire src_ready;\nwire [C_DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire src_fifo_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@222:232", "wire [C_BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\nwire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [C_ID_WIDTH-1:0] dest_request_id;\nwire [C_ID_WIDTH-1:0] dest_response_id;\n"], ["hdl/library/axi_dmac/request_arb.v@224:234", "\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [C_ID_WIDTH-1:0] dest_request_id;\nwire [C_ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@252:262", "wire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire src_ready;\nwire [C_DMA_DATA_WIDTH_SRC-1:0] src_data;\n"], ["hdl/library/axi_dmac/request_arb.v@249:259", "wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n\n"], ["hdl/library/axi_dmac/request_arb.v@221:231", "wire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [C_BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\nwire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [C_ID_WIDTH-1:0] dest_request_id;\n"], ["hdl/library/axi_dmac/request_arb.v@268:278", "wire [DMA_DATA_WIDTH-1:0] src_fifo_repacked_data;\nwire src_fifo_empty;\n\nwire fifo_empty;\n\nwire response_dest_valid;\nwire response_dest_ready = 1'b1;\nwire [1:0] response_dest_resp;\nwire response_dest_resp_eot;\n\n/* Unused for now\n"], ["hdl/library/axi_dmac/request_arb.v@226:236", "wire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [C_ID_WIDTH-1:0] dest_request_id;\nwire [C_ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [C_DMA_DATA_WIDTH_DEST-1:0] dest_data;\n"], ["hdl/library/axi_dmac/request_arb.v@223:233", "wire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [C_ID_WIDTH-1:0] dest_request_id;\nwire [C_ID_WIDTH-1:0] dest_response_id;\n\n"], ["hdl/library/axi_dmac/request_arb.v@229:239", "wire dest_response_resp_eot;\n\nwire [C_ID_WIDTH-1:0] dest_request_id;\nwire [C_ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [C_DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire dest_fifo_repacked_valid;\nwire dest_fifo_repacked_ready;\nwire [C_DMA_DATA_WIDTH_DEST-1:0] dest_fifo_repacked_data;\n"], ["hdl/library/axi_dmac/request_arb.v@231:241", "wire [C_ID_WIDTH-1:0] dest_request_id;\nwire [C_ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [C_DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire dest_fifo_repacked_valid;\nwire dest_fifo_repacked_ready;\nwire [C_DMA_DATA_WIDTH_DEST-1:0] dest_fifo_repacked_data;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\n"], ["hdl/library/axi_dmac/request_arb.v@220:230", "wire [DMA_ADDR_WIDTH_DEST-1:0] dest_req_address;\nwire [BEATS_PER_BURST_WIDTH_DEST-1:0] dest_req_last_burst_length;\nwire [C_BYTES_PER_BEAT_WIDTH_DEST-1:0] dest_req_last_beat_bytes;\nwire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\n"]], "Diff Content": {"Delete": [[232, "wire [C_ID_WIDTH-1:0] dest_response_id;\n"]], "Add": [[232, "wire [ID_WIDTH-1:0] dest_request_id;\n"], [232, "wire [ID_WIDTH-1:0] dest_response_id;\n"]]}}