{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744500360903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744500360908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 19:26:00 2025 " "Processing started: Sat Apr 12 19:26:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744500360908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500360908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Lab8 -c DE1_SoC_Lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Lab8 -c DE1_SoC_Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500360908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744500361433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744500361433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "high_pass_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file high_pass_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 high_pass_filter-rtl " "Found design unit 1: high_pass_filter-rtl" {  } { { "high_pass_filter.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/high_pass_filter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500368399 ""} { "Info" "ISGN_ENTITY_NAME" "1 high_pass_filter " "Found entity 1: high_pass_filter" {  } { { "high_pass_filter.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/high_pass_filter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500368399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500368399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 low_pass_filter-rtl " "Found design unit 1: low_pass_filter-rtl" {  } { { "low_pass_filter.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/low_pass_filter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500368402 ""} { "Info" "ISGN_ENTITY_NAME" "1 low_pass_filter " "Found entity 1: low_pass_filter" {  } { { "low_pass_filter.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/low_pass_filter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500368402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500368402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-SYN " "Found design unit 1: multiplier-SYN" {  } { { "multiplier.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/multiplier.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500368404 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/multiplier.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500368404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500368404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filter_tb-sim " "Found design unit 1: filter_tb-sim" {  } { { "filters_tb.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/filters_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500368405 ""} { "Info" "ISGN_ENTITY_NAME" "1 filter_tb " "Found entity 1: filter_tb" {  } { { "filters_tb.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/filters_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500368405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500368405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_lab8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_lab8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_Lab8-rtl " "Found design unit 1: DE1_SoC_Lab8-rtl" {  } { { "DE1_SoC_Lab8.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500368408 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Lab8 " "Found entity 1: DE1_SoC_Lab8" {  } { { "DE1_SoC_Lab8.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500368408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500368408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Lab8 " "Elaborating entity \"DE1_SoC_Lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744500368808 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keys_sig DE1_SoC_Lab8.vhd(40) " "Verilog HDL or VHDL warning at DE1_SoC_Lab8.vhd(40): object \"keys_sig\" assigned a value but never read" {  } { { "DE1_SoC_Lab8.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744500368811 "|DE1_SoC_Lab8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out_low DE1_SoC_Lab8.vhd(43) " "Verilog HDL or VHDL warning at DE1_SoC_Lab8.vhd(43): object \"data_out_low\" assigned a value but never read" {  } { { "DE1_SoC_Lab8.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744500368812 "|DE1_SoC_Lab8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "low_pass_filter low_pass_filter:my_fir_filter " "Elaborating entity \"low_pass_filter\" for hierarchy \"low_pass_filter:my_fir_filter\"" {  } { { "DE1_SoC_Lab8.vhd" "my_fir_filter" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744500368822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier low_pass_filter:my_fir_filter\|multiplier:\\multi_gen:0:MULTX " "Elaborating entity \"multiplier\" for hierarchy \"low_pass_filter:my_fir_filter\|multiplier:\\multi_gen:0:MULTX\"" {  } { { "low_pass_filter.vhd" "\\multi_gen:0:MULTX" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/low_pass_filter.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744500368839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult low_pass_filter:my_fir_filter\|multiplier:\\multi_gen:0:MULTX\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"low_pass_filter:my_fir_filter\|multiplier:\\multi_gen:0:MULTX\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.vhd" "lpm_mult_component" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/multiplier.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744500368977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "low_pass_filter:my_fir_filter\|multiplier:\\multi_gen:0:MULTX\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"low_pass_filter:my_fir_filter\|multiplier:\\multi_gen:0:MULTX\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/multiplier.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744500368994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "low_pass_filter:my_fir_filter\|multiplier:\\multi_gen:0:MULTX\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"low_pass_filter:my_fir_filter\|multiplier:\\multi_gen:0:MULTX\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744500368994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744500368994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744500368994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744500368994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744500368994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744500368994 ""}  } { { "multiplier.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/multiplier.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744500368994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_71n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_71n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_71n " "Found entity 1: mult_71n" {  } { { "db/mult_71n.v" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/db/mult_71n.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500369055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500369055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_71n low_pass_filter:my_fir_filter\|multiplier:\\multi_gen:0:MULTX\|lpm_mult:lpm_mult_component\|mult_71n:auto_generated " "Elaborating entity \"mult_71n\" for hierarchy \"low_pass_filter:my_fir_filter\|multiplier:\\multi_gen:0:MULTX\|lpm_mult:lpm_mult_component\|mult_71n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744500369055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744500370024 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744500370024 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE1_SoC_Lab8.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744500370155 "|DE1_SoC_Lab8|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_SoC_Lab8.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744500370155 "|DE1_SoC_Lab8|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC_Lab8.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744500370155 "|DE1_SoC_Lab8|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC_Lab8.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744500370155 "|DE1_SoC_Lab8|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC_Lab8.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744500370155 "|DE1_SoC_Lab8|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744500370155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744500370155 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744500370155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744500370155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744500370173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 19:26:10 2025 " "Processing ended: Sat Apr 12 19:26:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744500370173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744500370173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744500370173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500370173 ""}
