// Seed: 3928945843
module module_0 ();
  id_1 :
  assert property (@(posedge 1) id_1)
  else;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input tri id_2,
    input uwire id_3,
    output logic id_4,
    input tri1 id_5,
    output logic id_6,
    input wor id_7,
    input supply1 id_8#(
        .id_17(-1),
        .id_18(1)
    ),
    output tri0 id_9,
    input tri id_10,
    input supply0 id_11,
    output wire id_12,
    input wire id_13,
    output wand id_14,
    input uwire id_15
);
  assign id_17 = -1;
  assign id_17 = -1;
  always begin : LABEL_0
    id_4 = id_17 < id_3;
  end
  module_0 modCall_1 ();
  wire id_19, id_20, id_21, id_22;
  always begin : LABEL_1
    id_6 <= -1;
  end
endmodule
