# aclk {FREQ_HZ 50000000 CLK_DOMAIN p2_ddr3_mig_7series_0_0_ui_clk PHASE 0}
# Clock Domain: p2_ddr3_mig_7series_0_0_ui_clk
create_clock -name aclk -period 20.000 [get_ports aclk]
# Generated clocks
