#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d62e40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d62fd0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1d58530 .functor NOT 1, L_0x1d900c0, C4<0>, C4<0>, C4<0>;
L_0x1d8fe20 .functor XOR 1, L_0x1d8fc30, L_0x1d8fd80, C4<0>, C4<0>;
L_0x1d8ffb0 .functor XOR 1, L_0x1d8fe20, L_0x1d8fee0, C4<0>, C4<0>;
v0x1d8dd90_0 .net *"_ivl_10", 0 0, L_0x1d8fee0;  1 drivers
v0x1d8de90_0 .net *"_ivl_12", 0 0, L_0x1d8ffb0;  1 drivers
v0x1d8df70_0 .net *"_ivl_2", 0 0, L_0x1d8fb90;  1 drivers
v0x1d8e030_0 .net *"_ivl_4", 0 0, L_0x1d8fc30;  1 drivers
v0x1d8e110_0 .net *"_ivl_6", 0 0, L_0x1d8fd80;  1 drivers
v0x1d8e240_0 .net *"_ivl_8", 0 0, L_0x1d8fe20;  1 drivers
v0x1d8e320_0 .net "a", 0 0, v0x1d8cb50_0;  1 drivers
v0x1d8e3c0_0 .net "b", 0 0, v0x1d8cbf0_0;  1 drivers
v0x1d8e460_0 .net "c", 0 0, v0x1d8cc90_0;  1 drivers
v0x1d8e500_0 .var "clk", 0 0;
v0x1d8e5a0_0 .net "d", 0 0, v0x1d8ce00_0;  1 drivers
v0x1d8e640_0 .net "out_dut", 0 0, L_0x1d8fa50;  1 drivers
v0x1d8e6e0_0 .net "out_ref", 0 0, L_0x1d8f6e0;  1 drivers
v0x1d8e780_0 .var/2u "stats1", 159 0;
v0x1d8e820_0 .var/2u "strobe", 0 0;
v0x1d8e8c0_0 .net "tb_match", 0 0, L_0x1d900c0;  1 drivers
v0x1d8e980_0 .net "tb_mismatch", 0 0, L_0x1d58530;  1 drivers
v0x1d8eb50_0 .net "wavedrom_enable", 0 0, v0x1d8cef0_0;  1 drivers
v0x1d8ebf0_0 .net "wavedrom_title", 511 0, v0x1d8cf90_0;  1 drivers
L_0x1d8fb90 .concat [ 1 0 0 0], L_0x1d8f6e0;
L_0x1d8fc30 .concat [ 1 0 0 0], L_0x1d8f6e0;
L_0x1d8fd80 .concat [ 1 0 0 0], L_0x1d8fa50;
L_0x1d8fee0 .concat [ 1 0 0 0], L_0x1d8f6e0;
L_0x1d900c0 .cmp/eeq 1, L_0x1d8fb90, L_0x1d8ffb0;
S_0x1d63160 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1d62fd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d638e0 .functor NOT 1, v0x1d8cc90_0, C4<0>, C4<0>, C4<0>;
L_0x1d58df0 .functor NOT 1, v0x1d8cbf0_0, C4<0>, C4<0>, C4<0>;
L_0x1d8ee30 .functor AND 1, L_0x1d638e0, L_0x1d58df0, C4<1>, C4<1>;
L_0x1d8eed0 .functor NOT 1, v0x1d8ce00_0, C4<0>, C4<0>, C4<0>;
L_0x1d8f000 .functor NOT 1, v0x1d8cb50_0, C4<0>, C4<0>, C4<0>;
L_0x1d8f100 .functor AND 1, L_0x1d8eed0, L_0x1d8f000, C4<1>, C4<1>;
L_0x1d8f1e0 .functor OR 1, L_0x1d8ee30, L_0x1d8f100, C4<0>, C4<0>;
L_0x1d8f2a0 .functor AND 1, v0x1d8cb50_0, v0x1d8cc90_0, C4<1>, C4<1>;
L_0x1d8f360 .functor AND 1, L_0x1d8f2a0, v0x1d8ce00_0, C4<1>, C4<1>;
L_0x1d8f420 .functor OR 1, L_0x1d8f1e0, L_0x1d8f360, C4<0>, C4<0>;
L_0x1d8f590 .functor AND 1, v0x1d8cbf0_0, v0x1d8cc90_0, C4<1>, C4<1>;
L_0x1d8f600 .functor AND 1, L_0x1d8f590, v0x1d8ce00_0, C4<1>, C4<1>;
L_0x1d8f6e0 .functor OR 1, L_0x1d8f420, L_0x1d8f600, C4<0>, C4<0>;
v0x1d587a0_0 .net *"_ivl_0", 0 0, L_0x1d638e0;  1 drivers
v0x1d58840_0 .net *"_ivl_10", 0 0, L_0x1d8f100;  1 drivers
v0x1d8b340_0 .net *"_ivl_12", 0 0, L_0x1d8f1e0;  1 drivers
v0x1d8b400_0 .net *"_ivl_14", 0 0, L_0x1d8f2a0;  1 drivers
v0x1d8b4e0_0 .net *"_ivl_16", 0 0, L_0x1d8f360;  1 drivers
v0x1d8b610_0 .net *"_ivl_18", 0 0, L_0x1d8f420;  1 drivers
v0x1d8b6f0_0 .net *"_ivl_2", 0 0, L_0x1d58df0;  1 drivers
v0x1d8b7d0_0 .net *"_ivl_20", 0 0, L_0x1d8f590;  1 drivers
v0x1d8b8b0_0 .net *"_ivl_22", 0 0, L_0x1d8f600;  1 drivers
v0x1d8b990_0 .net *"_ivl_4", 0 0, L_0x1d8ee30;  1 drivers
v0x1d8ba70_0 .net *"_ivl_6", 0 0, L_0x1d8eed0;  1 drivers
v0x1d8bb50_0 .net *"_ivl_8", 0 0, L_0x1d8f000;  1 drivers
v0x1d8bc30_0 .net "a", 0 0, v0x1d8cb50_0;  alias, 1 drivers
v0x1d8bcf0_0 .net "b", 0 0, v0x1d8cbf0_0;  alias, 1 drivers
v0x1d8bdb0_0 .net "c", 0 0, v0x1d8cc90_0;  alias, 1 drivers
v0x1d8be70_0 .net "d", 0 0, v0x1d8ce00_0;  alias, 1 drivers
v0x1d8bf30_0 .net "out", 0 0, L_0x1d8f6e0;  alias, 1 drivers
S_0x1d8c090 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1d62fd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d8cb50_0 .var "a", 0 0;
v0x1d8cbf0_0 .var "b", 0 0;
v0x1d8cc90_0 .var "c", 0 0;
v0x1d8cd60_0 .net "clk", 0 0, v0x1d8e500_0;  1 drivers
v0x1d8ce00_0 .var "d", 0 0;
v0x1d8cef0_0 .var "wavedrom_enable", 0 0;
v0x1d8cf90_0 .var "wavedrom_title", 511 0;
S_0x1d8c330 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1d8c090;
 .timescale -12 -12;
v0x1d8c590_0 .var/2s "count", 31 0;
E_0x1d5dd20/0 .event negedge, v0x1d8cd60_0;
E_0x1d5dd20/1 .event posedge, v0x1d8cd60_0;
E_0x1d5dd20 .event/or E_0x1d5dd20/0, E_0x1d5dd20/1;
E_0x1d5df70 .event negedge, v0x1d8cd60_0;
E_0x1d489f0 .event posedge, v0x1d8cd60_0;
S_0x1d8c690 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d8c090;
 .timescale -12 -12;
v0x1d8c890_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d8c970 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d8c090;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d8d0f0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1d62fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d8f840 .functor OR 1, v0x1d8cb50_0, v0x1d8cbf0_0, C4<0>, C4<0>;
L_0x1d8f8b0 .functor AND 1, v0x1d8cc90_0, v0x1d8ce00_0, C4<1>, C4<1>;
L_0x1d8f940 .functor XOR 1, L_0x1d8f840, L_0x1d8f8b0, C4<0>, C4<0>;
L_0x1d8fa50 .functor BUFZ 1, L_0x1d8f940, C4<0>, C4<0>, C4<0>;
v0x1d8d3e0_0 .net "a", 0 0, v0x1d8cb50_0;  alias, 1 drivers
v0x1d8d4d0_0 .net "b", 0 0, v0x1d8cbf0_0;  alias, 1 drivers
v0x1d8d5e0_0 .net "c", 0 0, v0x1d8cc90_0;  alias, 1 drivers
v0x1d8d6d0_0 .net "d", 0 0, v0x1d8ce00_0;  alias, 1 drivers
v0x1d8d7c0_0 .net "out", 0 0, L_0x1d8fa50;  alias, 1 drivers
v0x1d8d8b0_0 .net "w1", 0 0, L_0x1d8f840;  1 drivers
v0x1d8d950_0 .net "w2", 0 0, L_0x1d8f8b0;  1 drivers
v0x1d8da10_0 .net "w3", 0 0, L_0x1d8f940;  1 drivers
S_0x1d8db70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1d62fd0;
 .timescale -12 -12;
E_0x1d5dac0 .event anyedge, v0x1d8e820_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d8e820_0;
    %nor/r;
    %assign/vec4 v0x1d8e820_0, 0;
    %wait E_0x1d5dac0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d8c090;
T_3 ;
    %fork t_1, S_0x1d8c330;
    %jmp t_0;
    .scope S_0x1d8c330;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d8c590_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d8ce00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8cc90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8cbf0_0, 0;
    %assign/vec4 v0x1d8cb50_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d489f0;
    %load/vec4 v0x1d8c590_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1d8c590_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d8ce00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8cc90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8cbf0_0, 0;
    %assign/vec4 v0x1d8cb50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1d5df70;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d8c970;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d5dd20;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d8cb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8cbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8cc90_0, 0;
    %assign/vec4 v0x1d8ce00_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1d8c090;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1d62fd0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d8e500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d8e820_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d62fd0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d8e500_0;
    %inv;
    %store/vec4 v0x1d8e500_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d62fd0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d8cd60_0, v0x1d8e980_0, v0x1d8e320_0, v0x1d8e3c0_0, v0x1d8e460_0, v0x1d8e5a0_0, v0x1d8e6e0_0, v0x1d8e640_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d62fd0;
T_7 ;
    %load/vec4 v0x1d8e780_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d8e780_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d8e780_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d8e780_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d8e780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d8e780_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d8e780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d62fd0;
T_8 ;
    %wait E_0x1d5dd20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d8e780_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8e780_0, 4, 32;
    %load/vec4 v0x1d8e8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d8e780_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8e780_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d8e780_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8e780_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d8e6e0_0;
    %load/vec4 v0x1d8e6e0_0;
    %load/vec4 v0x1d8e640_0;
    %xor;
    %load/vec4 v0x1d8e6e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d8e780_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8e780_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d8e780_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d8e780_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/kmap2/iter0/response2/top_module.sv";
