static void T_1\r\nF_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nint V_4 ;\r\nint V_5 , V_6 ;\r\nint * V_7 ;\r\nint V_8 = 0 ;\r\nfor ( V_5 = V_9 , V_6 = 0 ;\r\nV_5 <= V_3 ;\r\nV_5 += 4 , V_6 ++ )\r\n{\r\nF_2 ( V_2 , V_5 , 0xffffffff ) ;\r\nF_3 ( V_2 , V_5 , & V_4 ) ;\r\nif ( ! V_4 )\r\ncontinue;\r\nif ( V_4 & V_10 )\r\n{\r\nV_4 &= V_11 ;\r\nV_7 = & V_12 ;\r\nF_4 ( L_1 , V_6 ) ;\r\n}\r\nelse\r\n{\r\nif ( ( V_4 & V_13 ) ==\r\nV_14 )\r\nV_8 = 1 ;\r\nV_4 &= V_15 ;\r\nV_7 = & V_16 ;\r\nF_4 ( L_2 , V_6 ) ;\r\n}\r\n* V_7 = ( * V_7 + V_4 ) & V_4 ;\r\nF_2 ( V_2 , V_5 , * V_7 ) ;\r\nif ( V_8 )\r\nF_2 ( V_2 , ( V_5 += 4 ) , 0x00000000 ) ;\r\nF_4 ( L_3 , ~ V_4 + 1 , * V_7 ) ;\r\n}\r\n}\r\nstatic void T_1\r\nF_5 ( struct V_17 * V_18 , struct V_1 * V_2 , int V_19 )\r\n{\r\nT_2 V_20 ;\r\nint V_21 = 0 ;\r\nF_6 ( V_2 , V_22 , & V_20 ) ;\r\nif ( V_20 == 0 || V_20 > 4 )\r\nV_20 = 1 ;\r\nif ( V_18 -> V_23 )\r\nV_21 = V_18 -> V_23 ( V_2 , F_7 ( V_19 ) , V_20 ) ;\r\nif ( V_21 == - 1 )\r\nV_21 = 0 ;\r\nF_4 ( L_4 , V_21 , V_20 ) ;\r\nF_8 ( V_2 , V_24 , V_21 ) ;\r\n}\r\nstatic void T_1\r\nF_9 ( struct V_1 * V_2 , int V_25 ,\r\nint V_26 , int * V_27 , int * V_28 )\r\n{\r\nF_8 ( V_2 , V_29 , V_25 ) ;\r\nF_8 ( V_2 , V_30 , V_26 + 1 ) ;\r\nF_8 ( V_2 , V_31 , 0xff ) ;\r\nV_16 &= ~ ( 0x100000 - 1 ) ;\r\n* V_28 = V_16 ;\r\nV_12 &= ~ ( 0x1000 - 1 ) ;\r\n* V_27 = V_12 ;\r\nF_10 ( V_2 , V_32 ,\r\n( ( V_16 - 1 ) & 0xfff00000 ) >> 16 ) ;\r\nF_8 ( V_2 , V_33 ,\r\n( ( V_12 - 1 ) & 0x0000f000 ) >> 8 ) ;\r\nF_10 ( V_2 , V_34 ,\r\n( ( V_12 - 1 ) & 0xffff0000 ) >> 16 ) ;\r\n}\r\nstatic void T_1\r\nF_11 ( struct V_1 * V_2 , int V_25 , int V_26 ,\r\nint * V_27 , int * V_28 )\r\n{\r\nint V_35 ;\r\nF_8 ( V_2 , V_31 , V_26 ) ;\r\nV_16 &= ~ ( 0x100000 - 1 ) ;\r\nif ( * V_28 == V_16 )\r\nV_16 -= 0x00100000 ;\r\nF_10 ( V_2 , V_36 , V_16 >> 16 ) ;\r\nF_10 ( V_2 , V_37 ,\r\n( ( V_16 - 1 ) & 0xfff00000 ) >> 16 ) ;\r\nV_16 -= 0x100000 ;\r\nF_10 ( V_2 , V_38 ,\r\nV_16 >> 16 ) ;\r\nV_12 &= ~ ( 0x1000 - 1 ) ;\r\nif ( * V_27 == V_12 )\r\nV_12 -= 0x1000 ;\r\nF_8 ( V_2 , V_39 ,\r\n( V_12 & 0x0000f000 ) >> 8 ) ;\r\nF_10 ( V_2 , V_40 ,\r\nV_12 >> 16 ) ;\r\nF_3 ( V_2 , V_41 , & V_35 ) ;\r\nF_2 ( V_2 , V_41 ,\r\nV_35 |\r\nV_42 |\r\nV_43 |\r\nV_44 ) ;\r\n}\r\nint T_1 F_12 ( struct V_17 * V_18 , int V_25 )\r\n{\r\nint V_26 , V_45 , V_46 , V_35 , V_47 = 0 ;\r\nunsigned short V_48 ;\r\nunsigned char V_49 ;\r\nstruct V_1 * V_2 = & V_50 ;\r\nV_50 . V_51 = & V_52 ;\r\nV_50 . V_53 = V_18 ;\r\nV_52 . V_54 = V_18 -> V_54 ;\r\nif ( V_25 == V_18 -> V_55 )\r\n{\r\nV_12 = V_18 -> V_56 . V_57 + 1 ;\r\nV_16 = V_18 -> V_58 [ 0 ] . V_57 + 1 ;\r\n}\r\nV_26 = V_25 ;\r\nfor ( V_45 = 0 ; V_45 < 0xff ; V_45 ++ )\r\n{\r\nif ( ( V_25 == V_18 -> V_55 ) && ( V_45 == 0 ) )\r\ncontinue;\r\nif ( F_13 ( V_45 ) && ! V_47 )\r\ncontinue;\r\nV_52 . V_59 = V_25 ;\r\nV_50 . V_19 = V_45 ;\r\nif ( F_6 ( V_2 , V_60 , & V_49 ) )\r\ncontinue;\r\nif ( ! F_13 ( V_45 ) )\r\nV_47 = V_49 & 0x80 ;\r\nF_14 ( V_2 , V_61 , & V_48 ) ;\r\nif ( V_48 == 0xffff || V_48 == 0x0000 ) {\r\nV_47 = 0 ;\r\ncontinue;\r\n}\r\nF_3 ( V_2 , V_62 , & V_46 ) ;\r\nif ( ( V_46 >> 16 ) == V_63 ) {\r\nint V_27 , V_28 ;\r\nF_4 ( L_5 ,\r\nF_7 ( V_45 ) ) ;\r\nF_1 ( V_2 , V_64 ) ;\r\nF_9 ( V_2 , V_25 , V_26 ,\r\n& V_27 , & V_28 ) ;\r\nV_26 = F_12 ( V_18 , V_26 + 1 ) ;\r\nF_11 ( V_2 , V_25 , V_26 ,\r\n& V_27 , & V_28 ) ;\r\nV_52 . V_59 = V_25 ;\r\ncontinue;\r\n}\r\n#if 0\r\nif ((pci_class >> 16) == PCI_CLASS_STORAGE_IDE) {\r\nunsigned char prg_iface;\r\npci_read_config_byte(dev, PCI_CLASS_PROG, &prg_iface);\r\nif (!(prg_iface & PCIAUTO_IDE_MODE_MASK)) {\r\nDBG("PCI Autoconfig: Skipping legacy mode "\r\n"IDE controller\n");\r\ncontinue;\r\n}\r\n}\r\n#endif\r\nF_3 ( V_2 , V_41 , & V_35 ) ;\r\nF_2 ( V_2 , V_41 ,\r\nV_35 |\r\nV_42 |\r\nV_43 |\r\nV_44 ) ;\r\nF_8 ( V_2 , V_65 , 0x80 ) ;\r\nF_4 ( L_6 ,\r\nV_25 , F_7 ( V_45 ) , F_13 ( V_45 ) ) ;\r\nF_1 ( V_2 , V_66 ) ;\r\nF_5 ( V_18 , V_2 , V_45 ) ;\r\n}\r\nreturn V_26 ;\r\n}
