
EMB_LAB2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d58  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002f98  08005ee0  08005ee0  00015ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e78  08008e78  00020020  2**0
                  CONTENTS
  4 .ARM          00000008  08008e78  08008e78  00018e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e80  08008e80  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e80  08008e80  00018e80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e84  08008e84  00018e84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  08008e88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020020  2**0
                  CONTENTS
 10 .bss          0000022c  20000020  20000020  00020020  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000024c  2000024c  00020020  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001e919  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003cda  00000000  00000000  0003e969  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001530  00000000  00000000  00042648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000013a8  00000000  00000000  00043b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000250f1  00000000  00000000  00044f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c5b3  00000000  00000000  0006a011  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d397e  00000000  00000000  000865c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00159f42  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000058a4  00000000  00000000  00159f98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000020 	.word	0x20000020
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005ec8 	.word	0x08005ec8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000024 	.word	0x20000024
 80001c4:	08005ec8 	.word	0x08005ec8

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	; 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	; 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__aeabi_d2iz>:
 8000794:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000798:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800079c:	d215      	bcs.n	80007ca <__aeabi_d2iz+0x36>
 800079e:	d511      	bpl.n	80007c4 <__aeabi_d2iz+0x30>
 80007a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80007a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007a8:	d912      	bls.n	80007d0 <__aeabi_d2iz+0x3c>
 80007aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80007ba:	fa23 f002 	lsr.w	r0, r3, r2
 80007be:	bf18      	it	ne
 80007c0:	4240      	negne	r0, r0
 80007c2:	4770      	bx	lr
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	4770      	bx	lr
 80007ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007ce:	d105      	bne.n	80007dc <__aeabi_d2iz+0x48>
 80007d0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80007d4:	bf08      	it	eq
 80007d6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80007da:	4770      	bx	lr
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop

080007e4 <__aeabi_uldivmod>:
 80007e4:	b953      	cbnz	r3, 80007fc <__aeabi_uldivmod+0x18>
 80007e6:	b94a      	cbnz	r2, 80007fc <__aeabi_uldivmod+0x18>
 80007e8:	2900      	cmp	r1, #0
 80007ea:	bf08      	it	eq
 80007ec:	2800      	cmpeq	r0, #0
 80007ee:	bf1c      	itt	ne
 80007f0:	f04f 31ff 	movne.w	r1, #4294967295
 80007f4:	f04f 30ff 	movne.w	r0, #4294967295
 80007f8:	f000 b96e 	b.w	8000ad8 <__aeabi_idiv0>
 80007fc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000800:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000804:	f000 f806 	bl	8000814 <__udivmoddi4>
 8000808:	f8dd e004 	ldr.w	lr, [sp, #4]
 800080c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000810:	b004      	add	sp, #16
 8000812:	4770      	bx	lr

08000814 <__udivmoddi4>:
 8000814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000818:	9d08      	ldr	r5, [sp, #32]
 800081a:	4604      	mov	r4, r0
 800081c:	468c      	mov	ip, r1
 800081e:	2b00      	cmp	r3, #0
 8000820:	f040 8083 	bne.w	800092a <__udivmoddi4+0x116>
 8000824:	428a      	cmp	r2, r1
 8000826:	4617      	mov	r7, r2
 8000828:	d947      	bls.n	80008ba <__udivmoddi4+0xa6>
 800082a:	fab2 f282 	clz	r2, r2
 800082e:	b142      	cbz	r2, 8000842 <__udivmoddi4+0x2e>
 8000830:	f1c2 0020 	rsb	r0, r2, #32
 8000834:	fa24 f000 	lsr.w	r0, r4, r0
 8000838:	4091      	lsls	r1, r2
 800083a:	4097      	lsls	r7, r2
 800083c:	ea40 0c01 	orr.w	ip, r0, r1
 8000840:	4094      	lsls	r4, r2
 8000842:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000846:	0c23      	lsrs	r3, r4, #16
 8000848:	fbbc f6f8 	udiv	r6, ip, r8
 800084c:	fa1f fe87 	uxth.w	lr, r7
 8000850:	fb08 c116 	mls	r1, r8, r6, ip
 8000854:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000858:	fb06 f10e 	mul.w	r1, r6, lr
 800085c:	4299      	cmp	r1, r3
 800085e:	d909      	bls.n	8000874 <__udivmoddi4+0x60>
 8000860:	18fb      	adds	r3, r7, r3
 8000862:	f106 30ff 	add.w	r0, r6, #4294967295
 8000866:	f080 8119 	bcs.w	8000a9c <__udivmoddi4+0x288>
 800086a:	4299      	cmp	r1, r3
 800086c:	f240 8116 	bls.w	8000a9c <__udivmoddi4+0x288>
 8000870:	3e02      	subs	r6, #2
 8000872:	443b      	add	r3, r7
 8000874:	1a5b      	subs	r3, r3, r1
 8000876:	b2a4      	uxth	r4, r4
 8000878:	fbb3 f0f8 	udiv	r0, r3, r8
 800087c:	fb08 3310 	mls	r3, r8, r0, r3
 8000880:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000884:	fb00 fe0e 	mul.w	lr, r0, lr
 8000888:	45a6      	cmp	lr, r4
 800088a:	d909      	bls.n	80008a0 <__udivmoddi4+0x8c>
 800088c:	193c      	adds	r4, r7, r4
 800088e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000892:	f080 8105 	bcs.w	8000aa0 <__udivmoddi4+0x28c>
 8000896:	45a6      	cmp	lr, r4
 8000898:	f240 8102 	bls.w	8000aa0 <__udivmoddi4+0x28c>
 800089c:	3802      	subs	r0, #2
 800089e:	443c      	add	r4, r7
 80008a0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80008a4:	eba4 040e 	sub.w	r4, r4, lr
 80008a8:	2600      	movs	r6, #0
 80008aa:	b11d      	cbz	r5, 80008b4 <__udivmoddi4+0xa0>
 80008ac:	40d4      	lsrs	r4, r2
 80008ae:	2300      	movs	r3, #0
 80008b0:	e9c5 4300 	strd	r4, r3, [r5]
 80008b4:	4631      	mov	r1, r6
 80008b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008ba:	b902      	cbnz	r2, 80008be <__udivmoddi4+0xaa>
 80008bc:	deff      	udf	#255	; 0xff
 80008be:	fab2 f282 	clz	r2, r2
 80008c2:	2a00      	cmp	r2, #0
 80008c4:	d150      	bne.n	8000968 <__udivmoddi4+0x154>
 80008c6:	1bcb      	subs	r3, r1, r7
 80008c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008cc:	fa1f f887 	uxth.w	r8, r7
 80008d0:	2601      	movs	r6, #1
 80008d2:	fbb3 fcfe 	udiv	ip, r3, lr
 80008d6:	0c21      	lsrs	r1, r4, #16
 80008d8:	fb0e 331c 	mls	r3, lr, ip, r3
 80008dc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008e0:	fb08 f30c 	mul.w	r3, r8, ip
 80008e4:	428b      	cmp	r3, r1
 80008e6:	d907      	bls.n	80008f8 <__udivmoddi4+0xe4>
 80008e8:	1879      	adds	r1, r7, r1
 80008ea:	f10c 30ff 	add.w	r0, ip, #4294967295
 80008ee:	d202      	bcs.n	80008f6 <__udivmoddi4+0xe2>
 80008f0:	428b      	cmp	r3, r1
 80008f2:	f200 80e9 	bhi.w	8000ac8 <__udivmoddi4+0x2b4>
 80008f6:	4684      	mov	ip, r0
 80008f8:	1ac9      	subs	r1, r1, r3
 80008fa:	b2a3      	uxth	r3, r4
 80008fc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000900:	fb0e 1110 	mls	r1, lr, r0, r1
 8000904:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000908:	fb08 f800 	mul.w	r8, r8, r0
 800090c:	45a0      	cmp	r8, r4
 800090e:	d907      	bls.n	8000920 <__udivmoddi4+0x10c>
 8000910:	193c      	adds	r4, r7, r4
 8000912:	f100 33ff 	add.w	r3, r0, #4294967295
 8000916:	d202      	bcs.n	800091e <__udivmoddi4+0x10a>
 8000918:	45a0      	cmp	r8, r4
 800091a:	f200 80d9 	bhi.w	8000ad0 <__udivmoddi4+0x2bc>
 800091e:	4618      	mov	r0, r3
 8000920:	eba4 0408 	sub.w	r4, r4, r8
 8000924:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000928:	e7bf      	b.n	80008aa <__udivmoddi4+0x96>
 800092a:	428b      	cmp	r3, r1
 800092c:	d909      	bls.n	8000942 <__udivmoddi4+0x12e>
 800092e:	2d00      	cmp	r5, #0
 8000930:	f000 80b1 	beq.w	8000a96 <__udivmoddi4+0x282>
 8000934:	2600      	movs	r6, #0
 8000936:	e9c5 0100 	strd	r0, r1, [r5]
 800093a:	4630      	mov	r0, r6
 800093c:	4631      	mov	r1, r6
 800093e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000942:	fab3 f683 	clz	r6, r3
 8000946:	2e00      	cmp	r6, #0
 8000948:	d14a      	bne.n	80009e0 <__udivmoddi4+0x1cc>
 800094a:	428b      	cmp	r3, r1
 800094c:	d302      	bcc.n	8000954 <__udivmoddi4+0x140>
 800094e:	4282      	cmp	r2, r0
 8000950:	f200 80b8 	bhi.w	8000ac4 <__udivmoddi4+0x2b0>
 8000954:	1a84      	subs	r4, r0, r2
 8000956:	eb61 0103 	sbc.w	r1, r1, r3
 800095a:	2001      	movs	r0, #1
 800095c:	468c      	mov	ip, r1
 800095e:	2d00      	cmp	r5, #0
 8000960:	d0a8      	beq.n	80008b4 <__udivmoddi4+0xa0>
 8000962:	e9c5 4c00 	strd	r4, ip, [r5]
 8000966:	e7a5      	b.n	80008b4 <__udivmoddi4+0xa0>
 8000968:	f1c2 0320 	rsb	r3, r2, #32
 800096c:	fa20 f603 	lsr.w	r6, r0, r3
 8000970:	4097      	lsls	r7, r2
 8000972:	fa01 f002 	lsl.w	r0, r1, r2
 8000976:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800097a:	40d9      	lsrs	r1, r3
 800097c:	4330      	orrs	r0, r6
 800097e:	0c03      	lsrs	r3, r0, #16
 8000980:	fbb1 f6fe 	udiv	r6, r1, lr
 8000984:	fa1f f887 	uxth.w	r8, r7
 8000988:	fb0e 1116 	mls	r1, lr, r6, r1
 800098c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000990:	fb06 f108 	mul.w	r1, r6, r8
 8000994:	4299      	cmp	r1, r3
 8000996:	fa04 f402 	lsl.w	r4, r4, r2
 800099a:	d909      	bls.n	80009b0 <__udivmoddi4+0x19c>
 800099c:	18fb      	adds	r3, r7, r3
 800099e:	f106 3cff 	add.w	ip, r6, #4294967295
 80009a2:	f080 808d 	bcs.w	8000ac0 <__udivmoddi4+0x2ac>
 80009a6:	4299      	cmp	r1, r3
 80009a8:	f240 808a 	bls.w	8000ac0 <__udivmoddi4+0x2ac>
 80009ac:	3e02      	subs	r6, #2
 80009ae:	443b      	add	r3, r7
 80009b0:	1a5b      	subs	r3, r3, r1
 80009b2:	b281      	uxth	r1, r0
 80009b4:	fbb3 f0fe 	udiv	r0, r3, lr
 80009b8:	fb0e 3310 	mls	r3, lr, r0, r3
 80009bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80009c0:	fb00 f308 	mul.w	r3, r0, r8
 80009c4:	428b      	cmp	r3, r1
 80009c6:	d907      	bls.n	80009d8 <__udivmoddi4+0x1c4>
 80009c8:	1879      	adds	r1, r7, r1
 80009ca:	f100 3cff 	add.w	ip, r0, #4294967295
 80009ce:	d273      	bcs.n	8000ab8 <__udivmoddi4+0x2a4>
 80009d0:	428b      	cmp	r3, r1
 80009d2:	d971      	bls.n	8000ab8 <__udivmoddi4+0x2a4>
 80009d4:	3802      	subs	r0, #2
 80009d6:	4439      	add	r1, r7
 80009d8:	1acb      	subs	r3, r1, r3
 80009da:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80009de:	e778      	b.n	80008d2 <__udivmoddi4+0xbe>
 80009e0:	f1c6 0c20 	rsb	ip, r6, #32
 80009e4:	fa03 f406 	lsl.w	r4, r3, r6
 80009e8:	fa22 f30c 	lsr.w	r3, r2, ip
 80009ec:	431c      	orrs	r4, r3
 80009ee:	fa20 f70c 	lsr.w	r7, r0, ip
 80009f2:	fa01 f306 	lsl.w	r3, r1, r6
 80009f6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80009fa:	fa21 f10c 	lsr.w	r1, r1, ip
 80009fe:	431f      	orrs	r7, r3
 8000a00:	0c3b      	lsrs	r3, r7, #16
 8000a02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a06:	fa1f f884 	uxth.w	r8, r4
 8000a0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a0e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000a12:	fb09 fa08 	mul.w	sl, r9, r8
 8000a16:	458a      	cmp	sl, r1
 8000a18:	fa02 f206 	lsl.w	r2, r2, r6
 8000a1c:	fa00 f306 	lsl.w	r3, r0, r6
 8000a20:	d908      	bls.n	8000a34 <__udivmoddi4+0x220>
 8000a22:	1861      	adds	r1, r4, r1
 8000a24:	f109 30ff 	add.w	r0, r9, #4294967295
 8000a28:	d248      	bcs.n	8000abc <__udivmoddi4+0x2a8>
 8000a2a:	458a      	cmp	sl, r1
 8000a2c:	d946      	bls.n	8000abc <__udivmoddi4+0x2a8>
 8000a2e:	f1a9 0902 	sub.w	r9, r9, #2
 8000a32:	4421      	add	r1, r4
 8000a34:	eba1 010a 	sub.w	r1, r1, sl
 8000a38:	b2bf      	uxth	r7, r7
 8000a3a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000a3e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000a42:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000a46:	fb00 f808 	mul.w	r8, r0, r8
 8000a4a:	45b8      	cmp	r8, r7
 8000a4c:	d907      	bls.n	8000a5e <__udivmoddi4+0x24a>
 8000a4e:	19e7      	adds	r7, r4, r7
 8000a50:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a54:	d22e      	bcs.n	8000ab4 <__udivmoddi4+0x2a0>
 8000a56:	45b8      	cmp	r8, r7
 8000a58:	d92c      	bls.n	8000ab4 <__udivmoddi4+0x2a0>
 8000a5a:	3802      	subs	r0, #2
 8000a5c:	4427      	add	r7, r4
 8000a5e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000a62:	eba7 0708 	sub.w	r7, r7, r8
 8000a66:	fba0 8902 	umull	r8, r9, r0, r2
 8000a6a:	454f      	cmp	r7, r9
 8000a6c:	46c6      	mov	lr, r8
 8000a6e:	4649      	mov	r1, r9
 8000a70:	d31a      	bcc.n	8000aa8 <__udivmoddi4+0x294>
 8000a72:	d017      	beq.n	8000aa4 <__udivmoddi4+0x290>
 8000a74:	b15d      	cbz	r5, 8000a8e <__udivmoddi4+0x27a>
 8000a76:	ebb3 020e 	subs.w	r2, r3, lr
 8000a7a:	eb67 0701 	sbc.w	r7, r7, r1
 8000a7e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000a82:	40f2      	lsrs	r2, r6
 8000a84:	ea4c 0202 	orr.w	r2, ip, r2
 8000a88:	40f7      	lsrs	r7, r6
 8000a8a:	e9c5 2700 	strd	r2, r7, [r5]
 8000a8e:	2600      	movs	r6, #0
 8000a90:	4631      	mov	r1, r6
 8000a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a96:	462e      	mov	r6, r5
 8000a98:	4628      	mov	r0, r5
 8000a9a:	e70b      	b.n	80008b4 <__udivmoddi4+0xa0>
 8000a9c:	4606      	mov	r6, r0
 8000a9e:	e6e9      	b.n	8000874 <__udivmoddi4+0x60>
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	e6fd      	b.n	80008a0 <__udivmoddi4+0x8c>
 8000aa4:	4543      	cmp	r3, r8
 8000aa6:	d2e5      	bcs.n	8000a74 <__udivmoddi4+0x260>
 8000aa8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000aac:	eb69 0104 	sbc.w	r1, r9, r4
 8000ab0:	3801      	subs	r0, #1
 8000ab2:	e7df      	b.n	8000a74 <__udivmoddi4+0x260>
 8000ab4:	4608      	mov	r0, r1
 8000ab6:	e7d2      	b.n	8000a5e <__udivmoddi4+0x24a>
 8000ab8:	4660      	mov	r0, ip
 8000aba:	e78d      	b.n	80009d8 <__udivmoddi4+0x1c4>
 8000abc:	4681      	mov	r9, r0
 8000abe:	e7b9      	b.n	8000a34 <__udivmoddi4+0x220>
 8000ac0:	4666      	mov	r6, ip
 8000ac2:	e775      	b.n	80009b0 <__udivmoddi4+0x19c>
 8000ac4:	4630      	mov	r0, r6
 8000ac6:	e74a      	b.n	800095e <__udivmoddi4+0x14a>
 8000ac8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000acc:	4439      	add	r1, r7
 8000ace:	e713      	b.n	80008f8 <__udivmoddi4+0xe4>
 8000ad0:	3802      	subs	r0, #2
 8000ad2:	443c      	add	r4, r7
 8000ad4:	e724      	b.n	8000920 <__udivmoddi4+0x10c>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_idiv0>:
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	2108      	movs	r1, #8
 8000ae4:	4802      	ldr	r0, [pc, #8]	; (8000af0 <button_init+0x14>)
 8000ae6:	f002 fbbd 	bl	8003264 <HAL_GPIO_WritePin>
}
 8000aea:	bf00      	nop
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40020c00 	.word	0x40020c00

08000af4 <drawTrafficLight>:
 */

#include "global.h"

void drawTrafficLight(int verti_Red, int verti_Green, int verti_Yellow, int hori_Red, int hori_Green, int hori_Yellow)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b086      	sub	sp, #24
 8000af8:	af02      	add	r7, sp, #8
 8000afa:	60f8      	str	r0, [r7, #12]
 8000afc:	60b9      	str	r1, [r7, #8]
 8000afe:	607a      	str	r2, [r7, #4]
 8000b00:	603b      	str	r3, [r7, #0]
    lcd_Clear(WHITE);
 8000b02:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000b06:	f000 ff9d 	bl	8001a44 <lcd_Clear>

    lcd_DrawCircle(120, 100, RED, 15, verti_Red);
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	9300      	str	r3, [sp, #0]
 8000b0e:	230f      	movs	r3, #15
 8000b10:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8000b14:	2164      	movs	r1, #100	; 0x64
 8000b16:	2078      	movs	r0, #120	; 0x78
 8000b18:	f001 fb5f 	bl	80021da <lcd_DrawCircle>
    lcd_DrawCircle(50, 100, GREEN, 15, verti_Green);
 8000b1c:	68bb      	ldr	r3, [r7, #8]
 8000b1e:	9300      	str	r3, [sp, #0]
 8000b20:	230f      	movs	r3, #15
 8000b22:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000b26:	2164      	movs	r1, #100	; 0x64
 8000b28:	2032      	movs	r0, #50	; 0x32
 8000b2a:	f001 fb56 	bl	80021da <lcd_DrawCircle>
    lcd_DrawCircle(190, 100, YELLOW, 15, verti_Yellow);
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	9300      	str	r3, [sp, #0]
 8000b32:	230f      	movs	r3, #15
 8000b34:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8000b38:	2164      	movs	r1, #100	; 0x64
 8000b3a:	20be      	movs	r0, #190	; 0xbe
 8000b3c:	f001 fb4d 	bl	80021da <lcd_DrawCircle>

    lcd_DrawCircle(50, 210, RED, 15, hori_Red);
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	9300      	str	r3, [sp, #0]
 8000b44:	230f      	movs	r3, #15
 8000b46:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8000b4a:	21d2      	movs	r1, #210	; 0xd2
 8000b4c:	2032      	movs	r0, #50	; 0x32
 8000b4e:	f001 fb44 	bl	80021da <lcd_DrawCircle>
    lcd_DrawCircle(50, 140, GREEN, 15, hori_Green);
 8000b52:	69bb      	ldr	r3, [r7, #24]
 8000b54:	9300      	str	r3, [sp, #0]
 8000b56:	230f      	movs	r3, #15
 8000b58:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000b5c:	218c      	movs	r1, #140	; 0x8c
 8000b5e:	2032      	movs	r0, #50	; 0x32
 8000b60:	f001 fb3b 	bl	80021da <lcd_DrawCircle>
    lcd_DrawCircle(50, 280, YELLOW, 15, hori_Yellow);
 8000b64:	69fb      	ldr	r3, [r7, #28]
 8000b66:	9300      	str	r3, [sp, #0]
 8000b68:	230f      	movs	r3, #15
 8000b6a:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8000b6e:	f44f 718c 	mov.w	r1, #280	; 0x118
 8000b72:	2032      	movs	r0, #50	; 0x32
 8000b74:	f001 fb31 	bl	80021da <lcd_DrawCircle>
}
 8000b78:	bf00      	nop
 8000b7a:	3710      	adds	r7, #16
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <RedGreenLed>:

void RedGreenLed()	{	drawTrafficLight(1, 0, 0, 0, 1, 0);	}
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af02      	add	r7, sp, #8
 8000b86:	2300      	movs	r3, #0
 8000b88:	9301      	str	r3, [sp, #4]
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	9300      	str	r3, [sp, #0]
 8000b8e:	2300      	movs	r3, #0
 8000b90:	2200      	movs	r2, #0
 8000b92:	2100      	movs	r1, #0
 8000b94:	2001      	movs	r0, #1
 8000b96:	f7ff ffad 	bl	8000af4 <drawTrafficLight>
 8000b9a:	bf00      	nop
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}

08000ba0 <RedYellowLed>:

void RedYellowLed()	{	drawTrafficLight(1, 0, 0, 0, 0, 1);	}
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af02      	add	r7, sp, #8
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	9301      	str	r3, [sp, #4]
 8000baa:	2300      	movs	r3, #0
 8000bac:	9300      	str	r3, [sp, #0]
 8000bae:	2300      	movs	r3, #0
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	2001      	movs	r0, #1
 8000bb6:	f7ff ff9d 	bl	8000af4 <drawTrafficLight>
 8000bba:	bf00      	nop
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}

08000bc0 <GreenRedLed>:

void GreenRedLed()	{	drawTrafficLight(0, 1, 0, 1, 0, 0);	}
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af02      	add	r7, sp, #8
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	9301      	str	r3, [sp, #4]
 8000bca:	2300      	movs	r3, #0
 8000bcc:	9300      	str	r3, [sp, #0]
 8000bce:	2301      	movs	r3, #1
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	2101      	movs	r1, #1
 8000bd4:	2000      	movs	r0, #0
 8000bd6:	f7ff ff8d 	bl	8000af4 <drawTrafficLight>
 8000bda:	bf00      	nop
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <YellowRedLed>:

void YellowRedLed()	{	drawTrafficLight(0, 0, 1, 1, 0, 0);	}
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af02      	add	r7, sp, #8
 8000be6:	2300      	movs	r3, #0
 8000be8:	9301      	str	r3, [sp, #4]
 8000bea:	2300      	movs	r3, #0
 8000bec:	9300      	str	r3, [sp, #0]
 8000bee:	2301      	movs	r3, #1
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	2000      	movs	r0, #0
 8000bf6:	f7ff ff7d 	bl	8000af4 <drawTrafficLight>
 8000bfa:	bf00      	nop
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <ManRedLed>:

void ManRedLed()	{	drawTrafficLight(1, 0, 0, 1, 0, 0);	}
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af02      	add	r7, sp, #8
 8000c06:	2300      	movs	r3, #0
 8000c08:	9301      	str	r3, [sp, #4]
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	9300      	str	r3, [sp, #0]
 8000c0e:	2301      	movs	r3, #1
 8000c10:	2200      	movs	r2, #0
 8000c12:	2100      	movs	r1, #0
 8000c14:	2001      	movs	r0, #1
 8000c16:	f7ff ff6d 	bl	8000af4 <drawTrafficLight>
 8000c1a:	bf00      	nop
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}

08000c20 <ManGreenLed>:

void ManGreenLed()	{	drawTrafficLight(0, 1, 0, 0, 1, 0);	}
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af02      	add	r7, sp, #8
 8000c26:	2300      	movs	r3, #0
 8000c28:	9301      	str	r3, [sp, #4]
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	9300      	str	r3, [sp, #0]
 8000c2e:	2300      	movs	r3, #0
 8000c30:	2200      	movs	r2, #0
 8000c32:	2101      	movs	r1, #1
 8000c34:	2000      	movs	r0, #0
 8000c36:	f7ff ff5d 	bl	8000af4 <drawTrafficLight>
 8000c3a:	bf00      	nop
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <ManYellowLed>:

void ManYellowLed(){drawTrafficLight(0, 0, 1, 0, 0, 1);}
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af02      	add	r7, sp, #8
 8000c46:	2301      	movs	r3, #1
 8000c48:	9301      	str	r3, [sp, #4]
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	9300      	str	r3, [sp, #0]
 8000c4e:	2300      	movs	r3, #0
 8000c50:	2201      	movs	r2, #1
 8000c52:	2100      	movs	r1, #0
 8000c54:	2000      	movs	r0, #0
 8000c56:	f7ff ff4d 	bl	8000af4 <drawTrafficLight>
 8000c5a:	bf00      	nop
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}

08000c60 <increase>:

void increase()
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
	timer++;
 8000c64:	4b08      	ldr	r3, [pc, #32]	; (8000c88 <increase+0x28>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	4a07      	ldr	r2, [pc, #28]	; (8000c88 <increase+0x28>)
 8000c6c:	6013      	str	r3, [r2, #0]
	if(timer > 99)
 8000c6e:	4b06      	ldr	r3, [pc, #24]	; (8000c88 <increase+0x28>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	2b63      	cmp	r3, #99	; 0x63
 8000c74:	dd02      	ble.n	8000c7c <increase+0x1c>
		timer = 1;
 8000c76:	4b04      	ldr	r3, [pc, #16]	; (8000c88 <increase+0x28>)
 8000c78:	2201      	movs	r2, #1
 8000c7a:	601a      	str	r2, [r3, #0]
}
 8000c7c:	bf00      	nop
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	20000048 	.word	0x20000048

08000c8c <balance>:

void balance(int newtimeRed, int newtimeGreen, int newtimeYellow)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	60f8      	str	r0, [r7, #12]
 8000c94:	60b9      	str	r1, [r7, #8]
 8000c96:	607a      	str	r2, [r7, #4]
	if(newtimeRed > timeRed)
 8000c98:	4bac      	ldr	r3, [pc, #688]	; (8000f4c <balance+0x2c0>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	68fa      	ldr	r2, [r7, #12]
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	dd53      	ble.n	8000d4a <balance+0xbe>
	{
		timeYellow	= round( ( (float)(timeYellow * 1.0f) * (float)( (newtimeRed * 1.0f) / (timeRed * 1.0f) ) ) );
 8000ca2:	4bab      	ldr	r3, [pc, #684]	; (8000f50 <balance+0x2c4>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	ee07 3a90 	vmov	s15, r3
 8000caa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	ee07 3a90 	vmov	s15, r3
 8000cb4:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8000cb8:	4ba4      	ldr	r3, [pc, #656]	; (8000f4c <balance+0x2c0>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	ee07 3a90 	vmov	s15, r3
 8000cc0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000cc4:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000cc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ccc:	ee17 0a90 	vmov	r0, s15
 8000cd0:	f7ff fd08 	bl	80006e4 <__aeabi_f2d>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	460b      	mov	r3, r1
 8000cd8:	ec43 2b10 	vmov	d0, r2, r3
 8000cdc:	f005 f8ae 	bl	8005e3c <round>
 8000ce0:	ec53 2b10 	vmov	r2, r3, d0
 8000ce4:	4610      	mov	r0, r2
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	f7ff fd54 	bl	8000794 <__aeabi_d2iz>
 8000cec:	4603      	mov	r3, r0
 8000cee:	4a98      	ldr	r2, [pc, #608]	; (8000f50 <balance+0x2c4>)
 8000cf0:	6013      	str	r3, [r2, #0]
		timeGreen	= round( ( (float)(timeGreen * 1.0f) * (float)( (newtimeRed * 1.0f) / (timeRed * 1.0f) ) ) );
 8000cf2:	4b98      	ldr	r3, [pc, #608]	; (8000f54 <balance+0x2c8>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	ee07 3a90 	vmov	s15, r3
 8000cfa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	ee07 3a90 	vmov	s15, r3
 8000d04:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8000d08:	4b90      	ldr	r3, [pc, #576]	; (8000f4c <balance+0x2c0>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	ee07 3a90 	vmov	s15, r3
 8000d10:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000d14:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000d18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d1c:	ee17 0a90 	vmov	r0, s15
 8000d20:	f7ff fce0 	bl	80006e4 <__aeabi_f2d>
 8000d24:	4602      	mov	r2, r0
 8000d26:	460b      	mov	r3, r1
 8000d28:	ec43 2b10 	vmov	d0, r2, r3
 8000d2c:	f005 f886 	bl	8005e3c <round>
 8000d30:	ec53 2b10 	vmov	r2, r3, d0
 8000d34:	4610      	mov	r0, r2
 8000d36:	4619      	mov	r1, r3
 8000d38:	f7ff fd2c 	bl	8000794 <__aeabi_d2iz>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	4a85      	ldr	r2, [pc, #532]	; (8000f54 <balance+0x2c8>)
 8000d40:	6013      	str	r3, [r2, #0]
		timeRed		= newtimeRed;
 8000d42:	4a82      	ldr	r2, [pc, #520]	; (8000f4c <balance+0x2c0>)
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	6013      	str	r3, [r2, #0]
	{
		timeRed		= round( (float)(newtimeYellow * 1.0f) / (2 * 1.0f) ) * (float)(5 * 1.0f);
		timeGreen	= round( (float)(newtimeYellow * 1.0f) / (2 * 1.0f) ) * (float)(3 * 1.0f);
		timeYellow	= newtimeYellow;
	}
}
 8000d48:	e1a4      	b.n	8001094 <balance+0x408>
	else if(newtimeGreen > timeGreen)
 8000d4a:	4b82      	ldr	r3, [pc, #520]	; (8000f54 <balance+0x2c8>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	68ba      	ldr	r2, [r7, #8]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	dd53      	ble.n	8000dfc <balance+0x170>
		timeRed		= round( ( (float)(timeRed * 1.0f) * (float)( (newtimeGreen * 1.0f) / (timeGreen * 1.0f) ) ) );
 8000d54:	4b7d      	ldr	r3, [pc, #500]	; (8000f4c <balance+0x2c0>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	ee07 3a90 	vmov	s15, r3
 8000d5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	ee07 3a90 	vmov	s15, r3
 8000d66:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8000d6a:	4b7a      	ldr	r3, [pc, #488]	; (8000f54 <balance+0x2c8>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	ee07 3a90 	vmov	s15, r3
 8000d72:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000d76:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000d7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d7e:	ee17 0a90 	vmov	r0, s15
 8000d82:	f7ff fcaf 	bl	80006e4 <__aeabi_f2d>
 8000d86:	4602      	mov	r2, r0
 8000d88:	460b      	mov	r3, r1
 8000d8a:	ec43 2b10 	vmov	d0, r2, r3
 8000d8e:	f005 f855 	bl	8005e3c <round>
 8000d92:	ec53 2b10 	vmov	r2, r3, d0
 8000d96:	4610      	mov	r0, r2
 8000d98:	4619      	mov	r1, r3
 8000d9a:	f7ff fcfb 	bl	8000794 <__aeabi_d2iz>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	4a6a      	ldr	r2, [pc, #424]	; (8000f4c <balance+0x2c0>)
 8000da2:	6013      	str	r3, [r2, #0]
		timeYellow	= round( ( (float)(timeYellow * 1.0f) * (float)( (newtimeGreen * 1.0f) / (timeGreen * 1.0f) ) ) );
 8000da4:	4b6a      	ldr	r3, [pc, #424]	; (8000f50 <balance+0x2c4>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	ee07 3a90 	vmov	s15, r3
 8000dac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	ee07 3a90 	vmov	s15, r3
 8000db6:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8000dba:	4b66      	ldr	r3, [pc, #408]	; (8000f54 <balance+0x2c8>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	ee07 3a90 	vmov	s15, r3
 8000dc2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000dc6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000dca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dce:	ee17 0a90 	vmov	r0, s15
 8000dd2:	f7ff fc87 	bl	80006e4 <__aeabi_f2d>
 8000dd6:	4602      	mov	r2, r0
 8000dd8:	460b      	mov	r3, r1
 8000dda:	ec43 2b10 	vmov	d0, r2, r3
 8000dde:	f005 f82d 	bl	8005e3c <round>
 8000de2:	ec53 2b10 	vmov	r2, r3, d0
 8000de6:	4610      	mov	r0, r2
 8000de8:	4619      	mov	r1, r3
 8000dea:	f7ff fcd3 	bl	8000794 <__aeabi_d2iz>
 8000dee:	4603      	mov	r3, r0
 8000df0:	4a57      	ldr	r2, [pc, #348]	; (8000f50 <balance+0x2c4>)
 8000df2:	6013      	str	r3, [r2, #0]
		timeGreen	= newtimeGreen;
 8000df4:	4a57      	ldr	r2, [pc, #348]	; (8000f54 <balance+0x2c8>)
 8000df6:	68bb      	ldr	r3, [r7, #8]
 8000df8:	6013      	str	r3, [r2, #0]
}
 8000dfa:	e14b      	b.n	8001094 <balance+0x408>
	else if(newtimeYellow > timeYellow)
 8000dfc:	4b54      	ldr	r3, [pc, #336]	; (8000f50 <balance+0x2c4>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	687a      	ldr	r2, [r7, #4]
 8000e02:	429a      	cmp	r2, r3
 8000e04:	dd53      	ble.n	8000eae <balance+0x222>
		timeRed		= round( ( (float)(timeRed * 1.0f) * (float)( (newtimeYellow * 1.0f) / (timeYellow * 1.0f) ) ) ) ;
 8000e06:	4b51      	ldr	r3, [pc, #324]	; (8000f4c <balance+0x2c0>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	ee07 3a90 	vmov	s15, r3
 8000e0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	ee07 3a90 	vmov	s15, r3
 8000e18:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8000e1c:	4b4c      	ldr	r3, [pc, #304]	; (8000f50 <balance+0x2c4>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	ee07 3a90 	vmov	s15, r3
 8000e24:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e28:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000e2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e30:	ee17 0a90 	vmov	r0, s15
 8000e34:	f7ff fc56 	bl	80006e4 <__aeabi_f2d>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	460b      	mov	r3, r1
 8000e3c:	ec43 2b10 	vmov	d0, r2, r3
 8000e40:	f004 fffc 	bl	8005e3c <round>
 8000e44:	ec53 2b10 	vmov	r2, r3, d0
 8000e48:	4610      	mov	r0, r2
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	f7ff fca2 	bl	8000794 <__aeabi_d2iz>
 8000e50:	4603      	mov	r3, r0
 8000e52:	4a3e      	ldr	r2, [pc, #248]	; (8000f4c <balance+0x2c0>)
 8000e54:	6013      	str	r3, [r2, #0]
		timeGreen	= round( ( (float)(timeGreen * 1.0f) * (float)( (newtimeYellow * 1.0f) / (timeYellow * 1.0f) ) ) );
 8000e56:	4b3f      	ldr	r3, [pc, #252]	; (8000f54 <balance+0x2c8>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	ee07 3a90 	vmov	s15, r3
 8000e5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	ee07 3a90 	vmov	s15, r3
 8000e68:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8000e6c:	4b38      	ldr	r3, [pc, #224]	; (8000f50 <balance+0x2c4>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	ee07 3a90 	vmov	s15, r3
 8000e74:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e78:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000e7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e80:	ee17 0a90 	vmov	r0, s15
 8000e84:	f7ff fc2e 	bl	80006e4 <__aeabi_f2d>
 8000e88:	4602      	mov	r2, r0
 8000e8a:	460b      	mov	r3, r1
 8000e8c:	ec43 2b10 	vmov	d0, r2, r3
 8000e90:	f004 ffd4 	bl	8005e3c <round>
 8000e94:	ec53 2b10 	vmov	r2, r3, d0
 8000e98:	4610      	mov	r0, r2
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	f7ff fc7a 	bl	8000794 <__aeabi_d2iz>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	4a2c      	ldr	r2, [pc, #176]	; (8000f54 <balance+0x2c8>)
 8000ea4:	6013      	str	r3, [r2, #0]
		timeYellow	= newtimeYellow;
 8000ea6:	4a2a      	ldr	r2, [pc, #168]	; (8000f50 <balance+0x2c4>)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6013      	str	r3, [r2, #0]
}
 8000eac:	e0f2      	b.n	8001094 <balance+0x408>
	else if(newtimeRed < timeRed)
 8000eae:	4b27      	ldr	r3, [pc, #156]	; (8000f4c <balance+0x2c0>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	68fa      	ldr	r2, [r7, #12]
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	da51      	bge.n	8000f5c <balance+0x2d0>
		timeYellow	= round( (float)(newtimeRed * 1.0f) / (5 * 1.0f) ) * (float)(2 * 1.0f);
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	ee07 3a90 	vmov	s15, r3
 8000ebe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ec2:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8000ec6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000eca:	ee16 0a90 	vmov	r0, s13
 8000ece:	f7ff fc09 	bl	80006e4 <__aeabi_f2d>
 8000ed2:	4602      	mov	r2, r0
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	ec43 2b10 	vmov	d0, r2, r3
 8000eda:	f004 ffaf 	bl	8005e3c <round>
 8000ede:	ec51 0b10 	vmov	r0, r1, d0
 8000ee2:	4602      	mov	r2, r0
 8000ee4:	460b      	mov	r3, r1
 8000ee6:	f7ff fa9f 	bl	8000428 <__adddf3>
 8000eea:	4602      	mov	r2, r0
 8000eec:	460b      	mov	r3, r1
 8000eee:	4610      	mov	r0, r2
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	f7ff fc4f 	bl	8000794 <__aeabi_d2iz>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	4a15      	ldr	r2, [pc, #84]	; (8000f50 <balance+0x2c4>)
 8000efa:	6013      	str	r3, [r2, #0]
		timeGreen	= round( (float)(newtimeRed * 1.0f) / (5 * 1.0f) ) * (float)(3 * 1.0f);
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	ee07 3a90 	vmov	s15, r3
 8000f02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f06:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8000f0a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000f0e:	ee16 0a90 	vmov	r0, s13
 8000f12:	f7ff fbe7 	bl	80006e4 <__aeabi_f2d>
 8000f16:	4602      	mov	r2, r0
 8000f18:	460b      	mov	r3, r1
 8000f1a:	ec43 2b10 	vmov	d0, r2, r3
 8000f1e:	f004 ff8d 	bl	8005e3c <round>
 8000f22:	ec51 0b10 	vmov	r0, r1, d0
 8000f26:	f04f 0200 	mov.w	r2, #0
 8000f2a:	4b0b      	ldr	r3, [pc, #44]	; (8000f58 <balance+0x2cc>)
 8000f2c:	f7ff f94c 	bl	80001c8 <__aeabi_dmul>
 8000f30:	4602      	mov	r2, r0
 8000f32:	460b      	mov	r3, r1
 8000f34:	4610      	mov	r0, r2
 8000f36:	4619      	mov	r1, r3
 8000f38:	f7ff fc2c 	bl	8000794 <__aeabi_d2iz>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	4a05      	ldr	r2, [pc, #20]	; (8000f54 <balance+0x2c8>)
 8000f40:	6013      	str	r3, [r2, #0]
		timeRed		= newtimeRed;
 8000f42:	4a02      	ldr	r2, [pc, #8]	; (8000f4c <balance+0x2c0>)
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	6013      	str	r3, [r2, #0]
}
 8000f48:	e0a4      	b.n	8001094 <balance+0x408>
 8000f4a:	bf00      	nop
 8000f4c:	20000000 	.word	0x20000000
 8000f50:	20000004 	.word	0x20000004
 8000f54:	20000008 	.word	0x20000008
 8000f58:	40080000 	.word	0x40080000
	else if(newtimeGreen < timeGreen)
 8000f5c:	4b4f      	ldr	r3, [pc, #316]	; (800109c <balance+0x410>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	68ba      	ldr	r2, [r7, #8]
 8000f62:	429a      	cmp	r2, r3
 8000f64:	da48      	bge.n	8000ff8 <balance+0x36c>
		timeRed		= round( (float)(newtimeGreen * 1.0f) / (3 * 1.0f) ) * (float)(5 * 1.0f);
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	ee07 3a90 	vmov	s15, r3
 8000f6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f70:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8000f74:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000f78:	ee16 0a90 	vmov	r0, s13
 8000f7c:	f7ff fbb2 	bl	80006e4 <__aeabi_f2d>
 8000f80:	4602      	mov	r2, r0
 8000f82:	460b      	mov	r3, r1
 8000f84:	ec43 2b10 	vmov	d0, r2, r3
 8000f88:	f004 ff58 	bl	8005e3c <round>
 8000f8c:	ec51 0b10 	vmov	r0, r1, d0
 8000f90:	f04f 0200 	mov.w	r2, #0
 8000f94:	4b42      	ldr	r3, [pc, #264]	; (80010a0 <balance+0x414>)
 8000f96:	f7ff f917 	bl	80001c8 <__aeabi_dmul>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	4610      	mov	r0, r2
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	f7ff fbf7 	bl	8000794 <__aeabi_d2iz>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	4a3e      	ldr	r2, [pc, #248]	; (80010a4 <balance+0x418>)
 8000faa:	6013      	str	r3, [r2, #0]
		timeYellow	= round( (float)(newtimeGreen * 1.0f) / (3 * 1.0f) ) * (float)(2 * 1.0f);
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	ee07 3a90 	vmov	s15, r3
 8000fb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fb6:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8000fba:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000fbe:	ee16 0a90 	vmov	r0, s13
 8000fc2:	f7ff fb8f 	bl	80006e4 <__aeabi_f2d>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	460b      	mov	r3, r1
 8000fca:	ec43 2b10 	vmov	d0, r2, r3
 8000fce:	f004 ff35 	bl	8005e3c <round>
 8000fd2:	ec51 0b10 	vmov	r0, r1, d0
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	460b      	mov	r3, r1
 8000fda:	f7ff fa25 	bl	8000428 <__adddf3>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	4610      	mov	r0, r2
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f7ff fbd5 	bl	8000794 <__aeabi_d2iz>
 8000fea:	4603      	mov	r3, r0
 8000fec:	4a2e      	ldr	r2, [pc, #184]	; (80010a8 <balance+0x41c>)
 8000fee:	6013      	str	r3, [r2, #0]
		timeGreen	= newtimeGreen;
 8000ff0:	4a2a      	ldr	r2, [pc, #168]	; (800109c <balance+0x410>)
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	6013      	str	r3, [r2, #0]
}
 8000ff6:	e04d      	b.n	8001094 <balance+0x408>
	else if(newtimeYellow < timeYellow)
 8000ff8:	4b2b      	ldr	r3, [pc, #172]	; (80010a8 <balance+0x41c>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	687a      	ldr	r2, [r7, #4]
 8000ffe:	429a      	cmp	r2, r3
 8001000:	da48      	bge.n	8001094 <balance+0x408>
		timeRed		= round( (float)(newtimeYellow * 1.0f) / (2 * 1.0f) ) * (float)(5 * 1.0f);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	ee07 3a90 	vmov	s15, r3
 8001008:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800100c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001010:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001014:	ee16 0a90 	vmov	r0, s13
 8001018:	f7ff fb64 	bl	80006e4 <__aeabi_f2d>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	ec43 2b10 	vmov	d0, r2, r3
 8001024:	f004 ff0a 	bl	8005e3c <round>
 8001028:	ec51 0b10 	vmov	r0, r1, d0
 800102c:	f04f 0200 	mov.w	r2, #0
 8001030:	4b1b      	ldr	r3, [pc, #108]	; (80010a0 <balance+0x414>)
 8001032:	f7ff f8c9 	bl	80001c8 <__aeabi_dmul>
 8001036:	4602      	mov	r2, r0
 8001038:	460b      	mov	r3, r1
 800103a:	4610      	mov	r0, r2
 800103c:	4619      	mov	r1, r3
 800103e:	f7ff fba9 	bl	8000794 <__aeabi_d2iz>
 8001042:	4603      	mov	r3, r0
 8001044:	4a17      	ldr	r2, [pc, #92]	; (80010a4 <balance+0x418>)
 8001046:	6013      	str	r3, [r2, #0]
		timeGreen	= round( (float)(newtimeYellow * 1.0f) / (2 * 1.0f) ) * (float)(3 * 1.0f);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	ee07 3a90 	vmov	s15, r3
 800104e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001052:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001056:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800105a:	ee16 0a90 	vmov	r0, s13
 800105e:	f7ff fb41 	bl	80006e4 <__aeabi_f2d>
 8001062:	4602      	mov	r2, r0
 8001064:	460b      	mov	r3, r1
 8001066:	ec43 2b10 	vmov	d0, r2, r3
 800106a:	f004 fee7 	bl	8005e3c <round>
 800106e:	ec51 0b10 	vmov	r0, r1, d0
 8001072:	f04f 0200 	mov.w	r2, #0
 8001076:	4b0d      	ldr	r3, [pc, #52]	; (80010ac <balance+0x420>)
 8001078:	f7ff f8a6 	bl	80001c8 <__aeabi_dmul>
 800107c:	4602      	mov	r2, r0
 800107e:	460b      	mov	r3, r1
 8001080:	4610      	mov	r0, r2
 8001082:	4619      	mov	r1, r3
 8001084:	f7ff fb86 	bl	8000794 <__aeabi_d2iz>
 8001088:	4603      	mov	r3, r0
 800108a:	4a04      	ldr	r2, [pc, #16]	; (800109c <balance+0x410>)
 800108c:	6013      	str	r3, [r2, #0]
		timeYellow	= newtimeYellow;
 800108e:	4a06      	ldr	r2, [pc, #24]	; (80010a8 <balance+0x41c>)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6013      	str	r3, [r2, #0]
}
 8001094:	bf00      	nop
 8001096:	3710      	adds	r7, #16
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20000008 	.word	0x20000008
 80010a0:	40140000 	.word	0x40140000
 80010a4:	20000000 	.word	0x20000000
 80010a8:	20000004 	.word	0x20000004
 80010ac:	40080000 	.word	0x40080000

080010b0 <Blink>:

void Blink()
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af02      	add	r7, sp, #8
    switch (mode)
 80010b6:	4b1e      	ldr	r3, [pc, #120]	; (8001130 <Blink+0x80>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2b07      	cmp	r3, #7
 80010bc:	d013      	beq.n	80010e6 <Blink+0x36>
 80010be:	2b07      	cmp	r3, #7
 80010c0:	dc2b      	bgt.n	800111a <Blink+0x6a>
 80010c2:	2b05      	cmp	r3, #5
 80010c4:	d002      	beq.n	80010cc <Blink+0x1c>
 80010c6:	2b06      	cmp	r3, #6
 80010c8:	d01a      	beq.n	8001100 <Blink+0x50>
        case ManYellow:
            drawTrafficLight(0, 0, blinkstate, 0, 0, blinkstate);
            break;

        default:
            break;
 80010ca:	e026      	b.n	800111a <Blink+0x6a>
            drawTrafficLight(blinkstate, 0, 0, blinkstate, 0, 0);
 80010cc:	4b19      	ldr	r3, [pc, #100]	; (8001134 <Blink+0x84>)
 80010ce:	6818      	ldr	r0, [r3, #0]
 80010d0:	4b18      	ldr	r3, [pc, #96]	; (8001134 <Blink+0x84>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2200      	movs	r2, #0
 80010d6:	9201      	str	r2, [sp, #4]
 80010d8:	2200      	movs	r2, #0
 80010da:	9200      	str	r2, [sp, #0]
 80010dc:	2200      	movs	r2, #0
 80010de:	2100      	movs	r1, #0
 80010e0:	f7ff fd08 	bl	8000af4 <drawTrafficLight>
            break;
 80010e4:	e01a      	b.n	800111c <Blink+0x6c>
            drawTrafficLight(0, blinkstate, 0, 0, blinkstate, 0);
 80010e6:	4b13      	ldr	r3, [pc, #76]	; (8001134 <Blink+0x84>)
 80010e8:	6819      	ldr	r1, [r3, #0]
 80010ea:	4b12      	ldr	r3, [pc, #72]	; (8001134 <Blink+0x84>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2200      	movs	r2, #0
 80010f0:	9201      	str	r2, [sp, #4]
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	2300      	movs	r3, #0
 80010f6:	2200      	movs	r2, #0
 80010f8:	2000      	movs	r0, #0
 80010fa:	f7ff fcfb 	bl	8000af4 <drawTrafficLight>
            break;
 80010fe:	e00d      	b.n	800111c <Blink+0x6c>
            drawTrafficLight(0, 0, blinkstate, 0, 0, blinkstate);
 8001100:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <Blink+0x84>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	4b0b      	ldr	r3, [pc, #44]	; (8001134 <Blink+0x84>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	9301      	str	r3, [sp, #4]
 800110a:	2300      	movs	r3, #0
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	2300      	movs	r3, #0
 8001110:	2100      	movs	r1, #0
 8001112:	2000      	movs	r0, #0
 8001114:	f7ff fcee 	bl	8000af4 <drawTrafficLight>
            break;
 8001118:	e000      	b.n	800111c <Blink+0x6c>
            break;
 800111a:	bf00      	nop
    }
    blinkstate ^= 1;
 800111c:	4b05      	ldr	r3, [pc, #20]	; (8001134 <Blink+0x84>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f083 0301 	eor.w	r3, r3, #1
 8001124:	4a03      	ldr	r2, [pc, #12]	; (8001134 <Blink+0x84>)
 8001126:	6013      	str	r3, [r2, #0]
}
 8001128:	bf00      	nop
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	20000040 	.word	0x20000040
 8001134:	2000004c 	.word	0x2000004c

08001138 <switchManualMode>:

void switchManualMode(int LEDmode, void (*LEDdisplayfunc)())
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
	setTimer1(500);
 8001142:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001146:	f001 fa01 	bl	800254c <setTimer1>
	mode = LEDmode;
 800114a:	4a06      	ldr	r2, [pc, #24]	; (8001164 <switchManualMode+0x2c>)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6013      	str	r3, [r2, #0]
	blinkstate = 0;
 8001150:	4b05      	ldr	r3, [pc, #20]	; (8001168 <switchManualMode+0x30>)
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
	LEDdisplayfunc();
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	4798      	blx	r3
}
 800115a:	bf00      	nop
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	20000040 	.word	0x20000040
 8001168:	2000004c 	.word	0x2000004c

0800116c <displayTime>:

void displayTime()
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af04      	add	r7, sp, #16
	lcd_ShowIntNum(20, 30, timer, 2, WHITE, BLACK, 16);
 8001172:	4b09      	ldr	r3, [pc, #36]	; (8001198 <displayTime+0x2c>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	b29a      	uxth	r2, r3
 8001178:	2310      	movs	r3, #16
 800117a:	9302      	str	r3, [sp, #8]
 800117c:	2300      	movs	r3, #0
 800117e:	9301      	str	r3, [sp, #4]
 8001180:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	2302      	movs	r3, #2
 8001188:	211e      	movs	r1, #30
 800118a:	2014      	movs	r0, #20
 800118c:	f000 fd98 	bl	8001cc0 <lcd_ShowIntNum>
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20000048 	.word	0x20000048

0800119c <fsm_mode>:

void fsm_mode()
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
	switch(mode)
 80011a0:	4b92      	ldr	r3, [pc, #584]	; (80013ec <fsm_mode+0x250>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b07      	cmp	r3, #7
 80011a6:	f200 816d 	bhi.w	8001484 <fsm_mode+0x2e8>
 80011aa:	a201      	add	r2, pc, #4	; (adr r2, 80011b0 <fsm_mode+0x14>)
 80011ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011b0:	080011d1 	.word	0x080011d1
 80011b4:	080011f3 	.word	0x080011f3
 80011b8:	08001247 	.word	0x08001247
 80011bc:	08001297 	.word	0x08001297
 80011c0:	080012eb 	.word	0x080012eb
 80011c4:	08001343 	.word	0x08001343
 80011c8:	08001419 	.word	0x08001419
 80011cc:	08001399 	.word	0x08001399
	{
		case ModeInit:
			setTimer1(500);
 80011d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011d4:	f001 f9ba 	bl	800254c <setTimer1>
			timer = timeRed;
 80011d8:	4b85      	ldr	r3, [pc, #532]	; (80013f0 <fsm_mode+0x254>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a85      	ldr	r2, [pc, #532]	; (80013f4 <fsm_mode+0x258>)
 80011de:	6013      	str	r3, [r2, #0]
			mode = RedGreen;
 80011e0:	4b82      	ldr	r3, [pc, #520]	; (80013ec <fsm_mode+0x250>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	601a      	str	r2, [r3, #0]
			changemode = 0;
 80011e6:	4b84      	ldr	r3, [pc, #528]	; (80013f8 <fsm_mode+0x25c>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	601a      	str	r2, [r3, #0]
			RedGreenLed();
 80011ec:	f7ff fcc8 	bl	8000b80 <RedGreenLed>
			break;
 80011f0:	e157      	b.n	80014a2 <fsm_mode+0x306>
		case RedGreen:
			if(changemode == 0)
 80011f2:	4b81      	ldr	r3, [pc, #516]	; (80013f8 <fsm_mode+0x25c>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d120      	bne.n	800123c <fsm_mode+0xa0>
			{
				if(flag_timer1 == 1)
 80011fa:	4b80      	ldr	r3, [pc, #512]	; (80013fc <fsm_mode+0x260>)
 80011fc:	881b      	ldrh	r3, [r3, #0]
 80011fe:	2b01      	cmp	r3, #1
 8001200:	d113      	bne.n	800122a <fsm_mode+0x8e>
				{
					setTimer1(500);
 8001202:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001206:	f001 f9a1 	bl	800254c <setTimer1>
					timer--;
 800120a:	4b7a      	ldr	r3, [pc, #488]	; (80013f4 <fsm_mode+0x258>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	3b01      	subs	r3, #1
 8001210:	4a78      	ldr	r2, [pc, #480]	; (80013f4 <fsm_mode+0x258>)
 8001212:	6013      	str	r3, [r2, #0]
					if(timer <= timeYellow)
 8001214:	4b77      	ldr	r3, [pc, #476]	; (80013f4 <fsm_mode+0x258>)
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	4b79      	ldr	r3, [pc, #484]	; (8001400 <fsm_mode+0x264>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	429a      	cmp	r2, r3
 800121e:	dc04      	bgt.n	800122a <fsm_mode+0x8e>
					{
						mode = RedYellow;
 8001220:	4b72      	ldr	r3, [pc, #456]	; (80013ec <fsm_mode+0x250>)
 8001222:	2202      	movs	r2, #2
 8001224:	601a      	str	r2, [r3, #0]
						RedYellowLed();
 8001226:	f7ff fcbb 	bl	8000ba0 <RedYellowLed>
					}
				}
				if(button_count[1] != 0)
 800122a:	4b76      	ldr	r3, [pc, #472]	; (8001404 <fsm_mode+0x268>)
 800122c:	885b      	ldrh	r3, [r3, #2]
 800122e:	2b00      	cmp	r3, #0
 8001230:	f000 812a 	beq.w	8001488 <fsm_mode+0x2ec>
					changemode = 1;
 8001234:	4b70      	ldr	r3, [pc, #448]	; (80013f8 <fsm_mode+0x25c>)
 8001236:	2201      	movs	r2, #1
 8001238:	601a      	str	r2, [r3, #0]
			}
			else
				switchManualMode(ManRed, ManRedLed);
			break;
 800123a:	e125      	b.n	8001488 <fsm_mode+0x2ec>
				switchManualMode(ManRed, ManRedLed);
 800123c:	4972      	ldr	r1, [pc, #456]	; (8001408 <fsm_mode+0x26c>)
 800123e:	2005      	movs	r0, #5
 8001240:	f7ff ff7a 	bl	8001138 <switchManualMode>
			break;
 8001244:	e120      	b.n	8001488 <fsm_mode+0x2ec>
		case RedYellow:
			if(changemode == 0)
 8001246:	4b6c      	ldr	r3, [pc, #432]	; (80013f8 <fsm_mode+0x25c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d11e      	bne.n	800128c <fsm_mode+0xf0>
			{
				if(flag_timer1 == 1)
 800124e:	4b6b      	ldr	r3, [pc, #428]	; (80013fc <fsm_mode+0x260>)
 8001250:	881b      	ldrh	r3, [r3, #0]
 8001252:	2b01      	cmp	r3, #1
 8001254:	d111      	bne.n	800127a <fsm_mode+0xde>
				{
					setTimer1(500);
 8001256:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800125a:	f001 f977 	bl	800254c <setTimer1>
					timer--;
 800125e:	4b65      	ldr	r3, [pc, #404]	; (80013f4 <fsm_mode+0x258>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	3b01      	subs	r3, #1
 8001264:	4a63      	ldr	r2, [pc, #396]	; (80013f4 <fsm_mode+0x258>)
 8001266:	6013      	str	r3, [r2, #0]
					if(timer <= 0)
 8001268:	4b62      	ldr	r3, [pc, #392]	; (80013f4 <fsm_mode+0x258>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	dc04      	bgt.n	800127a <fsm_mode+0xde>
					{
						mode = GreenRed;
 8001270:	4b5e      	ldr	r3, [pc, #376]	; (80013ec <fsm_mode+0x250>)
 8001272:	2203      	movs	r2, #3
 8001274:	601a      	str	r2, [r3, #0]
						GreenRedLed();
 8001276:	f7ff fca3 	bl	8000bc0 <GreenRedLed>
					}
				}
				if(button_count[1] != 0)
 800127a:	4b62      	ldr	r3, [pc, #392]	; (8001404 <fsm_mode+0x268>)
 800127c:	885b      	ldrh	r3, [r3, #2]
 800127e:	2b00      	cmp	r3, #0
 8001280:	f000 8104 	beq.w	800148c <fsm_mode+0x2f0>
					changemode = 1;
 8001284:	4b5c      	ldr	r3, [pc, #368]	; (80013f8 <fsm_mode+0x25c>)
 8001286:	2201      	movs	r2, #1
 8001288:	601a      	str	r2, [r3, #0]
			}
			else
				switchManualMode(ManRed, ManRedLed);
			break;
 800128a:	e0ff      	b.n	800148c <fsm_mode+0x2f0>
				switchManualMode(ManRed, ManRedLed);
 800128c:	495e      	ldr	r1, [pc, #376]	; (8001408 <fsm_mode+0x26c>)
 800128e:	2005      	movs	r0, #5
 8001290:	f7ff ff52 	bl	8001138 <switchManualMode>
			break;
 8001294:	e0fa      	b.n	800148c <fsm_mode+0x2f0>
		case GreenRed:
			if(changemode == 0)
 8001296:	4b58      	ldr	r3, [pc, #352]	; (80013f8 <fsm_mode+0x25c>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d120      	bne.n	80012e0 <fsm_mode+0x144>
			{
				if(flag_timer1 == 1)
 800129e:	4b57      	ldr	r3, [pc, #348]	; (80013fc <fsm_mode+0x260>)
 80012a0:	881b      	ldrh	r3, [r3, #0]
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d113      	bne.n	80012ce <fsm_mode+0x132>
				{
					setTimer1(500);
 80012a6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012aa:	f001 f94f 	bl	800254c <setTimer1>
					timer--;
 80012ae:	4b51      	ldr	r3, [pc, #324]	; (80013f4 <fsm_mode+0x258>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	3b01      	subs	r3, #1
 80012b4:	4a4f      	ldr	r2, [pc, #316]	; (80013f4 <fsm_mode+0x258>)
 80012b6:	6013      	str	r3, [r2, #0]
					if(timer <= timeYellow)
 80012b8:	4b4e      	ldr	r3, [pc, #312]	; (80013f4 <fsm_mode+0x258>)
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	4b50      	ldr	r3, [pc, #320]	; (8001400 <fsm_mode+0x264>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	dc04      	bgt.n	80012ce <fsm_mode+0x132>
					{
						mode = YellowRed;
 80012c4:	4b49      	ldr	r3, [pc, #292]	; (80013ec <fsm_mode+0x250>)
 80012c6:	2204      	movs	r2, #4
 80012c8:	601a      	str	r2, [r3, #0]
						YellowRedLed();
 80012ca:	f7ff fc89 	bl	8000be0 <YellowRedLed>
					}
				}
				if(button_count[1] != 0)
 80012ce:	4b4d      	ldr	r3, [pc, #308]	; (8001404 <fsm_mode+0x268>)
 80012d0:	885b      	ldrh	r3, [r3, #2]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	f000 80dc 	beq.w	8001490 <fsm_mode+0x2f4>
					changemode = 1;
 80012d8:	4b47      	ldr	r3, [pc, #284]	; (80013f8 <fsm_mode+0x25c>)
 80012da:	2201      	movs	r2, #1
 80012dc:	601a      	str	r2, [r3, #0]
			}
			else
				switchManualMode(ManRed, ManRedLed);
			break;
 80012de:	e0d7      	b.n	8001490 <fsm_mode+0x2f4>
				switchManualMode(ManRed, ManRedLed);
 80012e0:	4949      	ldr	r1, [pc, #292]	; (8001408 <fsm_mode+0x26c>)
 80012e2:	2005      	movs	r0, #5
 80012e4:	f7ff ff28 	bl	8001138 <switchManualMode>
			break;
 80012e8:	e0d2      	b.n	8001490 <fsm_mode+0x2f4>
		case YellowRed:
			if(changemode == 0)
 80012ea:	4b43      	ldr	r3, [pc, #268]	; (80013f8 <fsm_mode+0x25c>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d122      	bne.n	8001338 <fsm_mode+0x19c>
			{
				if(flag_timer1 == 1)
 80012f2:	4b42      	ldr	r3, [pc, #264]	; (80013fc <fsm_mode+0x260>)
 80012f4:	881b      	ldrh	r3, [r3, #0]
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d115      	bne.n	8001326 <fsm_mode+0x18a>
				{
					setTimer1(500);
 80012fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012fe:	f001 f925 	bl	800254c <setTimer1>
					timer--;
 8001302:	4b3c      	ldr	r3, [pc, #240]	; (80013f4 <fsm_mode+0x258>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	3b01      	subs	r3, #1
 8001308:	4a3a      	ldr	r2, [pc, #232]	; (80013f4 <fsm_mode+0x258>)
 800130a:	6013      	str	r3, [r2, #0]
					if(timer <= 0)
 800130c:	4b39      	ldr	r3, [pc, #228]	; (80013f4 <fsm_mode+0x258>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	2b00      	cmp	r3, #0
 8001312:	dc08      	bgt.n	8001326 <fsm_mode+0x18a>
					{
						mode = RedGreen;
 8001314:	4b35      	ldr	r3, [pc, #212]	; (80013ec <fsm_mode+0x250>)
 8001316:	2201      	movs	r2, #1
 8001318:	601a      	str	r2, [r3, #0]
						timer = timeRed;
 800131a:	4b35      	ldr	r3, [pc, #212]	; (80013f0 <fsm_mode+0x254>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a35      	ldr	r2, [pc, #212]	; (80013f4 <fsm_mode+0x258>)
 8001320:	6013      	str	r3, [r2, #0]
						RedGreenLed();
 8001322:	f7ff fc2d 	bl	8000b80 <RedGreenLed>
					}
				}
				if(button_count[1] != 0)
 8001326:	4b37      	ldr	r3, [pc, #220]	; (8001404 <fsm_mode+0x268>)
 8001328:	885b      	ldrh	r3, [r3, #2]
 800132a:	2b00      	cmp	r3, #0
 800132c:	f000 80b2 	beq.w	8001494 <fsm_mode+0x2f8>
					changemode = 1;
 8001330:	4b31      	ldr	r3, [pc, #196]	; (80013f8 <fsm_mode+0x25c>)
 8001332:	2201      	movs	r2, #1
 8001334:	601a      	str	r2, [r3, #0]
			}
			else
				switchManualMode(ManRed, ManRedLed);
			break;
 8001336:	e0ad      	b.n	8001494 <fsm_mode+0x2f8>
				switchManualMode(ManRed, ManRedLed);
 8001338:	4933      	ldr	r1, [pc, #204]	; (8001408 <fsm_mode+0x26c>)
 800133a:	2005      	movs	r0, #5
 800133c:	f7ff fefc 	bl	8001138 <switchManualMode>
			break;
 8001340:	e0a8      	b.n	8001494 <fsm_mode+0x2f8>
		case ManRed:
			timer = timeRed;
 8001342:	4b2b      	ldr	r3, [pc, #172]	; (80013f0 <fsm_mode+0x254>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a2b      	ldr	r2, [pc, #172]	; (80013f4 <fsm_mode+0x258>)
 8001348:	6013      	str	r3, [r2, #0]
			if(flag_timer1 == 1)
 800134a:	4b2c      	ldr	r3, [pc, #176]	; (80013fc <fsm_mode+0x260>)
 800134c:	881b      	ldrh	r3, [r3, #0]
 800134e:	2b01      	cmp	r3, #1
 8001350:	d105      	bne.n	800135e <fsm_mode+0x1c2>
			{
				setTimer1(500);
 8001352:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001356:	f001 f8f9 	bl	800254c <setTimer1>
				Blink();
 800135a:	f7ff fea9 	bl	80010b0 <Blink>
			}
			if(button_count[1] != 0)
 800135e:	4b29      	ldr	r3, [pc, #164]	; (8001404 <fsm_mode+0x268>)
 8001360:	885b      	ldrh	r3, [r3, #2]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d003      	beq.n	800136e <fsm_mode+0x1d2>
				switchManualMode(ManGreen, ManGreenLed);
 8001366:	4929      	ldr	r1, [pc, #164]	; (800140c <fsm_mode+0x270>)
 8001368:	2007      	movs	r0, #7
 800136a:	f7ff fee5 	bl	8001138 <switchManualMode>
			if(button_count[2] != 0)
 800136e:	4b25      	ldr	r3, [pc, #148]	; (8001404 <fsm_mode+0x268>)
 8001370:	889b      	ldrh	r3, [r3, #4]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <fsm_mode+0x1de>
				increase();
 8001376:	f7ff fc73 	bl	8000c60 <increase>
			if(button_count[3] != 0)
 800137a:	4b22      	ldr	r3, [pc, #136]	; (8001404 <fsm_mode+0x268>)
 800137c:	88db      	ldrh	r3, [r3, #6]
 800137e:	2b00      	cmp	r3, #0
 8001380:	f000 808a 	beq.w	8001498 <fsm_mode+0x2fc>
				balance(timer, timeGreen, timeYellow);
 8001384:	4b1b      	ldr	r3, [pc, #108]	; (80013f4 <fsm_mode+0x258>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a21      	ldr	r2, [pc, #132]	; (8001410 <fsm_mode+0x274>)
 800138a:	6811      	ldr	r1, [r2, #0]
 800138c:	4a1c      	ldr	r2, [pc, #112]	; (8001400 <fsm_mode+0x264>)
 800138e:	6812      	ldr	r2, [r2, #0]
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff fc7b 	bl	8000c8c <balance>
			break;
 8001396:	e07f      	b.n	8001498 <fsm_mode+0x2fc>
		case ManGreen:
			timer = timeGreen;
 8001398:	4b1d      	ldr	r3, [pc, #116]	; (8001410 <fsm_mode+0x274>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a15      	ldr	r2, [pc, #84]	; (80013f4 <fsm_mode+0x258>)
 800139e:	6013      	str	r3, [r2, #0]
			if(flag_timer1 == 1)
 80013a0:	4b16      	ldr	r3, [pc, #88]	; (80013fc <fsm_mode+0x260>)
 80013a2:	881b      	ldrh	r3, [r3, #0]
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d105      	bne.n	80013b4 <fsm_mode+0x218>
			{
				setTimer1(500);
 80013a8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013ac:	f001 f8ce 	bl	800254c <setTimer1>
				Blink();
 80013b0:	f7ff fe7e 	bl	80010b0 <Blink>
			}
			if(button_count[1] != 0)
 80013b4:	4b13      	ldr	r3, [pc, #76]	; (8001404 <fsm_mode+0x268>)
 80013b6:	885b      	ldrh	r3, [r3, #2]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d003      	beq.n	80013c4 <fsm_mode+0x228>
				switchManualMode(ManYellow, ManYellowLed);
 80013bc:	4915      	ldr	r1, [pc, #84]	; (8001414 <fsm_mode+0x278>)
 80013be:	2006      	movs	r0, #6
 80013c0:	f7ff feba 	bl	8001138 <switchManualMode>
			if(button_count[2] != 0)
 80013c4:	4b0f      	ldr	r3, [pc, #60]	; (8001404 <fsm_mode+0x268>)
 80013c6:	889b      	ldrh	r3, [r3, #4]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <fsm_mode+0x234>
				increase();
 80013cc:	f7ff fc48 	bl	8000c60 <increase>
			if(button_count[3] != 0)
 80013d0:	4b0c      	ldr	r3, [pc, #48]	; (8001404 <fsm_mode+0x268>)
 80013d2:	88db      	ldrh	r3, [r3, #6]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d061      	beq.n	800149c <fsm_mode+0x300>
				balance(timeRed, timer, timeYellow);
 80013d8:	4b05      	ldr	r3, [pc, #20]	; (80013f0 <fsm_mode+0x254>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a05      	ldr	r2, [pc, #20]	; (80013f4 <fsm_mode+0x258>)
 80013de:	6811      	ldr	r1, [r2, #0]
 80013e0:	4a07      	ldr	r2, [pc, #28]	; (8001400 <fsm_mode+0x264>)
 80013e2:	6812      	ldr	r2, [r2, #0]
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff fc51 	bl	8000c8c <balance>
			break;
 80013ea:	e057      	b.n	800149c <fsm_mode+0x300>
 80013ec:	20000040 	.word	0x20000040
 80013f0:	20000000 	.word	0x20000000
 80013f4:	20000048 	.word	0x20000048
 80013f8:	20000044 	.word	0x20000044
 80013fc:	20000054 	.word	0x20000054
 8001400:	20000004 	.word	0x20000004
 8001404:	20000064 	.word	0x20000064
 8001408:	08000c01 	.word	0x08000c01
 800140c:	08000c21 	.word	0x08000c21
 8001410:	20000008 	.word	0x20000008
 8001414:	08000c41 	.word	0x08000c41
		case ManYellow:
			timer = timeYellow;
 8001418:	4b24      	ldr	r3, [pc, #144]	; (80014ac <fsm_mode+0x310>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a24      	ldr	r2, [pc, #144]	; (80014b0 <fsm_mode+0x314>)
 800141e:	6013      	str	r3, [r2, #0]
			if(flag_timer1 == 1)
 8001420:	4b24      	ldr	r3, [pc, #144]	; (80014b4 <fsm_mode+0x318>)
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	2b01      	cmp	r3, #1
 8001426:	d105      	bne.n	8001434 <fsm_mode+0x298>
			{
				setTimer1(500);
 8001428:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800142c:	f001 f88e 	bl	800254c <setTimer1>
				Blink();
 8001430:	f7ff fe3e 	bl	80010b0 <Blink>
			}
			if(button_count[1] != 0)
 8001434:	4b20      	ldr	r3, [pc, #128]	; (80014b8 <fsm_mode+0x31c>)
 8001436:	885b      	ldrh	r3, [r3, #2]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d00f      	beq.n	800145c <fsm_mode+0x2c0>
			{
				setTimer1(500);
 800143c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001440:	f001 f884 	bl	800254c <setTimer1>
				mode = RedGreen;
 8001444:	4b1d      	ldr	r3, [pc, #116]	; (80014bc <fsm_mode+0x320>)
 8001446:	2201      	movs	r2, #1
 8001448:	601a      	str	r2, [r3, #0]
				changemode = 0;
 800144a:	4b1d      	ldr	r3, [pc, #116]	; (80014c0 <fsm_mode+0x324>)
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
				timer = timeRed;
 8001450:	4b1c      	ldr	r3, [pc, #112]	; (80014c4 <fsm_mode+0x328>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a16      	ldr	r2, [pc, #88]	; (80014b0 <fsm_mode+0x314>)
 8001456:	6013      	str	r3, [r2, #0]
				RedGreenLed();
 8001458:	f7ff fb92 	bl	8000b80 <RedGreenLed>
			}
			if(button_count[2] != 0)
 800145c:	4b16      	ldr	r3, [pc, #88]	; (80014b8 <fsm_mode+0x31c>)
 800145e:	889b      	ldrh	r3, [r3, #4]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <fsm_mode+0x2cc>
				increase();
 8001464:	f7ff fbfc 	bl	8000c60 <increase>
			if(button_count[3] != 0)
 8001468:	4b13      	ldr	r3, [pc, #76]	; (80014b8 <fsm_mode+0x31c>)
 800146a:	88db      	ldrh	r3, [r3, #6]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d017      	beq.n	80014a0 <fsm_mode+0x304>
				balance(timeRed, timeGreen, timer);
 8001470:	4b14      	ldr	r3, [pc, #80]	; (80014c4 <fsm_mode+0x328>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a14      	ldr	r2, [pc, #80]	; (80014c8 <fsm_mode+0x32c>)
 8001476:	6811      	ldr	r1, [r2, #0]
 8001478:	4a0d      	ldr	r2, [pc, #52]	; (80014b0 <fsm_mode+0x314>)
 800147a:	6812      	ldr	r2, [r2, #0]
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff fc05 	bl	8000c8c <balance>
			break;
 8001482:	e00d      	b.n	80014a0 <fsm_mode+0x304>

		default:
			break;
 8001484:	bf00      	nop
 8001486:	e00c      	b.n	80014a2 <fsm_mode+0x306>
			break;
 8001488:	bf00      	nop
 800148a:	e00a      	b.n	80014a2 <fsm_mode+0x306>
			break;
 800148c:	bf00      	nop
 800148e:	e008      	b.n	80014a2 <fsm_mode+0x306>
			break;
 8001490:	bf00      	nop
 8001492:	e006      	b.n	80014a2 <fsm_mode+0x306>
			break;
 8001494:	bf00      	nop
 8001496:	e004      	b.n	80014a2 <fsm_mode+0x306>
			break;
 8001498:	bf00      	nop
 800149a:	e002      	b.n	80014a2 <fsm_mode+0x306>
			break;
 800149c:	bf00      	nop
 800149e:	e000      	b.n	80014a2 <fsm_mode+0x306>
			break;
 80014a0:	bf00      	nop
	}
	displayTime();
 80014a2:	f7ff fe63 	bl	800116c <displayTime>
}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	20000004 	.word	0x20000004
 80014b0:	20000048 	.word	0x20000048
 80014b4:	20000054 	.word	0x20000054
 80014b8:	20000064 	.word	0x20000064
 80014bc:	20000040 	.word	0x20000040
 80014c0:	20000044 	.word	0x20000044
 80014c4:	20000000 	.word	0x20000000
 80014c8:	20000008 	.word	0x20000008

080014cc <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b08e      	sub	sp, #56	; 0x38
 80014d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80014d2:	f107 031c 	add.w	r3, r7, #28
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	605a      	str	r2, [r3, #4]
 80014dc:	609a      	str	r2, [r3, #8]
 80014de:	60da      	str	r2, [r3, #12]
 80014e0:	611a      	str	r2, [r3, #16]
 80014e2:	615a      	str	r2, [r3, #20]
 80014e4:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80014e6:	463b      	mov	r3, r7
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]
 80014f2:	611a      	str	r2, [r3, #16]
 80014f4:	615a      	str	r2, [r3, #20]
 80014f6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80014f8:	4b2f      	ldr	r3, [pc, #188]	; (80015b8 <MX_FSMC_Init+0xec>)
 80014fa:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80014fe:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001500:	4b2d      	ldr	r3, [pc, #180]	; (80015b8 <MX_FSMC_Init+0xec>)
 8001502:	4a2e      	ldr	r2, [pc, #184]	; (80015bc <MX_FSMC_Init+0xf0>)
 8001504:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001506:	4b2c      	ldr	r3, [pc, #176]	; (80015b8 <MX_FSMC_Init+0xec>)
 8001508:	2200      	movs	r2, #0
 800150a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 800150c:	4b2a      	ldr	r3, [pc, #168]	; (80015b8 <MX_FSMC_Init+0xec>)
 800150e:	2200      	movs	r2, #0
 8001510:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001512:	4b29      	ldr	r3, [pc, #164]	; (80015b8 <MX_FSMC_Init+0xec>)
 8001514:	2200      	movs	r2, #0
 8001516:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001518:	4b27      	ldr	r3, [pc, #156]	; (80015b8 <MX_FSMC_Init+0xec>)
 800151a:	2210      	movs	r2, #16
 800151c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800151e:	4b26      	ldr	r3, [pc, #152]	; (80015b8 <MX_FSMC_Init+0xec>)
 8001520:	2200      	movs	r2, #0
 8001522:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001524:	4b24      	ldr	r3, [pc, #144]	; (80015b8 <MX_FSMC_Init+0xec>)
 8001526:	2200      	movs	r2, #0
 8001528:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800152a:	4b23      	ldr	r3, [pc, #140]	; (80015b8 <MX_FSMC_Init+0xec>)
 800152c:	2200      	movs	r2, #0
 800152e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001530:	4b21      	ldr	r3, [pc, #132]	; (80015b8 <MX_FSMC_Init+0xec>)
 8001532:	2200      	movs	r2, #0
 8001534:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001536:	4b20      	ldr	r3, [pc, #128]	; (80015b8 <MX_FSMC_Init+0xec>)
 8001538:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800153c:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800153e:	4b1e      	ldr	r3, [pc, #120]	; (80015b8 <MX_FSMC_Init+0xec>)
 8001540:	2200      	movs	r2, #0
 8001542:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001544:	4b1c      	ldr	r3, [pc, #112]	; (80015b8 <MX_FSMC_Init+0xec>)
 8001546:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800154a:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800154c:	4b1a      	ldr	r3, [pc, #104]	; (80015b8 <MX_FSMC_Init+0xec>)
 800154e:	2200      	movs	r2, #0
 8001550:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001552:	4b19      	ldr	r3, [pc, #100]	; (80015b8 <MX_FSMC_Init+0xec>)
 8001554:	2200      	movs	r2, #0
 8001556:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001558:	4b17      	ldr	r3, [pc, #92]	; (80015b8 <MX_FSMC_Init+0xec>)
 800155a:	2200      	movs	r2, #0
 800155c:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 800155e:	230f      	movs	r3, #15
 8001560:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8001562:	230f      	movs	r3, #15
 8001564:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8001566:	233c      	movs	r3, #60	; 0x3c
 8001568:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 800156a:	2300      	movs	r3, #0
 800156c:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 800156e:	2310      	movs	r3, #16
 8001570:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8001572:	2311      	movs	r3, #17
 8001574:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001576:	2300      	movs	r3, #0
 8001578:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 800157a:	2308      	movs	r3, #8
 800157c:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800157e:	230f      	movs	r3, #15
 8001580:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8001582:	2309      	movs	r3, #9
 8001584:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001586:	2300      	movs	r3, #0
 8001588:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800158a:	2310      	movs	r3, #16
 800158c:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800158e:	2311      	movs	r3, #17
 8001590:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001592:	2300      	movs	r3, #0
 8001594:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001596:	463a      	mov	r2, r7
 8001598:	f107 031c 	add.w	r3, r7, #28
 800159c:	4619      	mov	r1, r3
 800159e:	4806      	ldr	r0, [pc, #24]	; (80015b8 <MX_FSMC_Init+0xec>)
 80015a0:	f002 fec2 	bl	8004328 <HAL_SRAM_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80015aa:	f000 ffbf 	bl	800252c <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80015ae:	bf00      	nop
 80015b0:	3738      	adds	r7, #56	; 0x38
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	20000084 	.word	0x20000084
 80015bc:	a0000104 	.word	0xa0000104

080015c0 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c6:	1d3b      	adds	r3, r7, #4
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]
 80015d2:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80015d4:	4b1c      	ldr	r3, [pc, #112]	; (8001648 <HAL_FSMC_MspInit+0x88>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d131      	bne.n	8001640 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80015dc:	4b1a      	ldr	r3, [pc, #104]	; (8001648 <HAL_FSMC_MspInit+0x88>)
 80015de:	2201      	movs	r2, #1
 80015e0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	603b      	str	r3, [r7, #0]
 80015e6:	4b19      	ldr	r3, [pc, #100]	; (800164c <HAL_FSMC_MspInit+0x8c>)
 80015e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015ea:	4a18      	ldr	r2, [pc, #96]	; (800164c <HAL_FSMC_MspInit+0x8c>)
 80015ec:	f043 0301 	orr.w	r3, r3, #1
 80015f0:	6393      	str	r3, [r2, #56]	; 0x38
 80015f2:	4b16      	ldr	r3, [pc, #88]	; (800164c <HAL_FSMC_MspInit+0x8c>)
 80015f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015f6:	f003 0301 	and.w	r3, r3, #1
 80015fa:	603b      	str	r3, [r7, #0]
 80015fc:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80015fe:	f64f 7388 	movw	r3, #65416	; 0xff88
 8001602:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001604:	2302      	movs	r3, #2
 8001606:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800160c:	2303      	movs	r3, #3
 800160e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001610:	230c      	movs	r3, #12
 8001612:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001614:	1d3b      	adds	r3, r7, #4
 8001616:	4619      	mov	r1, r3
 8001618:	480d      	ldr	r0, [pc, #52]	; (8001650 <HAL_FSMC_MspInit+0x90>)
 800161a:	f001 fc87 	bl	8002f2c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800161e:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8001622:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001624:	2302      	movs	r3, #2
 8001626:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001628:	2300      	movs	r3, #0
 800162a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162c:	2303      	movs	r3, #3
 800162e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001630:	230c      	movs	r3, #12
 8001632:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001634:	1d3b      	adds	r3, r7, #4
 8001636:	4619      	mov	r1, r3
 8001638:	4806      	ldr	r0, [pc, #24]	; (8001654 <HAL_FSMC_MspInit+0x94>)
 800163a:	f001 fc77 	bl	8002f2c <HAL_GPIO_Init>
 800163e:	e000      	b.n	8001642 <HAL_FSMC_MspInit+0x82>
    return;
 8001640:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001642:	3718      	adds	r7, #24
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	2000003c 	.word	0x2000003c
 800164c:	40023800 	.word	0x40023800
 8001650:	40021000 	.word	0x40021000
 8001654:	40020c00 	.word	0x40020c00

08001658 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001660:	f7ff ffae 	bl	80015c0 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001664:	bf00      	nop
 8001666:	3708      	adds	r7, #8
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}

0800166c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08c      	sub	sp, #48	; 0x30
 8001670:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001672:	f107 031c 	add.w	r3, r7, #28
 8001676:	2200      	movs	r2, #0
 8001678:	601a      	str	r2, [r3, #0]
 800167a:	605a      	str	r2, [r3, #4]
 800167c:	609a      	str	r2, [r3, #8]
 800167e:	60da      	str	r2, [r3, #12]
 8001680:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	61bb      	str	r3, [r7, #24]
 8001686:	4b6f      	ldr	r3, [pc, #444]	; (8001844 <MX_GPIO_Init+0x1d8>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168a:	4a6e      	ldr	r2, [pc, #440]	; (8001844 <MX_GPIO_Init+0x1d8>)
 800168c:	f043 0310 	orr.w	r3, r3, #16
 8001690:	6313      	str	r3, [r2, #48]	; 0x30
 8001692:	4b6c      	ldr	r3, [pc, #432]	; (8001844 <MX_GPIO_Init+0x1d8>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	f003 0310 	and.w	r3, r3, #16
 800169a:	61bb      	str	r3, [r7, #24]
 800169c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	617b      	str	r3, [r7, #20]
 80016a2:	4b68      	ldr	r3, [pc, #416]	; (8001844 <MX_GPIO_Init+0x1d8>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a6:	4a67      	ldr	r2, [pc, #412]	; (8001844 <MX_GPIO_Init+0x1d8>)
 80016a8:	f043 0304 	orr.w	r3, r3, #4
 80016ac:	6313      	str	r3, [r2, #48]	; 0x30
 80016ae:	4b65      	ldr	r3, [pc, #404]	; (8001844 <MX_GPIO_Init+0x1d8>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	f003 0304 	and.w	r3, r3, #4
 80016b6:	617b      	str	r3, [r7, #20]
 80016b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	613b      	str	r3, [r7, #16]
 80016be:	4b61      	ldr	r3, [pc, #388]	; (8001844 <MX_GPIO_Init+0x1d8>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c2:	4a60      	ldr	r2, [pc, #384]	; (8001844 <MX_GPIO_Init+0x1d8>)
 80016c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016c8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ca:	4b5e      	ldr	r3, [pc, #376]	; (8001844 <MX_GPIO_Init+0x1d8>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016d2:	613b      	str	r3, [r7, #16]
 80016d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	4b5a      	ldr	r3, [pc, #360]	; (8001844 <MX_GPIO_Init+0x1d8>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016de:	4a59      	ldr	r2, [pc, #356]	; (8001844 <MX_GPIO_Init+0x1d8>)
 80016e0:	f043 0301 	orr.w	r3, r3, #1
 80016e4:	6313      	str	r3, [r2, #48]	; 0x30
 80016e6:	4b57      	ldr	r3, [pc, #348]	; (8001844 <MX_GPIO_Init+0x1d8>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ea:	f003 0301 	and.w	r3, r3, #1
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	60bb      	str	r3, [r7, #8]
 80016f6:	4b53      	ldr	r3, [pc, #332]	; (8001844 <MX_GPIO_Init+0x1d8>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fa:	4a52      	ldr	r2, [pc, #328]	; (8001844 <MX_GPIO_Init+0x1d8>)
 80016fc:	f043 0308 	orr.w	r3, r3, #8
 8001700:	6313      	str	r3, [r2, #48]	; 0x30
 8001702:	4b50      	ldr	r3, [pc, #320]	; (8001844 <MX_GPIO_Init+0x1d8>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001706:	f003 0308 	and.w	r3, r3, #8
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800170e:	2300      	movs	r3, #0
 8001710:	607b      	str	r3, [r7, #4]
 8001712:	4b4c      	ldr	r3, [pc, #304]	; (8001844 <MX_GPIO_Init+0x1d8>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001716:	4a4b      	ldr	r2, [pc, #300]	; (8001844 <MX_GPIO_Init+0x1d8>)
 8001718:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800171c:	6313      	str	r3, [r2, #48]	; 0x30
 800171e:	4b49      	ldr	r3, [pc, #292]	; (8001844 <MX_GPIO_Init+0x1d8>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001726:	607b      	str	r3, [r7, #4]
 8001728:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800172a:	2300      	movs	r3, #0
 800172c:	603b      	str	r3, [r7, #0]
 800172e:	4b45      	ldr	r3, [pc, #276]	; (8001844 <MX_GPIO_Init+0x1d8>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	4a44      	ldr	r2, [pc, #272]	; (8001844 <MX_GPIO_Init+0x1d8>)
 8001734:	f043 0302 	orr.w	r3, r3, #2
 8001738:	6313      	str	r3, [r2, #48]	; 0x30
 800173a:	4b42      	ldr	r3, [pc, #264]	; (8001844 <MX_GPIO_Init+0x1d8>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	f003 0302 	and.w	r3, r3, #2
 8001742:	603b      	str	r3, [r7, #0]
 8001744:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8001746:	2200      	movs	r2, #0
 8001748:	2170      	movs	r1, #112	; 0x70
 800174a:	483f      	ldr	r0, [pc, #252]	; (8001848 <MX_GPIO_Init+0x1dc>)
 800174c:	f001 fd8a 	bl	8003264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001750:	2200      	movs	r2, #0
 8001752:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001756:	483d      	ldr	r0, [pc, #244]	; (800184c <MX_GPIO_Init+0x1e0>)
 8001758:	f001 fd84 	bl	8003264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 800175c:	2200      	movs	r2, #0
 800175e:	2140      	movs	r1, #64	; 0x40
 8001760:	483b      	ldr	r0, [pc, #236]	; (8001850 <MX_GPIO_Init+0x1e4>)
 8001762:	f001 fd7f 	bl	8003264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8001766:	2200      	movs	r2, #0
 8001768:	f44f 7180 	mov.w	r1, #256	; 0x100
 800176c:	4839      	ldr	r0, [pc, #228]	; (8001854 <MX_GPIO_Init+0x1e8>)
 800176e:	f001 fd79 	bl	8003264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8001772:	2200      	movs	r2, #0
 8001774:	2108      	movs	r1, #8
 8001776:	4838      	ldr	r0, [pc, #224]	; (8001858 <MX_GPIO_Init+0x1ec>)
 8001778:	f001 fd74 	bl	8003264 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 800177c:	2370      	movs	r3, #112	; 0x70
 800177e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001780:	2301      	movs	r3, #1
 8001782:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001788:	2300      	movs	r3, #0
 800178a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800178c:	f107 031c 	add.w	r3, r7, #28
 8001790:	4619      	mov	r1, r3
 8001792:	482d      	ldr	r0, [pc, #180]	; (8001848 <MX_GPIO_Init+0x1dc>)
 8001794:	f001 fbca 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8001798:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800179c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800179e:	2301      	movs	r3, #1
 80017a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a6:	2300      	movs	r3, #0
 80017a8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 80017aa:	f107 031c 	add.w	r3, r7, #28
 80017ae:	4619      	mov	r1, r3
 80017b0:	4826      	ldr	r0, [pc, #152]	; (800184c <MX_GPIO_Init+0x1e0>)
 80017b2:	f001 fbbb 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 80017b6:	23c0      	movs	r3, #192	; 0xc0
 80017b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017ba:	2300      	movs	r3, #0
 80017bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017be:	2300      	movs	r3, #0
 80017c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c2:	f107 031c 	add.w	r3, r7, #28
 80017c6:	4619      	mov	r1, r3
 80017c8:	4822      	ldr	r0, [pc, #136]	; (8001854 <MX_GPIO_Init+0x1e8>)
 80017ca:	f001 fbaf 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 80017ce:	2330      	movs	r3, #48	; 0x30
 80017d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017d2:	2300      	movs	r3, #0
 80017d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017da:	f107 031c 	add.w	r3, r7, #28
 80017de:	4619      	mov	r1, r3
 80017e0:	481a      	ldr	r0, [pc, #104]	; (800184c <MX_GPIO_Init+0x1e0>)
 80017e2:	f001 fba3 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 80017e6:	2340      	movs	r3, #64	; 0x40
 80017e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ea:	2301      	movs	r3, #1
 80017ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ee:	2300      	movs	r3, #0
 80017f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f2:	2300      	movs	r3, #0
 80017f4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 80017f6:	f107 031c 	add.w	r3, r7, #28
 80017fa:	4619      	mov	r1, r3
 80017fc:	4814      	ldr	r0, [pc, #80]	; (8001850 <MX_GPIO_Init+0x1e4>)
 80017fe:	f001 fb95 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8001802:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001806:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001808:	2301      	movs	r3, #1
 800180a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001810:	2300      	movs	r3, #0
 8001812:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8001814:	f107 031c 	add.w	r3, r7, #28
 8001818:	4619      	mov	r1, r3
 800181a:	480e      	ldr	r0, [pc, #56]	; (8001854 <MX_GPIO_Init+0x1e8>)
 800181c:	f001 fb86 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8001820:	2308      	movs	r3, #8
 8001822:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001824:	2301      	movs	r3, #1
 8001826:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001828:	2300      	movs	r3, #0
 800182a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182c:	2300      	movs	r3, #0
 800182e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8001830:	f107 031c 	add.w	r3, r7, #28
 8001834:	4619      	mov	r1, r3
 8001836:	4808      	ldr	r0, [pc, #32]	; (8001858 <MX_GPIO_Init+0x1ec>)
 8001838:	f001 fb78 	bl	8002f2c <HAL_GPIO_Init>

}
 800183c:	bf00      	nop
 800183e:	3730      	adds	r7, #48	; 0x30
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	40023800 	.word	0x40023800
 8001848:	40021000 	.word	0x40021000
 800184c:	40020800 	.word	0x40020800
 8001850:	40021800 	.word	0x40021800
 8001854:	40020000 	.word	0x40020000
 8001858:	40020c00 	.word	0x40020c00

0800185c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001860:	4b12      	ldr	r3, [pc, #72]	; (80018ac <MX_I2C1_Init+0x50>)
 8001862:	4a13      	ldr	r2, [pc, #76]	; (80018b0 <MX_I2C1_Init+0x54>)
 8001864:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001866:	4b11      	ldr	r3, [pc, #68]	; (80018ac <MX_I2C1_Init+0x50>)
 8001868:	4a12      	ldr	r2, [pc, #72]	; (80018b4 <MX_I2C1_Init+0x58>)
 800186a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800186c:	4b0f      	ldr	r3, [pc, #60]	; (80018ac <MX_I2C1_Init+0x50>)
 800186e:	2200      	movs	r2, #0
 8001870:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001872:	4b0e      	ldr	r3, [pc, #56]	; (80018ac <MX_I2C1_Init+0x50>)
 8001874:	2200      	movs	r2, #0
 8001876:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001878:	4b0c      	ldr	r3, [pc, #48]	; (80018ac <MX_I2C1_Init+0x50>)
 800187a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800187e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001880:	4b0a      	ldr	r3, [pc, #40]	; (80018ac <MX_I2C1_Init+0x50>)
 8001882:	2200      	movs	r2, #0
 8001884:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001886:	4b09      	ldr	r3, [pc, #36]	; (80018ac <MX_I2C1_Init+0x50>)
 8001888:	2200      	movs	r2, #0
 800188a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800188c:	4b07      	ldr	r3, [pc, #28]	; (80018ac <MX_I2C1_Init+0x50>)
 800188e:	2200      	movs	r2, #0
 8001890:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001892:	4b06      	ldr	r3, [pc, #24]	; (80018ac <MX_I2C1_Init+0x50>)
 8001894:	2200      	movs	r2, #0
 8001896:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001898:	4804      	ldr	r0, [pc, #16]	; (80018ac <MX_I2C1_Init+0x50>)
 800189a:	f001 fcfd 	bl	8003298 <HAL_I2C_Init>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80018a4:	f000 fe42 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018a8:	bf00      	nop
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	200000d4 	.word	0x200000d4
 80018b0:	40005400 	.word	0x40005400
 80018b4:	000186a0 	.word	0x000186a0

080018b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08a      	sub	sp, #40	; 0x28
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c0:	f107 0314 	add.w	r3, r7, #20
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a19      	ldr	r2, [pc, #100]	; (800193c <HAL_I2C_MspInit+0x84>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d12b      	bne.n	8001932 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	613b      	str	r3, [r7, #16]
 80018de:	4b18      	ldr	r3, [pc, #96]	; (8001940 <HAL_I2C_MspInit+0x88>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e2:	4a17      	ldr	r2, [pc, #92]	; (8001940 <HAL_I2C_MspInit+0x88>)
 80018e4:	f043 0302 	orr.w	r3, r3, #2
 80018e8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ea:	4b15      	ldr	r3, [pc, #84]	; (8001940 <HAL_I2C_MspInit+0x88>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	613b      	str	r3, [r7, #16]
 80018f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018f6:	23c0      	movs	r3, #192	; 0xc0
 80018f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018fa:	2312      	movs	r3, #18
 80018fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001902:	2303      	movs	r3, #3
 8001904:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001906:	2304      	movs	r3, #4
 8001908:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800190a:	f107 0314 	add.w	r3, r7, #20
 800190e:	4619      	mov	r1, r3
 8001910:	480c      	ldr	r0, [pc, #48]	; (8001944 <HAL_I2C_MspInit+0x8c>)
 8001912:	f001 fb0b 	bl	8002f2c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	60fb      	str	r3, [r7, #12]
 800191a:	4b09      	ldr	r3, [pc, #36]	; (8001940 <HAL_I2C_MspInit+0x88>)
 800191c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191e:	4a08      	ldr	r2, [pc, #32]	; (8001940 <HAL_I2C_MspInit+0x88>)
 8001920:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001924:	6413      	str	r3, [r2, #64]	; 0x40
 8001926:	4b06      	ldr	r3, [pc, #24]	; (8001940 <HAL_I2C_MspInit+0x88>)
 8001928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800192e:	60fb      	str	r3, [r7, #12]
 8001930:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001932:	bf00      	nop
 8001934:	3728      	adds	r7, #40	; 0x28
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40005400 	.word	0x40005400
 8001940:	40023800 	.word	0x40023800
 8001944:	40020400 	.word	0x40020400

08001948 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg) //
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	4603      	mov	r3, r0
 8001950:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8001952:	4a04      	ldr	r2, [pc, #16]	; (8001964 <LCD_WR_REG+0x1c>)
 8001954:	88fb      	ldrh	r3, [r7, #6]
 8001956:	8013      	strh	r3, [r2, #0]
}
 8001958:	bf00      	nop
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr
 8001964:	600ffffe 	.word	0x600ffffe

08001968 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8001972:	4a04      	ldr	r2, [pc, #16]	; (8001984 <LCD_WR_DATA+0x1c>)
 8001974:	88fb      	ldrh	r3, [r7, #6]
 8001976:	8053      	strh	r3, [r2, #2]
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	600ffffe 	.word	0x600ffffe

08001988 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 800198e:	4b06      	ldr	r3, [pc, #24]	; (80019a8 <LCD_RD_DATA+0x20>)
 8001990:	885b      	ldrh	r3, [r3, #2]
 8001992:	b29b      	uxth	r3, r3
 8001994:	80fb      	strh	r3, [r7, #6]
	return ram;
 8001996:	88fb      	ldrh	r3, [r7, #6]
 8001998:	b29b      	uxth	r3, r3
}
 800199a:	4618      	mov	r0, r3
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	600ffffe 	.word	0x600ffffe

080019ac <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 80019ac:	b590      	push	{r4, r7, lr}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	4604      	mov	r4, r0
 80019b4:	4608      	mov	r0, r1
 80019b6:	4611      	mov	r1, r2
 80019b8:	461a      	mov	r2, r3
 80019ba:	4623      	mov	r3, r4
 80019bc:	80fb      	strh	r3, [r7, #6]
 80019be:	4603      	mov	r3, r0
 80019c0:	80bb      	strh	r3, [r7, #4]
 80019c2:	460b      	mov	r3, r1
 80019c4:	807b      	strh	r3, [r7, #2]
 80019c6:	4613      	mov	r3, r2
 80019c8:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 80019ca:	202a      	movs	r0, #42	; 0x2a
 80019cc:	f7ff ffbc 	bl	8001948 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 80019d0:	88fb      	ldrh	r3, [r7, #6]
 80019d2:	0a1b      	lsrs	r3, r3, #8
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff ffc6 	bl	8001968 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 80019dc:	88fb      	ldrh	r3, [r7, #6]
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff ffc0 	bl	8001968 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 80019e8:	887b      	ldrh	r3, [r7, #2]
 80019ea:	0a1b      	lsrs	r3, r3, #8
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff ffba 	bl	8001968 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 80019f4:	887b      	ldrh	r3, [r7, #2]
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff ffb4 	bl	8001968 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8001a00:	202b      	movs	r0, #43	; 0x2b
 8001a02:	f7ff ffa1 	bl	8001948 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8001a06:	88bb      	ldrh	r3, [r7, #4]
 8001a08:	0a1b      	lsrs	r3, r3, #8
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7ff ffab 	bl	8001968 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8001a12:	88bb      	ldrh	r3, [r7, #4]
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff ffa5 	bl	8001968 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8001a1e:	883b      	ldrh	r3, [r7, #0]
 8001a20:	0a1b      	lsrs	r3, r3, #8
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff ff9f 	bl	8001968 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8001a2a:	883b      	ldrh	r3, [r7, #0]
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	b29b      	uxth	r3, r3
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7ff ff99 	bl	8001968 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8001a36:	202c      	movs	r0, #44	; 0x2c
 8001a38:	f7ff ff86 	bl	8001948 <LCD_WR_REG>
}
 8001a3c:	bf00      	nop
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd90      	pop	{r4, r7, pc}

08001a44 <lcd_Clear>:
	return (((r>>11)<<11)|((g>>10)<<5)|(b>>11));
}


void lcd_Clear(uint16_t color) //
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	uint8_t buffer[2];
	buffer[0] = color >> 8;
 8001a4e:	88fb      	ldrh	r3, [r7, #6]
 8001a50:	0a1b      	lsrs	r3, r3, #8
 8001a52:	b29b      	uxth	r3, r3
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	723b      	strb	r3, [r7, #8]
	buffer[1] = color;
 8001a58:	88fb      	ldrh	r3, [r7, #6]
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	727b      	strb	r3, [r7, #9]
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8001a5e:	4b15      	ldr	r3, [pc, #84]	; (8001ab4 <lcd_Clear+0x70>)
 8001a60:	881b      	ldrh	r3, [r3, #0]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	b29a      	uxth	r2, r3
 8001a66:	4b13      	ldr	r3, [pc, #76]	; (8001ab4 <lcd_Clear+0x70>)
 8001a68:	885b      	ldrh	r3, [r3, #2]
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	b29b      	uxth	r3, r3
 8001a6e:	2100      	movs	r1, #0
 8001a70:	2000      	movs	r0, #0
 8001a72:	f7ff ff9b 	bl	80019ac <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8001a76:	2300      	movs	r3, #0
 8001a78:	81fb      	strh	r3, [r7, #14]
 8001a7a:	e011      	b.n	8001aa0 <lcd_Clear+0x5c>
	{
		for(j=0;j<lcddev.height;j++)
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	81bb      	strh	r3, [r7, #12]
 8001a80:	e006      	b.n	8001a90 <lcd_Clear+0x4c>
		{
			LCD_WR_DATA(color);
 8001a82:	88fb      	ldrh	r3, [r7, #6]
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff ff6f 	bl	8001968 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8001a8a:	89bb      	ldrh	r3, [r7, #12]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	81bb      	strh	r3, [r7, #12]
 8001a90:	4b08      	ldr	r3, [pc, #32]	; (8001ab4 <lcd_Clear+0x70>)
 8001a92:	885b      	ldrh	r3, [r3, #2]
 8001a94:	89ba      	ldrh	r2, [r7, #12]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d3f3      	bcc.n	8001a82 <lcd_Clear+0x3e>
	for(i=0;i<lcddev.width;i++)
 8001a9a:	89fb      	ldrh	r3, [r7, #14]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	81fb      	strh	r3, [r7, #14]
 8001aa0:	4b04      	ldr	r3, [pc, #16]	; (8001ab4 <lcd_Clear+0x70>)
 8001aa2:	881b      	ldrh	r3, [r3, #0]
 8001aa4:	89fa      	ldrh	r2, [r7, #14]
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d3e8      	bcc.n	8001a7c <lcd_Clear+0x38>
//			sram_WriteBuffer(&buffer, (i*lcddev.width+j)*4, 2);
		}
	}
}
 8001aaa:	bf00      	nop
 8001aac:	bf00      	nop
 8001aae:	3710      	adds	r7, #16
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	20000128 	.word	0x20000128

08001ab8 <lcd_DrawPoint>:
		}
	}
}

void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	4603      	mov	r3, r0
 8001ac0:	80fb      	strh	r3, [r7, #6]
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	80bb      	strh	r3, [r7, #4]
 8001ac6:	4613      	mov	r3, r2
 8001ac8:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 8001aca:	88bb      	ldrh	r3, [r7, #4]
 8001acc:	88fa      	ldrh	r2, [r7, #6]
 8001ace:	88b9      	ldrh	r1, [r7, #4]
 8001ad0:	88f8      	ldrh	r0, [r7, #6]
 8001ad2:	f7ff ff6b 	bl	80019ac <lcd_AddressSet>
	LCD_WR_DATA(color);
 8001ad6:	887b      	ldrh	r3, [r7, #2]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff ff45 	bl	8001968 <LCD_WR_DATA>
}
 8001ade:	bf00      	nop
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
	...

08001ae8 <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001ae8:	b590      	push	{r4, r7, lr}
 8001aea:	b087      	sub	sp, #28
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4604      	mov	r4, r0
 8001af0:	4608      	mov	r0, r1
 8001af2:	4611      	mov	r1, r2
 8001af4:	461a      	mov	r2, r3
 8001af6:	4623      	mov	r3, r4
 8001af8:	80fb      	strh	r3, [r7, #6]
 8001afa:	4603      	mov	r3, r0
 8001afc:	80bb      	strh	r3, [r7, #4]
 8001afe:	460b      	mov	r3, r1
 8001b00:	70fb      	strb	r3, [r7, #3]
 8001b02:	4613      	mov	r3, r2
 8001b04:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001b06:	2300      	movs	r3, #0
 8001b08:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8001b0a:	88fb      	ldrh	r3, [r7, #6]
 8001b0c:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8001b0e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001b12:	085b      	lsrs	r3, r3, #1
 8001b14:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001b16:	7bfb      	ldrb	r3, [r7, #15]
 8001b18:	08db      	lsrs	r3, r3, #3
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	7bfb      	ldrb	r3, [r7, #15]
 8001b20:	f003 0307 	and.w	r3, r3, #7
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	bf14      	ite	ne
 8001b2a:	2301      	movne	r3, #1
 8001b2c:	2300      	moveq	r3, #0
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	4413      	add	r3, r2
 8001b32:	b29a      	uxth	r2, r3
 8001b34:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001b38:	b29b      	uxth	r3, r3
 8001b3a:	fb12 f303 	smulbb	r3, r2, r3
 8001b3e:	81bb      	strh	r3, [r7, #12]
	num=num-' ';
 8001b40:	78fb      	ldrb	r3, [r7, #3]
 8001b42:	3b20      	subs	r3, #32
 8001b44:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8001b46:	7bfb      	ldrb	r3, [r7, #15]
 8001b48:	b29a      	uxth	r2, r3
 8001b4a:	88fb      	ldrh	r3, [r7, #6]
 8001b4c:	4413      	add	r3, r2
 8001b4e:	b29b      	uxth	r3, r3
 8001b50:	3b01      	subs	r3, #1
 8001b52:	b29c      	uxth	r4, r3
 8001b54:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001b58:	b29a      	uxth	r2, r3
 8001b5a:	88bb      	ldrh	r3, [r7, #4]
 8001b5c:	4413      	add	r3, r2
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	3b01      	subs	r3, #1
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	88b9      	ldrh	r1, [r7, #4]
 8001b66:	88f8      	ldrh	r0, [r7, #6]
 8001b68:	4622      	mov	r2, r4
 8001b6a:	f7ff ff1f 	bl	80019ac <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8001b6e:	2300      	movs	r3, #0
 8001b70:	827b      	strh	r3, [r7, #18]
 8001b72:	e07a      	b.n	8001c6a <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8001b74:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001b78:	2b0c      	cmp	r3, #12
 8001b7a:	d028      	beq.n	8001bce <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[num][i];
 8001b7c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001b80:	2b10      	cmp	r3, #16
 8001b82:	d108      	bne.n	8001b96 <lcd_ShowChar+0xae>
 8001b84:	78fa      	ldrb	r2, [r7, #3]
 8001b86:	8a7b      	ldrh	r3, [r7, #18]
 8001b88:	493c      	ldr	r1, [pc, #240]	; (8001c7c <lcd_ShowChar+0x194>)
 8001b8a:	0112      	lsls	r2, r2, #4
 8001b8c:	440a      	add	r2, r1
 8001b8e:	4413      	add	r3, r2
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	75fb      	strb	r3, [r7, #23]
 8001b94:	e01b      	b.n	8001bce <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[num][i];
 8001b96:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001b9a:	2b18      	cmp	r3, #24
 8001b9c:	d10b      	bne.n	8001bb6 <lcd_ShowChar+0xce>
 8001b9e:	78fa      	ldrb	r2, [r7, #3]
 8001ba0:	8a79      	ldrh	r1, [r7, #18]
 8001ba2:	4837      	ldr	r0, [pc, #220]	; (8001c80 <lcd_ShowChar+0x198>)
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	4413      	add	r3, r2
 8001baa:	011b      	lsls	r3, r3, #4
 8001bac:	4403      	add	r3, r0
 8001bae:	440b      	add	r3, r1
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	75fb      	strb	r3, [r7, #23]
 8001bb4:	e00b      	b.n	8001bce <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[num][i];
 8001bb6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001bba:	2b20      	cmp	r3, #32
 8001bbc:	d15a      	bne.n	8001c74 <lcd_ShowChar+0x18c>
 8001bbe:	78fa      	ldrb	r2, [r7, #3]
 8001bc0:	8a7b      	ldrh	r3, [r7, #18]
 8001bc2:	4930      	ldr	r1, [pc, #192]	; (8001c84 <lcd_ShowChar+0x19c>)
 8001bc4:	0192      	lsls	r2, r2, #6
 8001bc6:	440a      	add	r2, r1
 8001bc8:	4413      	add	r3, r2
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001bce:	2300      	movs	r3, #0
 8001bd0:	75bb      	strb	r3, [r7, #22]
 8001bd2:	e044      	b.n	8001c5e <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001bd4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d120      	bne.n	8001c1e <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001bdc:	7dfa      	ldrb	r2, [r7, #23]
 8001bde:	7dbb      	ldrb	r3, [r7, #22]
 8001be0:	fa42 f303 	asr.w	r3, r2, r3
 8001be4:	f003 0301 	and.w	r3, r3, #1
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d004      	beq.n	8001bf6 <lcd_ShowChar+0x10e>
 8001bec:	883b      	ldrh	r3, [r7, #0]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7ff feba 	bl	8001968 <LCD_WR_DATA>
 8001bf4:	e003      	b.n	8001bfe <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001bf6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7ff feb5 	bl	8001968 <LCD_WR_DATA>
				m++;
 8001bfe:	7d7b      	ldrb	r3, [r7, #21]
 8001c00:	3301      	adds	r3, #1
 8001c02:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001c04:	7d7b      	ldrb	r3, [r7, #21]
 8001c06:	7bfa      	ldrb	r2, [r7, #15]
 8001c08:	fbb3 f1f2 	udiv	r1, r3, r2
 8001c0c:	fb02 f201 	mul.w	r2, r2, r1
 8001c10:	1a9b      	subs	r3, r3, r2
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d11f      	bne.n	8001c58 <lcd_ShowChar+0x170>
				{
					m=0;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	757b      	strb	r3, [r7, #21]
					break;
 8001c1c:	e022      	b.n	8001c64 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001c1e:	7dfa      	ldrb	r2, [r7, #23]
 8001c20:	7dbb      	ldrb	r3, [r7, #22]
 8001c22:	fa42 f303 	asr.w	r3, r2, r3
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d005      	beq.n	8001c3a <lcd_ShowChar+0x152>
 8001c2e:	883a      	ldrh	r2, [r7, #0]
 8001c30:	88b9      	ldrh	r1, [r7, #4]
 8001c32:	88fb      	ldrh	r3, [r7, #6]
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff ff3f 	bl	8001ab8 <lcd_DrawPoint>
				x++;
 8001c3a:	88fb      	ldrh	r3, [r7, #6]
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001c40:	88fa      	ldrh	r2, [r7, #6]
 8001c42:	8a3b      	ldrh	r3, [r7, #16]
 8001c44:	1ad2      	subs	r2, r2, r3
 8001c46:	7bfb      	ldrb	r3, [r7, #15]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d105      	bne.n	8001c58 <lcd_ShowChar+0x170>
				{
					x=x0;
 8001c4c:	8a3b      	ldrh	r3, [r7, #16]
 8001c4e:	80fb      	strh	r3, [r7, #6]
					y++;
 8001c50:	88bb      	ldrh	r3, [r7, #4]
 8001c52:	3301      	adds	r3, #1
 8001c54:	80bb      	strh	r3, [r7, #4]
					break;
 8001c56:	e005      	b.n	8001c64 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001c58:	7dbb      	ldrb	r3, [r7, #22]
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	75bb      	strb	r3, [r7, #22]
 8001c5e:	7dbb      	ldrb	r3, [r7, #22]
 8001c60:	2b07      	cmp	r3, #7
 8001c62:	d9b7      	bls.n	8001bd4 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001c64:	8a7b      	ldrh	r3, [r7, #18]
 8001c66:	3301      	adds	r3, #1
 8001c68:	827b      	strh	r3, [r7, #18]
 8001c6a:	8a7a      	ldrh	r2, [r7, #18]
 8001c6c:	89bb      	ldrh	r3, [r7, #12]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d380      	bcc.n	8001b74 <lcd_ShowChar+0x8c>
 8001c72:	e000      	b.n	8001c76 <lcd_ShowChar+0x18e>
		else return;
 8001c74:	bf00      	nop
				}
			}
		}
	}
}
 8001c76:	371c      	adds	r7, #28
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd90      	pop	{r4, r7, pc}
 8001c7c:	08005ee0 	.word	0x08005ee0
 8001c80:	080064d0 	.word	0x080064d0
 8001c84:	080076a0 	.word	0x080076a0

08001c88 <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b085      	sub	sp, #20
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	460a      	mov	r2, r1
 8001c92:	71fb      	strb	r3, [r7, #7]
 8001c94:	4613      	mov	r3, r2
 8001c96:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8001c9c:	e004      	b.n	8001ca8 <mypow+0x20>
 8001c9e:	79fa      	ldrb	r2, [r7, #7]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	fb02 f303 	mul.w	r3, r2, r3
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	79bb      	ldrb	r3, [r7, #6]
 8001caa:	1e5a      	subs	r2, r3, #1
 8001cac:	71ba      	strb	r2, [r7, #6]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d1f5      	bne.n	8001c9e <mypow+0x16>
	return result;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3714      	adds	r7, #20
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr

08001cc0 <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey) //len: ddooj daif cuar so
{
 8001cc0:	b590      	push	{r4, r7, lr}
 8001cc2:	b089      	sub	sp, #36	; 0x24
 8001cc4:	af04      	add	r7, sp, #16
 8001cc6:	4604      	mov	r4, r0
 8001cc8:	4608      	mov	r0, r1
 8001cca:	4611      	mov	r1, r2
 8001ccc:	461a      	mov	r2, r3
 8001cce:	4623      	mov	r3, r4
 8001cd0:	80fb      	strh	r3, [r7, #6]
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	80bb      	strh	r3, [r7, #4]
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	807b      	strh	r3, [r7, #2]
 8001cda:	4613      	mov	r3, r2
 8001cdc:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8001ce2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001ce6:	085b      	lsrs	r3, r3, #1
 8001ce8:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 8001cea:	2300      	movs	r3, #0
 8001cec:	73fb      	strb	r3, [r7, #15]
 8001cee:	e059      	b.n	8001da4 <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8001cf0:	887c      	ldrh	r4, [r7, #2]
 8001cf2:	787a      	ldrb	r2, [r7, #1]
 8001cf4:	7bfb      	ldrb	r3, [r7, #15]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	4619      	mov	r1, r3
 8001d00:	200a      	movs	r0, #10
 8001d02:	f7ff ffc1 	bl	8001c88 <mypow>
 8001d06:	4603      	mov	r3, r0
 8001d08:	fbb4 f1f3 	udiv	r1, r4, r3
 8001d0c:	4b2a      	ldr	r3, [pc, #168]	; (8001db8 <lcd_ShowIntNum+0xf8>)
 8001d0e:	fba3 2301 	umull	r2, r3, r3, r1
 8001d12:	08da      	lsrs	r2, r3, #3
 8001d14:	4613      	mov	r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	4413      	add	r3, r2
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	1aca      	subs	r2, r1, r3
 8001d1e:	4613      	mov	r3, r2
 8001d20:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 8001d22:	7bbb      	ldrb	r3, [r7, #14]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d121      	bne.n	8001d6c <lcd_ShowIntNum+0xac>
 8001d28:	7bfa      	ldrb	r2, [r7, #15]
 8001d2a:	787b      	ldrb	r3, [r7, #1]
 8001d2c:	3b01      	subs	r3, #1
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	da1c      	bge.n	8001d6c <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 8001d32:	7b3b      	ldrb	r3, [r7, #12]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d117      	bne.n	8001d68 <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 8001d38:	7bfb      	ldrb	r3, [r7, #15]
 8001d3a:	b29a      	uxth	r2, r3
 8001d3c:	7b7b      	ldrb	r3, [r7, #13]
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	fb12 f303 	smulbb	r3, r2, r3
 8001d44:	b29a      	uxth	r2, r3
 8001d46:	88fb      	ldrh	r3, [r7, #6]
 8001d48:	4413      	add	r3, r2
 8001d4a:	b298      	uxth	r0, r3
 8001d4c:	8c3a      	ldrh	r2, [r7, #32]
 8001d4e:	88b9      	ldrh	r1, [r7, #4]
 8001d50:	2300      	movs	r3, #0
 8001d52:	9302      	str	r3, [sp, #8]
 8001d54:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001d58:	9301      	str	r3, [sp, #4]
 8001d5a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001d5c:	9300      	str	r3, [sp, #0]
 8001d5e:	4613      	mov	r3, r2
 8001d60:	2220      	movs	r2, #32
 8001d62:	f7ff fec1 	bl	8001ae8 <lcd_ShowChar>
				continue;
 8001d66:	e01a      	b.n	8001d9e <lcd_ShowIntNum+0xde>
			}else enshow=1;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8001d6c:	7bfb      	ldrb	r3, [r7, #15]
 8001d6e:	b29a      	uxth	r2, r3
 8001d70:	7b7b      	ldrb	r3, [r7, #13]
 8001d72:	b29b      	uxth	r3, r3
 8001d74:	fb12 f303 	smulbb	r3, r2, r3
 8001d78:	b29a      	uxth	r2, r3
 8001d7a:	88fb      	ldrh	r3, [r7, #6]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	b298      	uxth	r0, r3
 8001d80:	7b3b      	ldrb	r3, [r7, #12]
 8001d82:	3330      	adds	r3, #48	; 0x30
 8001d84:	b2da      	uxtb	r2, r3
 8001d86:	8c3c      	ldrh	r4, [r7, #32]
 8001d88:	88b9      	ldrh	r1, [r7, #4]
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	9302      	str	r3, [sp, #8]
 8001d8e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001d92:	9301      	str	r3, [sp, #4]
 8001d94:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	4623      	mov	r3, r4
 8001d9a:	f7ff fea5 	bl	8001ae8 <lcd_ShowChar>
	for(t=0;t<len;t++)
 8001d9e:	7bfb      	ldrb	r3, [r7, #15]
 8001da0:	3301      	adds	r3, #1
 8001da2:	73fb      	strb	r3, [r7, #15]
 8001da4:	7bfa      	ldrb	r2, [r7, #15]
 8001da6:	787b      	ldrb	r3, [r7, #1]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d3a1      	bcc.n	8001cf0 <lcd_ShowIntNum+0x30>
	}
}
 8001dac:	bf00      	nop
 8001dae:	bf00      	nop
 8001db0:	3714      	adds	r7, #20
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd90      	pop	{r4, r7, pc}
 8001db6:	bf00      	nop
 8001db8:	cccccccd 	.word	0xcccccccd

08001dbc <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	091b      	lsrs	r3, r3, #4
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	f003 0303 	and.w	r3, r3, #3
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d007      	beq.n	8001de6 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8001dd6:	4b0a      	ldr	r3, [pc, #40]	; (8001e00 <lcd_SetDir+0x44>)
 8001dd8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001ddc:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8001dde:	4b08      	ldr	r3, [pc, #32]	; (8001e00 <lcd_SetDir+0x44>)
 8001de0:	22f0      	movs	r2, #240	; 0xf0
 8001de2:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001de4:	e006      	b.n	8001df4 <lcd_SetDir+0x38>
		lcddev.width=240;
 8001de6:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <lcd_SetDir+0x44>)
 8001de8:	22f0      	movs	r2, #240	; 0xf0
 8001dea:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001dec:	4b04      	ldr	r3, [pc, #16]	; (8001e00 <lcd_SetDir+0x44>)
 8001dee:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001df2:	805a      	strh	r2, [r3, #2]
}
 8001df4:	bf00      	nop
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr
 8001e00:	20000128 	.word	0x20000128

08001e04 <lcd_init>:


void lcd_init(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001e08:	2200      	movs	r2, #0
 8001e0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e0e:	48aa      	ldr	r0, [pc, #680]	; (80020b8 <lcd_init+0x2b4>)
 8001e10:	f001 fa28 	bl	8003264 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001e14:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001e18:	f000 fec0 	bl	8002b9c <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e22:	48a5      	ldr	r0, [pc, #660]	; (80020b8 <lcd_init+0x2b4>)
 8001e24:	f001 fa1e 	bl	8003264 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001e28:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001e2c:	f000 feb6 	bl	8002b9c <HAL_Delay>
	lcd_SetDir(L2R_U2D);
 8001e30:	2000      	movs	r0, #0
 8001e32:	f7ff ffc3 	bl	8001dbc <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001e36:	20d3      	movs	r0, #211	; 0xd3
 8001e38:	f7ff fd86 	bl	8001948 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8001e3c:	f7ff fda4 	bl	8001988 <LCD_RD_DATA>
 8001e40:	4603      	mov	r3, r0
 8001e42:	461a      	mov	r2, r3
 8001e44:	4b9d      	ldr	r3, [pc, #628]	; (80020bc <lcd_init+0x2b8>)
 8001e46:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001e48:	f7ff fd9e 	bl	8001988 <LCD_RD_DATA>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	461a      	mov	r2, r3
 8001e50:	4b9a      	ldr	r3, [pc, #616]	; (80020bc <lcd_init+0x2b8>)
 8001e52:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001e54:	f7ff fd98 	bl	8001988 <LCD_RD_DATA>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	4b97      	ldr	r3, [pc, #604]	; (80020bc <lcd_init+0x2b8>)
 8001e5e:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001e60:	4b96      	ldr	r3, [pc, #600]	; (80020bc <lcd_init+0x2b8>)
 8001e62:	889b      	ldrh	r3, [r3, #4]
 8001e64:	021b      	lsls	r3, r3, #8
 8001e66:	b29a      	uxth	r2, r3
 8001e68:	4b94      	ldr	r3, [pc, #592]	; (80020bc <lcd_init+0x2b8>)
 8001e6a:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8001e6c:	f7ff fd8c 	bl	8001988 <LCD_RD_DATA>
 8001e70:	4603      	mov	r3, r0
 8001e72:	461a      	mov	r2, r3
 8001e74:	4b91      	ldr	r3, [pc, #580]	; (80020bc <lcd_init+0x2b8>)
 8001e76:	889b      	ldrh	r3, [r3, #4]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	b29a      	uxth	r2, r3
 8001e7c:	4b8f      	ldr	r3, [pc, #572]	; (80020bc <lcd_init+0x2b8>)
 8001e7e:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001e80:	20cf      	movs	r0, #207	; 0xcf
 8001e82:	f7ff fd61 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e86:	2000      	movs	r0, #0
 8001e88:	f7ff fd6e 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001e8c:	20c1      	movs	r0, #193	; 0xc1
 8001e8e:	f7ff fd6b 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001e92:	2030      	movs	r0, #48	; 0x30
 8001e94:	f7ff fd68 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001e98:	20ed      	movs	r0, #237	; 0xed
 8001e9a:	f7ff fd55 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001e9e:	2064      	movs	r0, #100	; 0x64
 8001ea0:	f7ff fd62 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001ea4:	2003      	movs	r0, #3
 8001ea6:	f7ff fd5f 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001eaa:	2012      	movs	r0, #18
 8001eac:	f7ff fd5c 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001eb0:	2081      	movs	r0, #129	; 0x81
 8001eb2:	f7ff fd59 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001eb6:	20e8      	movs	r0, #232	; 0xe8
 8001eb8:	f7ff fd46 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001ebc:	2085      	movs	r0, #133	; 0x85
 8001ebe:	f7ff fd53 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001ec2:	2010      	movs	r0, #16
 8001ec4:	f7ff fd50 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001ec8:	207a      	movs	r0, #122	; 0x7a
 8001eca:	f7ff fd4d 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001ece:	20cb      	movs	r0, #203	; 0xcb
 8001ed0:	f7ff fd3a 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001ed4:	2039      	movs	r0, #57	; 0x39
 8001ed6:	f7ff fd47 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001eda:	202c      	movs	r0, #44	; 0x2c
 8001edc:	f7ff fd44 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001ee0:	2000      	movs	r0, #0
 8001ee2:	f7ff fd41 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001ee6:	2034      	movs	r0, #52	; 0x34
 8001ee8:	f7ff fd3e 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001eec:	2002      	movs	r0, #2
 8001eee:	f7ff fd3b 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001ef2:	20f7      	movs	r0, #247	; 0xf7
 8001ef4:	f7ff fd28 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001ef8:	2020      	movs	r0, #32
 8001efa:	f7ff fd35 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001efe:	20ea      	movs	r0, #234	; 0xea
 8001f00:	f7ff fd22 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001f04:	2000      	movs	r0, #0
 8001f06:	f7ff fd2f 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f0a:	2000      	movs	r0, #0
 8001f0c:	f7ff fd2c 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001f10:	20c0      	movs	r0, #192	; 0xc0
 8001f12:	f7ff fd19 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001f16:	201b      	movs	r0, #27
 8001f18:	f7ff fd26 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001f1c:	20c1      	movs	r0, #193	; 0xc1
 8001f1e:	f7ff fd13 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001f22:	2001      	movs	r0, #1
 8001f24:	f7ff fd20 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001f28:	20c5      	movs	r0, #197	; 0xc5
 8001f2a:	f7ff fd0d 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001f2e:	2030      	movs	r0, #48	; 0x30
 8001f30:	f7ff fd1a 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001f34:	2030      	movs	r0, #48	; 0x30
 8001f36:	f7ff fd17 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8001f3a:	20c7      	movs	r0, #199	; 0xc7
 8001f3c:	f7ff fd04 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001f40:	20b7      	movs	r0, #183	; 0xb7
 8001f42:	f7ff fd11 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001f46:	2036      	movs	r0, #54	; 0x36
 8001f48:	f7ff fcfe 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x08|L2R_U2D);
 8001f4c:	2008      	movs	r0, #8
 8001f4e:	f7ff fd0b 	bl	8001968 <LCD_WR_DATA>

//	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
	LCD_WR_REG(0x3A);
 8001f52:	203a      	movs	r0, #58	; 0x3a
 8001f54:	f7ff fcf8 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001f58:	2055      	movs	r0, #85	; 0x55
 8001f5a:	f7ff fd05 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001f5e:	20b1      	movs	r0, #177	; 0xb1
 8001f60:	f7ff fcf2 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001f64:	2000      	movs	r0, #0
 8001f66:	f7ff fcff 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8001f6a:	201a      	movs	r0, #26
 8001f6c:	f7ff fcfc 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001f70:	20b6      	movs	r0, #182	; 0xb6
 8001f72:	f7ff fce9 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001f76:	200a      	movs	r0, #10
 8001f78:	f7ff fcf6 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001f7c:	20a2      	movs	r0, #162	; 0xa2
 8001f7e:	f7ff fcf3 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001f82:	20f2      	movs	r0, #242	; 0xf2
 8001f84:	f7ff fce0 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001f88:	2000      	movs	r0, #0
 8001f8a:	f7ff fced 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001f8e:	2026      	movs	r0, #38	; 0x26
 8001f90:	f7ff fcda 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001f94:	2001      	movs	r0, #1
 8001f96:	f7ff fce7 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001f9a:	20e0      	movs	r0, #224	; 0xe0
 8001f9c:	f7ff fcd4 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001fa0:	200f      	movs	r0, #15
 8001fa2:	f7ff fce1 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001fa6:	202a      	movs	r0, #42	; 0x2a
 8001fa8:	f7ff fcde 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001fac:	2028      	movs	r0, #40	; 0x28
 8001fae:	f7ff fcdb 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001fb2:	2008      	movs	r0, #8
 8001fb4:	f7ff fcd8 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001fb8:	200e      	movs	r0, #14
 8001fba:	f7ff fcd5 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001fbe:	2008      	movs	r0, #8
 8001fc0:	f7ff fcd2 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001fc4:	2054      	movs	r0, #84	; 0x54
 8001fc6:	f7ff fccf 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001fca:	20a9      	movs	r0, #169	; 0xa9
 8001fcc:	f7ff fccc 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001fd0:	2043      	movs	r0, #67	; 0x43
 8001fd2:	f7ff fcc9 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001fd6:	200a      	movs	r0, #10
 8001fd8:	f7ff fcc6 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001fdc:	200f      	movs	r0, #15
 8001fde:	f7ff fcc3 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001fe2:	2000      	movs	r0, #0
 8001fe4:	f7ff fcc0 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001fe8:	2000      	movs	r0, #0
 8001fea:	f7ff fcbd 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001fee:	2000      	movs	r0, #0
 8001ff0:	f7ff fcba 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001ff4:	2000      	movs	r0, #0
 8001ff6:	f7ff fcb7 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001ffa:	20e1      	movs	r0, #225	; 0xe1
 8001ffc:	f7ff fca4 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002000:	2000      	movs	r0, #0
 8002002:	f7ff fcb1 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8002006:	2015      	movs	r0, #21
 8002008:	f7ff fcae 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 800200c:	2017      	movs	r0, #23
 800200e:	f7ff fcab 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8002012:	2007      	movs	r0, #7
 8002014:	f7ff fca8 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8002018:	2011      	movs	r0, #17
 800201a:	f7ff fca5 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 800201e:	2006      	movs	r0, #6
 8002020:	f7ff fca2 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8002024:	202b      	movs	r0, #43	; 0x2b
 8002026:	f7ff fc9f 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800202a:	2056      	movs	r0, #86	; 0x56
 800202c:	f7ff fc9c 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8002030:	203c      	movs	r0, #60	; 0x3c
 8002032:	f7ff fc99 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8002036:	2005      	movs	r0, #5
 8002038:	f7ff fc96 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800203c:	2010      	movs	r0, #16
 800203e:	f7ff fc93 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002042:	200f      	movs	r0, #15
 8002044:	f7ff fc90 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002048:	203f      	movs	r0, #63	; 0x3f
 800204a:	f7ff fc8d 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800204e:	203f      	movs	r0, #63	; 0x3f
 8002050:	f7ff fc8a 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002054:	200f      	movs	r0, #15
 8002056:	f7ff fc87 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 800205a:	202b      	movs	r0, #43	; 0x2b
 800205c:	f7ff fc74 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002060:	2000      	movs	r0, #0
 8002062:	f7ff fc81 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002066:	2000      	movs	r0, #0
 8002068:	f7ff fc7e 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 800206c:	2001      	movs	r0, #1
 800206e:	f7ff fc7b 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8002072:	203f      	movs	r0, #63	; 0x3f
 8002074:	f7ff fc78 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8002078:	202a      	movs	r0, #42	; 0x2a
 800207a:	f7ff fc65 	bl	8001948 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800207e:	2000      	movs	r0, #0
 8002080:	f7ff fc72 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002084:	2000      	movs	r0, #0
 8002086:	f7ff fc6f 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800208a:	2000      	movs	r0, #0
 800208c:	f7ff fc6c 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8002090:	20ef      	movs	r0, #239	; 0xef
 8002092:	f7ff fc69 	bl	8001968 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8002096:	2011      	movs	r0, #17
 8002098:	f7ff fc56 	bl	8001948 <LCD_WR_REG>
	HAL_Delay(120);
 800209c:	2078      	movs	r0, #120	; 0x78
 800209e:	f000 fd7d 	bl	8002b9c <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 80020a2:	2029      	movs	r0, #41	; 0x29
 80020a4:	f7ff fc50 	bl	8001948 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80020a8:	2201      	movs	r2, #1
 80020aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020ae:	4804      	ldr	r0, [pc, #16]	; (80020c0 <lcd_init+0x2bc>)
 80020b0:	f001 f8d8 	bl	8003264 <HAL_GPIO_WritePin>
}
 80020b4:	bf00      	nop
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	40020800 	.word	0x40020800
 80020bc:	20000128 	.word	0x20000128
 80020c0:	40020000 	.word	0x40020000

080020c4 <_draw_circle_8>:

void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
 80020d0:	603b      	str	r3, [r7, #0]
	lcd_DrawPoint(xc + x, yc + y, c);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	b29a      	uxth	r2, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	b29b      	uxth	r3, r3
 80020da:	4413      	add	r3, r2
 80020dc:	b298      	uxth	r0, r3
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	b29b      	uxth	r3, r3
 80020e6:	4413      	add	r3, r2
 80020e8:	b29b      	uxth	r3, r3
 80020ea:	8b3a      	ldrh	r2, [r7, #24]
 80020ec:	4619      	mov	r1, r3
 80020ee:	f7ff fce3 	bl	8001ab8 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc + y, c);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	b29b      	uxth	r3, r3
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	b298      	uxth	r0, r3
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	b29a      	uxth	r2, r3
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	b29b      	uxth	r3, r3
 8002106:	4413      	add	r3, r2
 8002108:	b29b      	uxth	r3, r3
 800210a:	8b3a      	ldrh	r2, [r7, #24]
 800210c:	4619      	mov	r1, r3
 800210e:	f7ff fcd3 	bl	8001ab8 <lcd_DrawPoint>

	lcd_DrawPoint(xc + x, yc - y, c);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	b29a      	uxth	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	b29b      	uxth	r3, r3
 800211a:	4413      	add	r3, r2
 800211c:	b298      	uxth	r0, r3
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	b29a      	uxth	r2, r3
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	b29b      	uxth	r3, r3
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	b29b      	uxth	r3, r3
 800212a:	8b3a      	ldrh	r2, [r7, #24]
 800212c:	4619      	mov	r1, r3
 800212e:	f7ff fcc3 	bl	8001ab8 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc - y, c);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	b29a      	uxth	r2, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	b29b      	uxth	r3, r3
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	b298      	uxth	r0, r3
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	b29a      	uxth	r2, r3
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	b29b      	uxth	r3, r3
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	b29b      	uxth	r3, r3
 800214a:	8b3a      	ldrh	r2, [r7, #24]
 800214c:	4619      	mov	r1, r3
 800214e:	f7ff fcb3 	bl	8001ab8 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc + x, c);
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	b29a      	uxth	r2, r3
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	b29b      	uxth	r3, r3
 800215a:	4413      	add	r3, r2
 800215c:	b298      	uxth	r0, r3
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	b29a      	uxth	r2, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	b29b      	uxth	r3, r3
 8002166:	4413      	add	r3, r2
 8002168:	b29b      	uxth	r3, r3
 800216a:	8b3a      	ldrh	r2, [r7, #24]
 800216c:	4619      	mov	r1, r3
 800216e:	f7ff fca3 	bl	8001ab8 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc + x, c);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	b29a      	uxth	r2, r3
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	b29b      	uxth	r3, r3
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	b298      	uxth	r0, r3
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	b29a      	uxth	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	b29b      	uxth	r3, r3
 8002186:	4413      	add	r3, r2
 8002188:	b29b      	uxth	r3, r3
 800218a:	8b3a      	ldrh	r2, [r7, #24]
 800218c:	4619      	mov	r1, r3
 800218e:	f7ff fc93 	bl	8001ab8 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc - x, c);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	b29a      	uxth	r2, r3
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	b29b      	uxth	r3, r3
 800219a:	4413      	add	r3, r2
 800219c:	b298      	uxth	r0, r3
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	b29a      	uxth	r2, r3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	b29b      	uxth	r3, r3
 80021a6:	1ad3      	subs	r3, r2, r3
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	8b3a      	ldrh	r2, [r7, #24]
 80021ac:	4619      	mov	r1, r3
 80021ae:	f7ff fc83 	bl	8001ab8 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc - x, c);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	b29a      	uxth	r2, r3
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	b29b      	uxth	r3, r3
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	b298      	uxth	r0, r3
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	b29a      	uxth	r2, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	8b3a      	ldrh	r2, [r7, #24]
 80021cc:	4619      	mov	r1, r3
 80021ce:	f7ff fc73 	bl	8001ab8 <lcd_DrawPoint>
}
 80021d2:	bf00      	nop
 80021d4:	3710      	adds	r7, #16
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <lcd_DrawCircle>:

void lcd_DrawCircle(int xc, int yc,uint16_t c,int r, int fill) //ve duong or hinh, c: color
{
 80021da:	b580      	push	{r7, lr}
 80021dc:	b08a      	sub	sp, #40	; 0x28
 80021de:	af02      	add	r7, sp, #8
 80021e0:	60f8      	str	r0, [r7, #12]
 80021e2:	60b9      	str	r1, [r7, #8]
 80021e4:	603b      	str	r3, [r7, #0]
 80021e6:	4613      	mov	r3, r2
 80021e8:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 80021ea:	2300      	movs	r3, #0
 80021ec:	61fb      	str	r3, [r7, #28]
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	f1c3 0303 	rsb	r3, r3, #3
 80021fa:	613b      	str	r3, [r7, #16]


	if (fill)
 80021fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d04f      	beq.n	80022a2 <lcd_DrawCircle+0xc8>
	{
		while (x <= y) {
 8002202:	e029      	b.n	8002258 <lcd_DrawCircle+0x7e>
			for (yi = x; yi <= y; yi++)
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	617b      	str	r3, [r7, #20]
 8002208:	e00a      	b.n	8002220 <lcd_DrawCircle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 800220a:	88fb      	ldrh	r3, [r7, #6]
 800220c:	9300      	str	r3, [sp, #0]
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	69fa      	ldr	r2, [r7, #28]
 8002212:	68b9      	ldr	r1, [r7, #8]
 8002214:	68f8      	ldr	r0, [r7, #12]
 8002216:	f7ff ff55 	bl	80020c4 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	3301      	adds	r3, #1
 800221e:	617b      	str	r3, [r7, #20]
 8002220:	697a      	ldr	r2, [r7, #20]
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	429a      	cmp	r2, r3
 8002226:	ddf0      	ble.n	800220a <lcd_DrawCircle+0x30>

			if (d < 0) {
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	2b00      	cmp	r3, #0
 800222c:	da06      	bge.n	800223c <lcd_DrawCircle+0x62>
				d = d + 4 * x + 6;
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	009a      	lsls	r2, r3, #2
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	4413      	add	r3, r2
 8002236:	3306      	adds	r3, #6
 8002238:	613b      	str	r3, [r7, #16]
 800223a:	e00a      	b.n	8002252 <lcd_DrawCircle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 800223c:	69fa      	ldr	r2, [r7, #28]
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	009a      	lsls	r2, r3, #2
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	4413      	add	r3, r2
 8002248:	330a      	adds	r3, #10
 800224a:	613b      	str	r3, [r7, #16]
				y--;
 800224c:	69bb      	ldr	r3, [r7, #24]
 800224e:	3b01      	subs	r3, #1
 8002250:	61bb      	str	r3, [r7, #24]
			}
			x++;
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	3301      	adds	r3, #1
 8002256:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8002258:	69fa      	ldr	r2, [r7, #28]
 800225a:	69bb      	ldr	r3, [r7, #24]
 800225c:	429a      	cmp	r2, r3
 800225e:	ddd1      	ble.n	8002204 <lcd_DrawCircle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 8002260:	e023      	b.n	80022aa <lcd_DrawCircle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 8002262:	88fb      	ldrh	r3, [r7, #6]
 8002264:	9300      	str	r3, [sp, #0]
 8002266:	69bb      	ldr	r3, [r7, #24]
 8002268:	69fa      	ldr	r2, [r7, #28]
 800226a:	68b9      	ldr	r1, [r7, #8]
 800226c:	68f8      	ldr	r0, [r7, #12]
 800226e:	f7ff ff29 	bl	80020c4 <_draw_circle_8>
			if (d < 0) {
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	2b00      	cmp	r3, #0
 8002276:	da06      	bge.n	8002286 <lcd_DrawCircle+0xac>
				d = d + 4 * x + 6;
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	009a      	lsls	r2, r3, #2
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	4413      	add	r3, r2
 8002280:	3306      	adds	r3, #6
 8002282:	613b      	str	r3, [r7, #16]
 8002284:	e00a      	b.n	800229c <lcd_DrawCircle+0xc2>
				d = d + 4 * (x - y) + 10;
 8002286:	69fa      	ldr	r2, [r7, #28]
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	009a      	lsls	r2, r3, #2
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	4413      	add	r3, r2
 8002292:	330a      	adds	r3, #10
 8002294:	613b      	str	r3, [r7, #16]
				y--;
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	3b01      	subs	r3, #1
 800229a:	61bb      	str	r3, [r7, #24]
			x++;
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	3301      	adds	r3, #1
 80022a0:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 80022a2:	69fa      	ldr	r2, [r7, #28]
 80022a4:	69bb      	ldr	r3, [r7, #24]
 80022a6:	429a      	cmp	r2, r3
 80022a8:	dddb      	ble.n	8002262 <lcd_DrawCircle+0x88>
}
 80022aa:	bf00      	nop
 80022ac:	3720      	adds	r7, #32
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
	...

080022b4 <led7_init>:
uint8_t arrayOfNum[10] = {0x03, 0x9f, 0x25, 0x0d, 0x99, 0x49, 0x41, 0x1f, 0x01, 0x09};// 9 numbers
uint16_t spi_buffer = 0xffff;

int led7_index = 0;

void led7_init(){
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80022b8:	2201      	movs	r2, #1
 80022ba:	2140      	movs	r1, #64	; 0x40
 80022bc:	4802      	ldr	r0, [pc, #8]	; (80022c8 <led7_init+0x14>)
 80022be:	f000 ffd1 	bl	8003264 <HAL_GPIO_WritePin>
}
 80022c2:	bf00      	nop
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	40021800 	.word	0x40021800

080022cc <led7_Scan>:

void led7_Scan(){
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 80022d0:	4b3f      	ldr	r3, [pc, #252]	; (80023d0 <led7_Scan+0x104>)
 80022d2:	881b      	ldrh	r3, [r3, #0]
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	b29a      	uxth	r2, r3
 80022d8:	4b3d      	ldr	r3, [pc, #244]	; (80023d0 <led7_Scan+0x104>)
 80022da:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 80022dc:	4b3d      	ldr	r3, [pc, #244]	; (80023d4 <led7_Scan+0x108>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a3d      	ldr	r2, [pc, #244]	; (80023d8 <led7_Scan+0x10c>)
 80022e2:	5cd3      	ldrb	r3, [r2, r3]
 80022e4:	021b      	lsls	r3, r3, #8
 80022e6:	b21a      	sxth	r2, r3
 80022e8:	4b39      	ldr	r3, [pc, #228]	; (80023d0 <led7_Scan+0x104>)
 80022ea:	881b      	ldrh	r3, [r3, #0]
 80022ec:	b21b      	sxth	r3, r3
 80022ee:	4313      	orrs	r3, r2
 80022f0:	b21b      	sxth	r3, r3
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	4b36      	ldr	r3, [pc, #216]	; (80023d0 <led7_Scan+0x104>)
 80022f6:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 80022f8:	4b36      	ldr	r3, [pc, #216]	; (80023d4 <led7_Scan+0x108>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2b03      	cmp	r3, #3
 80022fe:	d847      	bhi.n	8002390 <led7_Scan+0xc4>
 8002300:	a201      	add	r2, pc, #4	; (adr r2, 8002308 <led7_Scan+0x3c>)
 8002302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002306:	bf00      	nop
 8002308:	08002319 	.word	0x08002319
 800230c:	08002337 	.word	0x08002337
 8002310:	08002355 	.word	0x08002355
 8002314:	08002373 	.word	0x08002373
	case 0:
		spi_buffer |= 0x00b0;
 8002318:	4b2d      	ldr	r3, [pc, #180]	; (80023d0 <led7_Scan+0x104>)
 800231a:	881b      	ldrh	r3, [r3, #0]
 800231c:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8002320:	b29a      	uxth	r2, r3
 8002322:	4b2b      	ldr	r3, [pc, #172]	; (80023d0 <led7_Scan+0x104>)
 8002324:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 8002326:	4b2a      	ldr	r3, [pc, #168]	; (80023d0 <led7_Scan+0x104>)
 8002328:	881b      	ldrh	r3, [r3, #0]
 800232a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800232e:	b29a      	uxth	r2, r3
 8002330:	4b27      	ldr	r3, [pc, #156]	; (80023d0 <led7_Scan+0x104>)
 8002332:	801a      	strh	r2, [r3, #0]
		break;
 8002334:	e02d      	b.n	8002392 <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 8002336:	4b26      	ldr	r3, [pc, #152]	; (80023d0 <led7_Scan+0x104>)
 8002338:	881b      	ldrh	r3, [r3, #0]
 800233a:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 800233e:	b29a      	uxth	r2, r3
 8002340:	4b23      	ldr	r3, [pc, #140]	; (80023d0 <led7_Scan+0x104>)
 8002342:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 8002344:	4b22      	ldr	r3, [pc, #136]	; (80023d0 <led7_Scan+0x104>)
 8002346:	881b      	ldrh	r3, [r3, #0]
 8002348:	f023 0320 	bic.w	r3, r3, #32
 800234c:	b29a      	uxth	r2, r3
 800234e:	4b20      	ldr	r3, [pc, #128]	; (80023d0 <led7_Scan+0x104>)
 8002350:	801a      	strh	r2, [r3, #0]
		break;
 8002352:	e01e      	b.n	8002392 <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8002354:	4b1e      	ldr	r3, [pc, #120]	; (80023d0 <led7_Scan+0x104>)
 8002356:	881b      	ldrh	r3, [r3, #0]
 8002358:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 800235c:	b29a      	uxth	r2, r3
 800235e:	4b1c      	ldr	r3, [pc, #112]	; (80023d0 <led7_Scan+0x104>)
 8002360:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 8002362:	4b1b      	ldr	r3, [pc, #108]	; (80023d0 <led7_Scan+0x104>)
 8002364:	881b      	ldrh	r3, [r3, #0]
 8002366:	f023 0310 	bic.w	r3, r3, #16
 800236a:	b29a      	uxth	r2, r3
 800236c:	4b18      	ldr	r3, [pc, #96]	; (80023d0 <led7_Scan+0x104>)
 800236e:	801a      	strh	r2, [r3, #0]
		break;
 8002370:	e00f      	b.n	8002392 <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 8002372:	4b17      	ldr	r3, [pc, #92]	; (80023d0 <led7_Scan+0x104>)
 8002374:	881b      	ldrh	r3, [r3, #0]
 8002376:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800237a:	b29a      	uxth	r2, r3
 800237c:	4b14      	ldr	r3, [pc, #80]	; (80023d0 <led7_Scan+0x104>)
 800237e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8002380:	4b13      	ldr	r3, [pc, #76]	; (80023d0 <led7_Scan+0x104>)
 8002382:	881b      	ldrh	r3, [r3, #0]
 8002384:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002388:	b29a      	uxth	r2, r3
 800238a:	4b11      	ldr	r3, [pc, #68]	; (80023d0 <led7_Scan+0x104>)
 800238c:	801a      	strh	r2, [r3, #0]
		break;
 800238e:	e000      	b.n	8002392 <led7_Scan+0xc6>
	default:
		break;
 8002390:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 8002392:	4b10      	ldr	r3, [pc, #64]	; (80023d4 <led7_Scan+0x108>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	3301      	adds	r3, #1
 8002398:	425a      	negs	r2, r3
 800239a:	f003 0303 	and.w	r3, r3, #3
 800239e:	f002 0203 	and.w	r2, r2, #3
 80023a2:	bf58      	it	pl
 80023a4:	4253      	negpl	r3, r2
 80023a6:	4a0b      	ldr	r2, [pc, #44]	; (80023d4 <led7_Scan+0x108>)
 80023a8:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 80023aa:	2200      	movs	r2, #0
 80023ac:	2140      	movs	r1, #64	; 0x40
 80023ae:	480b      	ldr	r0, [pc, #44]	; (80023dc <led7_Scan+0x110>)
 80023b0:	f000 ff58 	bl	8003264 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 80023b4:	2301      	movs	r3, #1
 80023b6:	2202      	movs	r2, #2
 80023b8:	4905      	ldr	r1, [pc, #20]	; (80023d0 <led7_Scan+0x104>)
 80023ba:	4809      	ldr	r0, [pc, #36]	; (80023e0 <led7_Scan+0x114>)
 80023bc:	f001 fdad 	bl	8003f1a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80023c0:	2201      	movs	r2, #1
 80023c2:	2140      	movs	r1, #64	; 0x40
 80023c4:	4805      	ldr	r0, [pc, #20]	; (80023dc <led7_Scan+0x110>)
 80023c6:	f000 ff4d 	bl	8003264 <HAL_GPIO_WritePin>
}
 80023ca:	bf00      	nop
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	20000010 	.word	0x20000010
 80023d4:	20000050 	.word	0x20000050
 80023d8:	2000000c 	.word	0x2000000c
 80023dc:	40021800 	.word	0x40021800
 80023e0:	20000164 	.word	0x20000164

080023e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023e8:	f000 fb66 	bl	8002ab8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023ec:	f000 f812 	bl	8002414 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023f0:	f7ff f93c 	bl	800166c <MX_GPIO_Init>
  MX_TIM2_Init();
 80023f4:	f000 fa1e 	bl	8002834 <MX_TIM2_Init>
  MX_SPI1_Init();
 80023f8:	f000 f926 	bl	8002648 <MX_SPI1_Init>
  MX_FSMC_Init();
 80023fc:	f7ff f866 	bl	80014cc <MX_FSMC_Init>
  MX_I2C1_Init();
 8002400:	f7ff fa2c 	bl	800185c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002404:	f000 fab4 	bl	8002970 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 8002408:	f000 f86e 	bl	80024e8 <system_init>
//	  flag_timer2 = 0;
//	  button_Scan();
//	  test_LedDebug();
//	  ds3231_ReadTime();
//	  test_Uart();
	  fsm_mode();
 800240c:	f7fe fec6 	bl	800119c <fsm_mode>
 8002410:	e7fc      	b.n	800240c <main+0x28>
	...

08002414 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b094      	sub	sp, #80	; 0x50
 8002418:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800241a:	f107 0320 	add.w	r3, r7, #32
 800241e:	2230      	movs	r2, #48	; 0x30
 8002420:	2100      	movs	r1, #0
 8002422:	4618      	mov	r0, r3
 8002424:	f003 fd02 	bl	8005e2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002428:	f107 030c 	add.w	r3, r7, #12
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]
 8002430:	605a      	str	r2, [r3, #4]
 8002432:	609a      	str	r2, [r3, #8]
 8002434:	60da      	str	r2, [r3, #12]
 8002436:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002438:	2300      	movs	r3, #0
 800243a:	60bb      	str	r3, [r7, #8]
 800243c:	4b28      	ldr	r3, [pc, #160]	; (80024e0 <SystemClock_Config+0xcc>)
 800243e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002440:	4a27      	ldr	r2, [pc, #156]	; (80024e0 <SystemClock_Config+0xcc>)
 8002442:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002446:	6413      	str	r3, [r2, #64]	; 0x40
 8002448:	4b25      	ldr	r3, [pc, #148]	; (80024e0 <SystemClock_Config+0xcc>)
 800244a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002450:	60bb      	str	r3, [r7, #8]
 8002452:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002454:	2300      	movs	r3, #0
 8002456:	607b      	str	r3, [r7, #4]
 8002458:	4b22      	ldr	r3, [pc, #136]	; (80024e4 <SystemClock_Config+0xd0>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a21      	ldr	r2, [pc, #132]	; (80024e4 <SystemClock_Config+0xd0>)
 800245e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002462:	6013      	str	r3, [r2, #0]
 8002464:	4b1f      	ldr	r3, [pc, #124]	; (80024e4 <SystemClock_Config+0xd0>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800246c:	607b      	str	r3, [r7, #4]
 800246e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002470:	2302      	movs	r3, #2
 8002472:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002474:	2301      	movs	r3, #1
 8002476:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002478:	2310      	movs	r3, #16
 800247a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800247c:	2302      	movs	r3, #2
 800247e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002480:	2300      	movs	r3, #0
 8002482:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002484:	2308      	movs	r3, #8
 8002486:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002488:	23a8      	movs	r3, #168	; 0xa8
 800248a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800248c:	2302      	movs	r3, #2
 800248e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002490:	2304      	movs	r3, #4
 8002492:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002494:	f107 0320 	add.w	r3, r7, #32
 8002498:	4618      	mov	r0, r3
 800249a:	f001 f841 	bl	8003520 <HAL_RCC_OscConfig>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80024a4:	f000 f842 	bl	800252c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024a8:	230f      	movs	r3, #15
 80024aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024ac:	2302      	movs	r3, #2
 80024ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024b0:	2300      	movs	r3, #0
 80024b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80024b4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80024b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80024ba:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80024be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80024c0:	f107 030c 	add.w	r3, r7, #12
 80024c4:	2105      	movs	r1, #5
 80024c6:	4618      	mov	r0, r3
 80024c8:	f001 faa2 	bl	8003a10 <HAL_RCC_ClockConfig>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80024d2:	f000 f82b 	bl	800252c <Error_Handler>
  }
}
 80024d6:	bf00      	nop
 80024d8:	3750      	adds	r7, #80	; 0x50
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	40023800 	.word	0x40023800
 80024e4:	40007000 	.word	0x40007000

080024e8 <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 80024ec:	2200      	movs	r2, #0
 80024ee:	2120      	movs	r1, #32
 80024f0:	480d      	ldr	r0, [pc, #52]	; (8002528 <system_init+0x40>)
 80024f2:	f000 feb7 	bl	8003264 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 80024f6:	2200      	movs	r2, #0
 80024f8:	2140      	movs	r1, #64	; 0x40
 80024fa:	480b      	ldr	r0, [pc, #44]	; (8002528 <system_init+0x40>)
 80024fc:	f000 feb2 	bl	8003264 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 8002500:	2200      	movs	r2, #0
 8002502:	2110      	movs	r1, #16
 8002504:	4808      	ldr	r0, [pc, #32]	; (8002528 <system_init+0x40>)
 8002506:	f000 fead 	bl	8003264 <HAL_GPIO_WritePin>
	  timer_init();
 800250a:	f000 f815 	bl	8002538 <timer_init>
	  led7_init();
 800250e:	f7ff fed1 	bl	80022b4 <led7_init>
	  button_init();
 8002512:	f7fe fae3 	bl	8000adc <button_init>
	  lcd_init();
 8002516:	f7ff fc75 	bl	8001e04 <lcd_init>
	  uart_init_rs232();
 800251a:	f000 f9fd 	bl	8002918 <uart_init_rs232>
	  setTimer2(50);
 800251e:	2032      	movs	r0, #50	; 0x32
 8002520:	f000 f830 	bl	8002584 <setTimer2>
}
 8002524:	bf00      	nop
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40021000 	.word	0x40021000

0800252c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002530:	b672      	cpsid	i
}
 8002532:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002534:	e7fe      	b.n	8002534 <Error_Handler+0x8>
	...

08002538 <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 800253c:	4802      	ldr	r0, [pc, #8]	; (8002548 <timer_init+0x10>)
 800253e:	f001 ff87 	bl	8004450 <HAL_TIM_Base_Start_IT>
}
 8002542:	bf00      	nop
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	200001bc 	.word	0x200001bc

0800254c <setTimer1>:

void setTimer1(uint16_t duration)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	4603      	mov	r3, r0
 8002554:	80fb      	strh	r3, [r7, #6]
	timer1_MUL = duration/TIMER_CYCLE;
 8002556:	4a08      	ldr	r2, [pc, #32]	; (8002578 <setTimer1+0x2c>)
 8002558:	88fb      	ldrh	r3, [r7, #6]
 800255a:	8013      	strh	r3, [r2, #0]
	timer1_counter = timer1_MUL;
 800255c:	4b06      	ldr	r3, [pc, #24]	; (8002578 <setTimer1+0x2c>)
 800255e:	881a      	ldrh	r2, [r3, #0]
 8002560:	4b06      	ldr	r3, [pc, #24]	; (800257c <setTimer1+0x30>)
 8002562:	801a      	strh	r2, [r3, #0]
	flag_timer1 = 0;
 8002564:	4b06      	ldr	r3, [pc, #24]	; (8002580 <setTimer1+0x34>)
 8002566:	2200      	movs	r2, #0
 8002568:	801a      	strh	r2, [r3, #0]
}
 800256a:	bf00      	nop
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	20000058 	.word	0x20000058
 800257c:	20000056 	.word	0x20000056
 8002580:	20000054 	.word	0x20000054

08002584 <setTimer2>:

void setTimer2(uint16_t duration)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	4603      	mov	r3, r0
 800258c:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE;
 800258e:	4a08      	ldr	r2, [pc, #32]	; (80025b0 <setTimer2+0x2c>)
 8002590:	88fb      	ldrh	r3, [r7, #6]
 8002592:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 8002594:	4b06      	ldr	r3, [pc, #24]	; (80025b0 <setTimer2+0x2c>)
 8002596:	881a      	ldrh	r2, [r3, #0]
 8002598:	4b06      	ldr	r3, [pc, #24]	; (80025b4 <setTimer2+0x30>)
 800259a:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 800259c:	4b06      	ldr	r3, [pc, #24]	; (80025b8 <setTimer2+0x34>)
 800259e:	2200      	movs	r2, #0
 80025a0:	801a      	strh	r2, [r3, #0]
}
 80025a2:	bf00      	nop
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	2000005e 	.word	0x2000005e
 80025b4:	2000005c 	.word	0x2000005c
 80025b8:	2000005a 	.word	0x2000005a

080025bc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025cc:	d12b      	bne.n	8002626 <HAL_TIM_PeriodElapsedCallback+0x6a>
	{
		if(timer1_counter > 0)
 80025ce:	4b18      	ldr	r3, [pc, #96]	; (8002630 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80025d0:	881b      	ldrh	r3, [r3, #0]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d010      	beq.n	80025f8 <HAL_TIM_PeriodElapsedCallback+0x3c>
		{
			timer1_counter--;
 80025d6:	4b16      	ldr	r3, [pc, #88]	; (8002630 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80025d8:	881b      	ldrh	r3, [r3, #0]
 80025da:	3b01      	subs	r3, #1
 80025dc:	b29a      	uxth	r2, r3
 80025de:	4b14      	ldr	r3, [pc, #80]	; (8002630 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80025e0:	801a      	strh	r2, [r3, #0]
			if(timer1_counter == 0)
 80025e2:	4b13      	ldr	r3, [pc, #76]	; (8002630 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80025e4:	881b      	ldrh	r3, [r3, #0]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d106      	bne.n	80025f8 <HAL_TIM_PeriodElapsedCallback+0x3c>
			{
				flag_timer1 = 1;
 80025ea:	4b12      	ldr	r3, [pc, #72]	; (8002634 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80025ec:	2201      	movs	r2, #1
 80025ee:	801a      	strh	r2, [r3, #0]
				timer1_counter = timer1_MUL;
 80025f0:	4b11      	ldr	r3, [pc, #68]	; (8002638 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80025f2:	881a      	ldrh	r2, [r3, #0]
 80025f4:	4b0e      	ldr	r3, [pc, #56]	; (8002630 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80025f6:	801a      	strh	r2, [r3, #0]
			}
		}
		if(timer2_counter > 0)
 80025f8:	4b10      	ldr	r3, [pc, #64]	; (800263c <HAL_TIM_PeriodElapsedCallback+0x80>)
 80025fa:	881b      	ldrh	r3, [r3, #0]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d010      	beq.n	8002622 <HAL_TIM_PeriodElapsedCallback+0x66>
		{
			timer2_counter--;
 8002600:	4b0e      	ldr	r3, [pc, #56]	; (800263c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002602:	881b      	ldrh	r3, [r3, #0]
 8002604:	3b01      	subs	r3, #1
 8002606:	b29a      	uxth	r2, r3
 8002608:	4b0c      	ldr	r3, [pc, #48]	; (800263c <HAL_TIM_PeriodElapsedCallback+0x80>)
 800260a:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0)
 800260c:	4b0b      	ldr	r3, [pc, #44]	; (800263c <HAL_TIM_PeriodElapsedCallback+0x80>)
 800260e:	881b      	ldrh	r3, [r3, #0]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d106      	bne.n	8002622 <HAL_TIM_PeriodElapsedCallback+0x66>
			{
				flag_timer2 = 1;
 8002614:	4b0a      	ldr	r3, [pc, #40]	; (8002640 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8002616:	2201      	movs	r2, #1
 8002618:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 800261a:	4b0a      	ldr	r3, [pc, #40]	; (8002644 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800261c:	881a      	ldrh	r2, [r3, #0]
 800261e:	4b07      	ldr	r3, [pc, #28]	; (800263c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002620:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 8002622:	f7ff fe53 	bl	80022cc <led7_Scan>
	}
}
 8002626:	bf00      	nop
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	20000056 	.word	0x20000056
 8002634:	20000054 	.word	0x20000054
 8002638:	20000058 	.word	0x20000058
 800263c:	2000005c 	.word	0x2000005c
 8002640:	2000005a 	.word	0x2000005a
 8002644:	2000005e 	.word	0x2000005e

08002648 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800264c:	4b17      	ldr	r3, [pc, #92]	; (80026ac <MX_SPI1_Init+0x64>)
 800264e:	4a18      	ldr	r2, [pc, #96]	; (80026b0 <MX_SPI1_Init+0x68>)
 8002650:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002652:	4b16      	ldr	r3, [pc, #88]	; (80026ac <MX_SPI1_Init+0x64>)
 8002654:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002658:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800265a:	4b14      	ldr	r3, [pc, #80]	; (80026ac <MX_SPI1_Init+0x64>)
 800265c:	2200      	movs	r2, #0
 800265e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002660:	4b12      	ldr	r3, [pc, #72]	; (80026ac <MX_SPI1_Init+0x64>)
 8002662:	2200      	movs	r2, #0
 8002664:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002666:	4b11      	ldr	r3, [pc, #68]	; (80026ac <MX_SPI1_Init+0x64>)
 8002668:	2200      	movs	r2, #0
 800266a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800266c:	4b0f      	ldr	r3, [pc, #60]	; (80026ac <MX_SPI1_Init+0x64>)
 800266e:	2200      	movs	r2, #0
 8002670:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002672:	4b0e      	ldr	r3, [pc, #56]	; (80026ac <MX_SPI1_Init+0x64>)
 8002674:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002678:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800267a:	4b0c      	ldr	r3, [pc, #48]	; (80026ac <MX_SPI1_Init+0x64>)
 800267c:	2200      	movs	r2, #0
 800267e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002680:	4b0a      	ldr	r3, [pc, #40]	; (80026ac <MX_SPI1_Init+0x64>)
 8002682:	2200      	movs	r2, #0
 8002684:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002686:	4b09      	ldr	r3, [pc, #36]	; (80026ac <MX_SPI1_Init+0x64>)
 8002688:	2200      	movs	r2, #0
 800268a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800268c:	4b07      	ldr	r3, [pc, #28]	; (80026ac <MX_SPI1_Init+0x64>)
 800268e:	2200      	movs	r2, #0
 8002690:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002692:	4b06      	ldr	r3, [pc, #24]	; (80026ac <MX_SPI1_Init+0x64>)
 8002694:	220a      	movs	r2, #10
 8002696:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002698:	4804      	ldr	r0, [pc, #16]	; (80026ac <MX_SPI1_Init+0x64>)
 800269a:	f001 fbb5 	bl	8003e08 <HAL_SPI_Init>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80026a4:	f7ff ff42 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80026a8:	bf00      	nop
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	20000164 	.word	0x20000164
 80026b0:	40013000 	.word	0x40013000

080026b4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b08a      	sub	sp, #40	; 0x28
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026bc:	f107 0314 	add.w	r3, r7, #20
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]
 80026c4:	605a      	str	r2, [r3, #4]
 80026c6:	609a      	str	r2, [r3, #8]
 80026c8:	60da      	str	r2, [r3, #12]
 80026ca:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a19      	ldr	r2, [pc, #100]	; (8002738 <HAL_SPI_MspInit+0x84>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d12b      	bne.n	800272e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80026d6:	2300      	movs	r3, #0
 80026d8:	613b      	str	r3, [r7, #16]
 80026da:	4b18      	ldr	r3, [pc, #96]	; (800273c <HAL_SPI_MspInit+0x88>)
 80026dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026de:	4a17      	ldr	r2, [pc, #92]	; (800273c <HAL_SPI_MspInit+0x88>)
 80026e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80026e4:	6453      	str	r3, [r2, #68]	; 0x44
 80026e6:	4b15      	ldr	r3, [pc, #84]	; (800273c <HAL_SPI_MspInit+0x88>)
 80026e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026ee:	613b      	str	r3, [r7, #16]
 80026f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026f2:	2300      	movs	r3, #0
 80026f4:	60fb      	str	r3, [r7, #12]
 80026f6:	4b11      	ldr	r3, [pc, #68]	; (800273c <HAL_SPI_MspInit+0x88>)
 80026f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fa:	4a10      	ldr	r2, [pc, #64]	; (800273c <HAL_SPI_MspInit+0x88>)
 80026fc:	f043 0302 	orr.w	r3, r3, #2
 8002700:	6313      	str	r3, [r2, #48]	; 0x30
 8002702:	4b0e      	ldr	r3, [pc, #56]	; (800273c <HAL_SPI_MspInit+0x88>)
 8002704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002706:	f003 0302 	and.w	r3, r3, #2
 800270a:	60fb      	str	r3, [r7, #12]
 800270c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800270e:	2338      	movs	r3, #56	; 0x38
 8002710:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002712:	2302      	movs	r3, #2
 8002714:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002716:	2300      	movs	r3, #0
 8002718:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800271a:	2303      	movs	r3, #3
 800271c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800271e:	2305      	movs	r3, #5
 8002720:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002722:	f107 0314 	add.w	r3, r7, #20
 8002726:	4619      	mov	r1, r3
 8002728:	4805      	ldr	r0, [pc, #20]	; (8002740 <HAL_SPI_MspInit+0x8c>)
 800272a:	f000 fbff 	bl	8002f2c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800272e:	bf00      	nop
 8002730:	3728      	adds	r7, #40	; 0x28
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	40013000 	.word	0x40013000
 800273c:	40023800 	.word	0x40023800
 8002740:	40020400 	.word	0x40020400

08002744 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800274a:	2300      	movs	r3, #0
 800274c:	607b      	str	r3, [r7, #4]
 800274e:	4b10      	ldr	r3, [pc, #64]	; (8002790 <HAL_MspInit+0x4c>)
 8002750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002752:	4a0f      	ldr	r2, [pc, #60]	; (8002790 <HAL_MspInit+0x4c>)
 8002754:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002758:	6453      	str	r3, [r2, #68]	; 0x44
 800275a:	4b0d      	ldr	r3, [pc, #52]	; (8002790 <HAL_MspInit+0x4c>)
 800275c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800275e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002762:	607b      	str	r3, [r7, #4]
 8002764:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002766:	2300      	movs	r3, #0
 8002768:	603b      	str	r3, [r7, #0]
 800276a:	4b09      	ldr	r3, [pc, #36]	; (8002790 <HAL_MspInit+0x4c>)
 800276c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276e:	4a08      	ldr	r2, [pc, #32]	; (8002790 <HAL_MspInit+0x4c>)
 8002770:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002774:	6413      	str	r3, [r2, #64]	; 0x40
 8002776:	4b06      	ldr	r3, [pc, #24]	; (8002790 <HAL_MspInit+0x4c>)
 8002778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800277e:	603b      	str	r3, [r7, #0]
 8002780:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002782:	bf00      	nop
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	40023800 	.word	0x40023800

08002794 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002798:	e7fe      	b.n	8002798 <NMI_Handler+0x4>

0800279a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800279a:	b480      	push	{r7}
 800279c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800279e:	e7fe      	b.n	800279e <HardFault_Handler+0x4>

080027a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027a4:	e7fe      	b.n	80027a4 <MemManage_Handler+0x4>

080027a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027a6:	b480      	push	{r7}
 80027a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027aa:	e7fe      	b.n	80027aa <BusFault_Handler+0x4>

080027ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027b0:	e7fe      	b.n	80027b0 <UsageFault_Handler+0x4>

080027b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027b2:	b480      	push	{r7}
 80027b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027b6:	bf00      	nop
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr

080027c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027c4:	bf00      	nop
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr

080027ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027ce:	b480      	push	{r7}
 80027d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027d2:	bf00      	nop
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr

080027dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027e0:	f000 f9bc 	bl	8002b5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027e4:	bf00      	nop
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80027ec:	4802      	ldr	r0, [pc, #8]	; (80027f8 <TIM2_IRQHandler+0x10>)
 80027ee:	f001 fe9f 	bl	8004530 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80027f2:	bf00      	nop
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	200001bc 	.word	0x200001bc

080027fc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002800:	4802      	ldr	r0, [pc, #8]	; (800280c <USART1_IRQHandler+0x10>)
 8002802:	f002 fb67 	bl	8004ed4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002806:	bf00      	nop
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	20000204 	.word	0x20000204

08002810 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002814:	4b06      	ldr	r3, [pc, #24]	; (8002830 <SystemInit+0x20>)
 8002816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800281a:	4a05      	ldr	r2, [pc, #20]	; (8002830 <SystemInit+0x20>)
 800281c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002820:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002824:	bf00      	nop
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	e000ed00 	.word	0xe000ed00

08002834 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b086      	sub	sp, #24
 8002838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800283a:	f107 0308 	add.w	r3, r7, #8
 800283e:	2200      	movs	r2, #0
 8002840:	601a      	str	r2, [r3, #0]
 8002842:	605a      	str	r2, [r3, #4]
 8002844:	609a      	str	r2, [r3, #8]
 8002846:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002848:	463b      	mov	r3, r7
 800284a:	2200      	movs	r2, #0
 800284c:	601a      	str	r2, [r3, #0]
 800284e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002850:	4b1d      	ldr	r3, [pc, #116]	; (80028c8 <MX_TIM2_Init+0x94>)
 8002852:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002856:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002858:	4b1b      	ldr	r3, [pc, #108]	; (80028c8 <MX_TIM2_Init+0x94>)
 800285a:	f240 3247 	movw	r2, #839	; 0x347
 800285e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002860:	4b19      	ldr	r3, [pc, #100]	; (80028c8 <MX_TIM2_Init+0x94>)
 8002862:	2200      	movs	r2, #0
 8002864:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002866:	4b18      	ldr	r3, [pc, #96]	; (80028c8 <MX_TIM2_Init+0x94>)
 8002868:	2263      	movs	r2, #99	; 0x63
 800286a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800286c:	4b16      	ldr	r3, [pc, #88]	; (80028c8 <MX_TIM2_Init+0x94>)
 800286e:	2200      	movs	r2, #0
 8002870:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002872:	4b15      	ldr	r3, [pc, #84]	; (80028c8 <MX_TIM2_Init+0x94>)
 8002874:	2200      	movs	r2, #0
 8002876:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002878:	4813      	ldr	r0, [pc, #76]	; (80028c8 <MX_TIM2_Init+0x94>)
 800287a:	f001 fd99 	bl	80043b0 <HAL_TIM_Base_Init>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002884:	f7ff fe52 	bl	800252c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002888:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800288c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800288e:	f107 0308 	add.w	r3, r7, #8
 8002892:	4619      	mov	r1, r3
 8002894:	480c      	ldr	r0, [pc, #48]	; (80028c8 <MX_TIM2_Init+0x94>)
 8002896:	f001 ff53 	bl	8004740 <HAL_TIM_ConfigClockSource>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80028a0:	f7ff fe44 	bl	800252c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028a4:	2300      	movs	r3, #0
 80028a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028a8:	2300      	movs	r3, #0
 80028aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80028ac:	463b      	mov	r3, r7
 80028ae:	4619      	mov	r1, r3
 80028b0:	4805      	ldr	r0, [pc, #20]	; (80028c8 <MX_TIM2_Init+0x94>)
 80028b2:	f002 f96f 	bl	8004b94 <HAL_TIMEx_MasterConfigSynchronization>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80028bc:	f7ff fe36 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80028c0:	bf00      	nop
 80028c2:	3718      	adds	r7, #24
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	200001bc 	.word	0x200001bc

080028cc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028dc:	d115      	bne.n	800290a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028de:	2300      	movs	r3, #0
 80028e0:	60fb      	str	r3, [r7, #12]
 80028e2:	4b0c      	ldr	r3, [pc, #48]	; (8002914 <HAL_TIM_Base_MspInit+0x48>)
 80028e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e6:	4a0b      	ldr	r2, [pc, #44]	; (8002914 <HAL_TIM_Base_MspInit+0x48>)
 80028e8:	f043 0301 	orr.w	r3, r3, #1
 80028ec:	6413      	str	r3, [r2, #64]	; 0x40
 80028ee:	4b09      	ldr	r3, [pc, #36]	; (8002914 <HAL_TIM_Base_MspInit+0x48>)
 80028f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028fa:	2200      	movs	r2, #0
 80028fc:	2100      	movs	r1, #0
 80028fe:	201c      	movs	r0, #28
 8002900:	f000 fa4b 	bl	8002d9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002904:	201c      	movs	r0, #28
 8002906:	f000 fa64 	bl	8002dd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800290a:	bf00      	nop
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	40023800 	.word	0x40023800

08002918 <uart_init_rs232>:
#include "uart.h"

uint8_t receive_buffer1 = 0;
uint8_t msg[100];

void uart_init_rs232(){
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 800291c:	2201      	movs	r2, #1
 800291e:	4903      	ldr	r1, [pc, #12]	; (800292c <uart_init_rs232+0x14>)
 8002920:	4803      	ldr	r0, [pc, #12]	; (8002930 <uart_init_rs232+0x18>)
 8002922:	f002 faa6 	bl	8004e72 <HAL_UART_Receive_IT>
}
 8002926:	bf00      	nop
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	20000060 	.word	0x20000060
 8002930:	20000204 	.word	0x20000204

08002934 <HAL_UART_RxCpltCallback>:
    uart_Rs232SendString(".");
    sprintf((void*)msg,"%ld",num%100);
    uart_Rs232SendString(msg);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a08      	ldr	r2, [pc, #32]	; (8002964 <HAL_UART_RxCpltCallback+0x30>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d10a      	bne.n	800295c <HAL_UART_RxCpltCallback+0x28>
		// rs232 isr
		// can be modified
		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);
 8002946:	230a      	movs	r3, #10
 8002948:	2201      	movs	r2, #1
 800294a:	4907      	ldr	r1, [pc, #28]	; (8002968 <HAL_UART_RxCpltCallback+0x34>)
 800294c:	4807      	ldr	r0, [pc, #28]	; (800296c <HAL_UART_RxCpltCallback+0x38>)
 800294e:	f002 f9fe 	bl	8004d4e <HAL_UART_Transmit>


		// turn on the receice interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8002952:	2201      	movs	r2, #1
 8002954:	4904      	ldr	r1, [pc, #16]	; (8002968 <HAL_UART_RxCpltCallback+0x34>)
 8002956:	4805      	ldr	r0, [pc, #20]	; (800296c <HAL_UART_RxCpltCallback+0x38>)
 8002958:	f002 fa8b 	bl	8004e72 <HAL_UART_Receive_IT>
	}
}
 800295c:	bf00      	nop
 800295e:	3708      	adds	r7, #8
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40011000 	.word	0x40011000
 8002968:	20000060 	.word	0x20000060
 800296c:	20000204 	.word	0x20000204

08002970 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002974:	4b11      	ldr	r3, [pc, #68]	; (80029bc <MX_USART1_UART_Init+0x4c>)
 8002976:	4a12      	ldr	r2, [pc, #72]	; (80029c0 <MX_USART1_UART_Init+0x50>)
 8002978:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800297a:	4b10      	ldr	r3, [pc, #64]	; (80029bc <MX_USART1_UART_Init+0x4c>)
 800297c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002980:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002982:	4b0e      	ldr	r3, [pc, #56]	; (80029bc <MX_USART1_UART_Init+0x4c>)
 8002984:	2200      	movs	r2, #0
 8002986:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002988:	4b0c      	ldr	r3, [pc, #48]	; (80029bc <MX_USART1_UART_Init+0x4c>)
 800298a:	2200      	movs	r2, #0
 800298c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800298e:	4b0b      	ldr	r3, [pc, #44]	; (80029bc <MX_USART1_UART_Init+0x4c>)
 8002990:	2200      	movs	r2, #0
 8002992:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002994:	4b09      	ldr	r3, [pc, #36]	; (80029bc <MX_USART1_UART_Init+0x4c>)
 8002996:	220c      	movs	r2, #12
 8002998:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800299a:	4b08      	ldr	r3, [pc, #32]	; (80029bc <MX_USART1_UART_Init+0x4c>)
 800299c:	2200      	movs	r2, #0
 800299e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029a0:	4b06      	ldr	r3, [pc, #24]	; (80029bc <MX_USART1_UART_Init+0x4c>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80029a6:	4805      	ldr	r0, [pc, #20]	; (80029bc <MX_USART1_UART_Init+0x4c>)
 80029a8:	f002 f984 	bl	8004cb4 <HAL_UART_Init>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80029b2:	f7ff fdbb 	bl	800252c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80029b6:	bf00      	nop
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	20000204 	.word	0x20000204
 80029c0:	40011000 	.word	0x40011000

080029c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b08a      	sub	sp, #40	; 0x28
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029cc:	f107 0314 	add.w	r3, r7, #20
 80029d0:	2200      	movs	r2, #0
 80029d2:	601a      	str	r2, [r3, #0]
 80029d4:	605a      	str	r2, [r3, #4]
 80029d6:	609a      	str	r2, [r3, #8]
 80029d8:	60da      	str	r2, [r3, #12]
 80029da:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a1d      	ldr	r2, [pc, #116]	; (8002a58 <HAL_UART_MspInit+0x94>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d134      	bne.n	8002a50 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029e6:	2300      	movs	r3, #0
 80029e8:	613b      	str	r3, [r7, #16]
 80029ea:	4b1c      	ldr	r3, [pc, #112]	; (8002a5c <HAL_UART_MspInit+0x98>)
 80029ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ee:	4a1b      	ldr	r2, [pc, #108]	; (8002a5c <HAL_UART_MspInit+0x98>)
 80029f0:	f043 0310 	orr.w	r3, r3, #16
 80029f4:	6453      	str	r3, [r2, #68]	; 0x44
 80029f6:	4b19      	ldr	r3, [pc, #100]	; (8002a5c <HAL_UART_MspInit+0x98>)
 80029f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029fa:	f003 0310 	and.w	r3, r3, #16
 80029fe:	613b      	str	r3, [r7, #16]
 8002a00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a02:	2300      	movs	r3, #0
 8002a04:	60fb      	str	r3, [r7, #12]
 8002a06:	4b15      	ldr	r3, [pc, #84]	; (8002a5c <HAL_UART_MspInit+0x98>)
 8002a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0a:	4a14      	ldr	r2, [pc, #80]	; (8002a5c <HAL_UART_MspInit+0x98>)
 8002a0c:	f043 0301 	orr.w	r3, r3, #1
 8002a10:	6313      	str	r3, [r2, #48]	; 0x30
 8002a12:	4b12      	ldr	r3, [pc, #72]	; (8002a5c <HAL_UART_MspInit+0x98>)
 8002a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	60fb      	str	r3, [r7, #12]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002a1e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002a22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a24:	2302      	movs	r3, #2
 8002a26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a30:	2307      	movs	r3, #7
 8002a32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a34:	f107 0314 	add.w	r3, r7, #20
 8002a38:	4619      	mov	r1, r3
 8002a3a:	4809      	ldr	r0, [pc, #36]	; (8002a60 <HAL_UART_MspInit+0x9c>)
 8002a3c:	f000 fa76 	bl	8002f2c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002a40:	2200      	movs	r2, #0
 8002a42:	2100      	movs	r1, #0
 8002a44:	2025      	movs	r0, #37	; 0x25
 8002a46:	f000 f9a8 	bl	8002d9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a4a:	2025      	movs	r0, #37	; 0x25
 8002a4c:	f000 f9c1 	bl	8002dd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002a50:	bf00      	nop
 8002a52:	3728      	adds	r7, #40	; 0x28
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	40011000 	.word	0x40011000
 8002a5c:	40023800 	.word	0x40023800
 8002a60:	40020000 	.word	0x40020000

08002a64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002a64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a9c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a68:	480d      	ldr	r0, [pc, #52]	; (8002aa0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a6a:	490e      	ldr	r1, [pc, #56]	; (8002aa4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a6c:	4a0e      	ldr	r2, [pc, #56]	; (8002aa8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a70:	e002      	b.n	8002a78 <LoopCopyDataInit>

08002a72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a76:	3304      	adds	r3, #4

08002a78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a7c:	d3f9      	bcc.n	8002a72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a7e:	4a0b      	ldr	r2, [pc, #44]	; (8002aac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a80:	4c0b      	ldr	r4, [pc, #44]	; (8002ab0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a84:	e001      	b.n	8002a8a <LoopFillZerobss>

08002a86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a88:	3204      	adds	r2, #4

08002a8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a8c:	d3fb      	bcc.n	8002a86 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002a8e:	f7ff febf 	bl	8002810 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a92:	f003 f9a7 	bl	8005de4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a96:	f7ff fca5 	bl	80023e4 <main>
  bx  lr    
 8002a9a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002a9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002aa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002aa4:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8002aa8:	08008e88 	.word	0x08008e88
  ldr r2, =_sbss
 8002aac:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8002ab0:	2000024c 	.word	0x2000024c

08002ab4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ab4:	e7fe      	b.n	8002ab4 <ADC_IRQHandler>
	...

08002ab8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002abc:	4b0e      	ldr	r3, [pc, #56]	; (8002af8 <HAL_Init+0x40>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a0d      	ldr	r2, [pc, #52]	; (8002af8 <HAL_Init+0x40>)
 8002ac2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ac6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ac8:	4b0b      	ldr	r3, [pc, #44]	; (8002af8 <HAL_Init+0x40>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a0a      	ldr	r2, [pc, #40]	; (8002af8 <HAL_Init+0x40>)
 8002ace:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ad2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ad4:	4b08      	ldr	r3, [pc, #32]	; (8002af8 <HAL_Init+0x40>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a07      	ldr	r2, [pc, #28]	; (8002af8 <HAL_Init+0x40>)
 8002ada:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ade:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ae0:	2003      	movs	r0, #3
 8002ae2:	f000 f94f 	bl	8002d84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ae6:	200f      	movs	r0, #15
 8002ae8:	f000 f808 	bl	8002afc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002aec:	f7ff fe2a 	bl	8002744 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	40023c00 	.word	0x40023c00

08002afc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b04:	4b12      	ldr	r3, [pc, #72]	; (8002b50 <HAL_InitTick+0x54>)
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	4b12      	ldr	r3, [pc, #72]	; (8002b54 <HAL_InitTick+0x58>)
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b12:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f000 f967 	bl	8002dee <HAL_SYSTICK_Config>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e00e      	b.n	8002b48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2b0f      	cmp	r3, #15
 8002b2e:	d80a      	bhi.n	8002b46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b30:	2200      	movs	r2, #0
 8002b32:	6879      	ldr	r1, [r7, #4]
 8002b34:	f04f 30ff 	mov.w	r0, #4294967295
 8002b38:	f000 f92f 	bl	8002d9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b3c:	4a06      	ldr	r2, [pc, #24]	; (8002b58 <HAL_InitTick+0x5c>)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b42:	2300      	movs	r3, #0
 8002b44:	e000      	b.n	8002b48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3708      	adds	r7, #8
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	20000014 	.word	0x20000014
 8002b54:	2000001c 	.word	0x2000001c
 8002b58:	20000018 	.word	0x20000018

08002b5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b60:	4b06      	ldr	r3, [pc, #24]	; (8002b7c <HAL_IncTick+0x20>)
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	461a      	mov	r2, r3
 8002b66:	4b06      	ldr	r3, [pc, #24]	; (8002b80 <HAL_IncTick+0x24>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	4a04      	ldr	r2, [pc, #16]	; (8002b80 <HAL_IncTick+0x24>)
 8002b6e:	6013      	str	r3, [r2, #0]
}
 8002b70:	bf00      	nop
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	2000001c 	.word	0x2000001c
 8002b80:	20000248 	.word	0x20000248

08002b84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  return uwTick;
 8002b88:	4b03      	ldr	r3, [pc, #12]	; (8002b98 <HAL_GetTick+0x14>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	20000248 	.word	0x20000248

08002b9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ba4:	f7ff ffee 	bl	8002b84 <HAL_GetTick>
 8002ba8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bb4:	d005      	beq.n	8002bc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bb6:	4b0a      	ldr	r3, [pc, #40]	; (8002be0 <HAL_Delay+0x44>)
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	461a      	mov	r2, r3
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002bc2:	bf00      	nop
 8002bc4:	f7ff ffde 	bl	8002b84 <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	68fa      	ldr	r2, [r7, #12]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d8f7      	bhi.n	8002bc4 <HAL_Delay+0x28>
  {
  }
}
 8002bd4:	bf00      	nop
 8002bd6:	bf00      	nop
 8002bd8:	3710      	adds	r7, #16
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	2000001c 	.word	0x2000001c

08002be4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b085      	sub	sp, #20
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f003 0307 	and.w	r3, r3, #7
 8002bf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bf4:	4b0c      	ldr	r3, [pc, #48]	; (8002c28 <__NVIC_SetPriorityGrouping+0x44>)
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bfa:	68ba      	ldr	r2, [r7, #8]
 8002bfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c00:	4013      	ands	r3, r2
 8002c02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c16:	4a04      	ldr	r2, [pc, #16]	; (8002c28 <__NVIC_SetPriorityGrouping+0x44>)
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	60d3      	str	r3, [r2, #12]
}
 8002c1c:	bf00      	nop
 8002c1e:	3714      	adds	r7, #20
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr
 8002c28:	e000ed00 	.word	0xe000ed00

08002c2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c30:	4b04      	ldr	r3, [pc, #16]	; (8002c44 <__NVIC_GetPriorityGrouping+0x18>)
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	0a1b      	lsrs	r3, r3, #8
 8002c36:	f003 0307 	and.w	r3, r3, #7
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr
 8002c44:	e000ed00 	.word	0xe000ed00

08002c48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	4603      	mov	r3, r0
 8002c50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	db0b      	blt.n	8002c72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c5a:	79fb      	ldrb	r3, [r7, #7]
 8002c5c:	f003 021f 	and.w	r2, r3, #31
 8002c60:	4907      	ldr	r1, [pc, #28]	; (8002c80 <__NVIC_EnableIRQ+0x38>)
 8002c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c66:	095b      	lsrs	r3, r3, #5
 8002c68:	2001      	movs	r0, #1
 8002c6a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	e000e100 	.word	0xe000e100

08002c84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	6039      	str	r1, [r7, #0]
 8002c8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	db0a      	blt.n	8002cae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	b2da      	uxtb	r2, r3
 8002c9c:	490c      	ldr	r1, [pc, #48]	; (8002cd0 <__NVIC_SetPriority+0x4c>)
 8002c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca2:	0112      	lsls	r2, r2, #4
 8002ca4:	b2d2      	uxtb	r2, r2
 8002ca6:	440b      	add	r3, r1
 8002ca8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cac:	e00a      	b.n	8002cc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	b2da      	uxtb	r2, r3
 8002cb2:	4908      	ldr	r1, [pc, #32]	; (8002cd4 <__NVIC_SetPriority+0x50>)
 8002cb4:	79fb      	ldrb	r3, [r7, #7]
 8002cb6:	f003 030f 	and.w	r3, r3, #15
 8002cba:	3b04      	subs	r3, #4
 8002cbc:	0112      	lsls	r2, r2, #4
 8002cbe:	b2d2      	uxtb	r2, r2
 8002cc0:	440b      	add	r3, r1
 8002cc2:	761a      	strb	r2, [r3, #24]
}
 8002cc4:	bf00      	nop
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr
 8002cd0:	e000e100 	.word	0xe000e100
 8002cd4:	e000ed00 	.word	0xe000ed00

08002cd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b089      	sub	sp, #36	; 0x24
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	60b9      	str	r1, [r7, #8]
 8002ce2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f003 0307 	and.w	r3, r3, #7
 8002cea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	f1c3 0307 	rsb	r3, r3, #7
 8002cf2:	2b04      	cmp	r3, #4
 8002cf4:	bf28      	it	cs
 8002cf6:	2304      	movcs	r3, #4
 8002cf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	3304      	adds	r3, #4
 8002cfe:	2b06      	cmp	r3, #6
 8002d00:	d902      	bls.n	8002d08 <NVIC_EncodePriority+0x30>
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	3b03      	subs	r3, #3
 8002d06:	e000      	b.n	8002d0a <NVIC_EncodePriority+0x32>
 8002d08:	2300      	movs	r3, #0
 8002d0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	fa02 f303 	lsl.w	r3, r2, r3
 8002d16:	43da      	mvns	r2, r3
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	401a      	ands	r2, r3
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d20:	f04f 31ff 	mov.w	r1, #4294967295
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	fa01 f303 	lsl.w	r3, r1, r3
 8002d2a:	43d9      	mvns	r1, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d30:	4313      	orrs	r3, r2
         );
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3724      	adds	r7, #36	; 0x24
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
	...

08002d40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	3b01      	subs	r3, #1
 8002d4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d50:	d301      	bcc.n	8002d56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d52:	2301      	movs	r3, #1
 8002d54:	e00f      	b.n	8002d76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d56:	4a0a      	ldr	r2, [pc, #40]	; (8002d80 <SysTick_Config+0x40>)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d5e:	210f      	movs	r1, #15
 8002d60:	f04f 30ff 	mov.w	r0, #4294967295
 8002d64:	f7ff ff8e 	bl	8002c84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d68:	4b05      	ldr	r3, [pc, #20]	; (8002d80 <SysTick_Config+0x40>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d6e:	4b04      	ldr	r3, [pc, #16]	; (8002d80 <SysTick_Config+0x40>)
 8002d70:	2207      	movs	r2, #7
 8002d72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d74:	2300      	movs	r3, #0
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3708      	adds	r7, #8
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	e000e010 	.word	0xe000e010

08002d84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	f7ff ff29 	bl	8002be4 <__NVIC_SetPriorityGrouping>
}
 8002d92:	bf00      	nop
 8002d94:	3708      	adds	r7, #8
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	b086      	sub	sp, #24
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	4603      	mov	r3, r0
 8002da2:	60b9      	str	r1, [r7, #8]
 8002da4:	607a      	str	r2, [r7, #4]
 8002da6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002da8:	2300      	movs	r3, #0
 8002daa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dac:	f7ff ff3e 	bl	8002c2c <__NVIC_GetPriorityGrouping>
 8002db0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002db2:	687a      	ldr	r2, [r7, #4]
 8002db4:	68b9      	ldr	r1, [r7, #8]
 8002db6:	6978      	ldr	r0, [r7, #20]
 8002db8:	f7ff ff8e 	bl	8002cd8 <NVIC_EncodePriority>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dc2:	4611      	mov	r1, r2
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7ff ff5d 	bl	8002c84 <__NVIC_SetPriority>
}
 8002dca:	bf00      	nop
 8002dcc:	3718      	adds	r7, #24
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b082      	sub	sp, #8
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	4603      	mov	r3, r0
 8002dda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7ff ff31 	bl	8002c48 <__NVIC_EnableIRQ>
}
 8002de6:	bf00      	nop
 8002de8:	3708      	adds	r7, #8
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}

08002dee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b082      	sub	sp, #8
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f7ff ffa2 	bl	8002d40 <SysTick_Config>
 8002dfc:	4603      	mov	r3, r0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3708      	adds	r7, #8
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}

08002e06 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e06:	b580      	push	{r7, lr}
 8002e08:	b084      	sub	sp, #16
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e12:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e14:	f7ff feb6 	bl	8002b84 <HAL_GetTick>
 8002e18:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	d008      	beq.n	8002e38 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2280      	movs	r2, #128	; 0x80
 8002e2a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e052      	b.n	8002ede <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f022 0216 	bic.w	r2, r2, #22
 8002e46:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	695a      	ldr	r2, [r3, #20]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e56:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d103      	bne.n	8002e68 <HAL_DMA_Abort+0x62>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d007      	beq.n	8002e78 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f022 0208 	bic.w	r2, r2, #8
 8002e76:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f022 0201 	bic.w	r2, r2, #1
 8002e86:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e88:	e013      	b.n	8002eb2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e8a:	f7ff fe7b 	bl	8002b84 <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	2b05      	cmp	r3, #5
 8002e96:	d90c      	bls.n	8002eb2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2220      	movs	r2, #32
 8002e9c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2203      	movs	r2, #3
 8002ea2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e015      	b.n	8002ede <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0301 	and.w	r3, r3, #1
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d1e4      	bne.n	8002e8a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ec4:	223f      	movs	r2, #63	; 0x3f
 8002ec6:	409a      	lsls	r2, r3
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002edc:	2300      	movs	r3, #0
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ee6:	b480      	push	{r7}
 8002ee8:	b083      	sub	sp, #12
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d004      	beq.n	8002f04 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2280      	movs	r2, #128	; 0x80
 8002efe:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e00c      	b.n	8002f1e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2205      	movs	r2, #5
 8002f08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f022 0201 	bic.w	r2, r2, #1
 8002f1a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
	...

08002f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b089      	sub	sp, #36	; 0x24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f36:	2300      	movs	r3, #0
 8002f38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f42:	2300      	movs	r3, #0
 8002f44:	61fb      	str	r3, [r7, #28]
 8002f46:	e16b      	b.n	8003220 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f48:	2201      	movs	r2, #1
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	697a      	ldr	r2, [r7, #20]
 8002f58:	4013      	ands	r3, r2
 8002f5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	f040 815a 	bne.w	800321a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	f003 0303 	and.w	r3, r3, #3
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d005      	beq.n	8002f7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d130      	bne.n	8002fe0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	2203      	movs	r2, #3
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	43db      	mvns	r3, r3
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	4013      	ands	r3, r2
 8002f94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	68da      	ldr	r2, [r3, #12]
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	69ba      	ldr	r2, [r7, #24]
 8002fac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbc:	43db      	mvns	r3, r3
 8002fbe:	69ba      	ldr	r2, [r7, #24]
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	091b      	lsrs	r3, r3, #4
 8002fca:	f003 0201 	and.w	r2, r3, #1
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	69ba      	ldr	r2, [r7, #24]
 8002fde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f003 0303 	and.w	r3, r3, #3
 8002fe8:	2b03      	cmp	r3, #3
 8002fea:	d017      	beq.n	800301c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ff2:	69fb      	ldr	r3, [r7, #28]
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	2203      	movs	r2, #3
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	43db      	mvns	r3, r3
 8002ffe:	69ba      	ldr	r2, [r7, #24]
 8003000:	4013      	ands	r3, r2
 8003002:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	689a      	ldr	r2, [r3, #8]
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	005b      	lsls	r3, r3, #1
 800300c:	fa02 f303 	lsl.w	r3, r2, r3
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	4313      	orrs	r3, r2
 8003014:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	69ba      	ldr	r2, [r7, #24]
 800301a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f003 0303 	and.w	r3, r3, #3
 8003024:	2b02      	cmp	r3, #2
 8003026:	d123      	bne.n	8003070 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	08da      	lsrs	r2, r3, #3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	3208      	adds	r2, #8
 8003030:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003034:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	f003 0307 	and.w	r3, r3, #7
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	220f      	movs	r2, #15
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	43db      	mvns	r3, r3
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	4013      	ands	r3, r2
 800304a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	691a      	ldr	r2, [r3, #16]
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	f003 0307 	and.w	r3, r3, #7
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	fa02 f303 	lsl.w	r3, r2, r3
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	4313      	orrs	r3, r2
 8003060:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	08da      	lsrs	r2, r3, #3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	3208      	adds	r2, #8
 800306a:	69b9      	ldr	r1, [r7, #24]
 800306c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	005b      	lsls	r3, r3, #1
 800307a:	2203      	movs	r2, #3
 800307c:	fa02 f303 	lsl.w	r3, r2, r3
 8003080:	43db      	mvns	r3, r3
 8003082:	69ba      	ldr	r2, [r7, #24]
 8003084:	4013      	ands	r3, r2
 8003086:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f003 0203 	and.w	r2, r3, #3
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	005b      	lsls	r3, r3, #1
 8003094:	fa02 f303 	lsl.w	r3, r2, r3
 8003098:	69ba      	ldr	r2, [r7, #24]
 800309a:	4313      	orrs	r3, r2
 800309c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f000 80b4 	beq.w	800321a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030b2:	2300      	movs	r3, #0
 80030b4:	60fb      	str	r3, [r7, #12]
 80030b6:	4b60      	ldr	r3, [pc, #384]	; (8003238 <HAL_GPIO_Init+0x30c>)
 80030b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ba:	4a5f      	ldr	r2, [pc, #380]	; (8003238 <HAL_GPIO_Init+0x30c>)
 80030bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030c0:	6453      	str	r3, [r2, #68]	; 0x44
 80030c2:	4b5d      	ldr	r3, [pc, #372]	; (8003238 <HAL_GPIO_Init+0x30c>)
 80030c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030ca:	60fb      	str	r3, [r7, #12]
 80030cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030ce:	4a5b      	ldr	r2, [pc, #364]	; (800323c <HAL_GPIO_Init+0x310>)
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	089b      	lsrs	r3, r3, #2
 80030d4:	3302      	adds	r3, #2
 80030d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	f003 0303 	and.w	r3, r3, #3
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	220f      	movs	r2, #15
 80030e6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ea:	43db      	mvns	r3, r3
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	4013      	ands	r3, r2
 80030f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a52      	ldr	r2, [pc, #328]	; (8003240 <HAL_GPIO_Init+0x314>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d02b      	beq.n	8003152 <HAL_GPIO_Init+0x226>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a51      	ldr	r2, [pc, #324]	; (8003244 <HAL_GPIO_Init+0x318>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d025      	beq.n	800314e <HAL_GPIO_Init+0x222>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a50      	ldr	r2, [pc, #320]	; (8003248 <HAL_GPIO_Init+0x31c>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d01f      	beq.n	800314a <HAL_GPIO_Init+0x21e>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a4f      	ldr	r2, [pc, #316]	; (800324c <HAL_GPIO_Init+0x320>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d019      	beq.n	8003146 <HAL_GPIO_Init+0x21a>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a4e      	ldr	r2, [pc, #312]	; (8003250 <HAL_GPIO_Init+0x324>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d013      	beq.n	8003142 <HAL_GPIO_Init+0x216>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a4d      	ldr	r2, [pc, #308]	; (8003254 <HAL_GPIO_Init+0x328>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d00d      	beq.n	800313e <HAL_GPIO_Init+0x212>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a4c      	ldr	r2, [pc, #304]	; (8003258 <HAL_GPIO_Init+0x32c>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d007      	beq.n	800313a <HAL_GPIO_Init+0x20e>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a4b      	ldr	r2, [pc, #300]	; (800325c <HAL_GPIO_Init+0x330>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d101      	bne.n	8003136 <HAL_GPIO_Init+0x20a>
 8003132:	2307      	movs	r3, #7
 8003134:	e00e      	b.n	8003154 <HAL_GPIO_Init+0x228>
 8003136:	2308      	movs	r3, #8
 8003138:	e00c      	b.n	8003154 <HAL_GPIO_Init+0x228>
 800313a:	2306      	movs	r3, #6
 800313c:	e00a      	b.n	8003154 <HAL_GPIO_Init+0x228>
 800313e:	2305      	movs	r3, #5
 8003140:	e008      	b.n	8003154 <HAL_GPIO_Init+0x228>
 8003142:	2304      	movs	r3, #4
 8003144:	e006      	b.n	8003154 <HAL_GPIO_Init+0x228>
 8003146:	2303      	movs	r3, #3
 8003148:	e004      	b.n	8003154 <HAL_GPIO_Init+0x228>
 800314a:	2302      	movs	r3, #2
 800314c:	e002      	b.n	8003154 <HAL_GPIO_Init+0x228>
 800314e:	2301      	movs	r3, #1
 8003150:	e000      	b.n	8003154 <HAL_GPIO_Init+0x228>
 8003152:	2300      	movs	r3, #0
 8003154:	69fa      	ldr	r2, [r7, #28]
 8003156:	f002 0203 	and.w	r2, r2, #3
 800315a:	0092      	lsls	r2, r2, #2
 800315c:	4093      	lsls	r3, r2
 800315e:	69ba      	ldr	r2, [r7, #24]
 8003160:	4313      	orrs	r3, r2
 8003162:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003164:	4935      	ldr	r1, [pc, #212]	; (800323c <HAL_GPIO_Init+0x310>)
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	089b      	lsrs	r3, r3, #2
 800316a:	3302      	adds	r3, #2
 800316c:	69ba      	ldr	r2, [r7, #24]
 800316e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003172:	4b3b      	ldr	r3, [pc, #236]	; (8003260 <HAL_GPIO_Init+0x334>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	43db      	mvns	r3, r3
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	4013      	ands	r3, r2
 8003180:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d003      	beq.n	8003196 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800318e:	69ba      	ldr	r2, [r7, #24]
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	4313      	orrs	r3, r2
 8003194:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003196:	4a32      	ldr	r2, [pc, #200]	; (8003260 <HAL_GPIO_Init+0x334>)
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800319c:	4b30      	ldr	r3, [pc, #192]	; (8003260 <HAL_GPIO_Init+0x334>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	43db      	mvns	r3, r3
 80031a6:	69ba      	ldr	r2, [r7, #24]
 80031a8:	4013      	ands	r3, r2
 80031aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d003      	beq.n	80031c0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80031b8:	69ba      	ldr	r2, [r7, #24]
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	4313      	orrs	r3, r2
 80031be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031c0:	4a27      	ldr	r2, [pc, #156]	; (8003260 <HAL_GPIO_Init+0x334>)
 80031c2:	69bb      	ldr	r3, [r7, #24]
 80031c4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031c6:	4b26      	ldr	r3, [pc, #152]	; (8003260 <HAL_GPIO_Init+0x334>)
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	43db      	mvns	r3, r3
 80031d0:	69ba      	ldr	r2, [r7, #24]
 80031d2:	4013      	ands	r3, r2
 80031d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d003      	beq.n	80031ea <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80031e2:	69ba      	ldr	r2, [r7, #24]
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031ea:	4a1d      	ldr	r2, [pc, #116]	; (8003260 <HAL_GPIO_Init+0x334>)
 80031ec:	69bb      	ldr	r3, [r7, #24]
 80031ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031f0:	4b1b      	ldr	r3, [pc, #108]	; (8003260 <HAL_GPIO_Init+0x334>)
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	43db      	mvns	r3, r3
 80031fa:	69ba      	ldr	r2, [r7, #24]
 80031fc:	4013      	ands	r3, r2
 80031fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d003      	beq.n	8003214 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	4313      	orrs	r3, r2
 8003212:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003214:	4a12      	ldr	r2, [pc, #72]	; (8003260 <HAL_GPIO_Init+0x334>)
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	3301      	adds	r3, #1
 800321e:	61fb      	str	r3, [r7, #28]
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	2b0f      	cmp	r3, #15
 8003224:	f67f ae90 	bls.w	8002f48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003228:	bf00      	nop
 800322a:	bf00      	nop
 800322c:	3724      	adds	r7, #36	; 0x24
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	40023800 	.word	0x40023800
 800323c:	40013800 	.word	0x40013800
 8003240:	40020000 	.word	0x40020000
 8003244:	40020400 	.word	0x40020400
 8003248:	40020800 	.word	0x40020800
 800324c:	40020c00 	.word	0x40020c00
 8003250:	40021000 	.word	0x40021000
 8003254:	40021400 	.word	0x40021400
 8003258:	40021800 	.word	0x40021800
 800325c:	40021c00 	.word	0x40021c00
 8003260:	40013c00 	.word	0x40013c00

08003264 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
 800326c:	460b      	mov	r3, r1
 800326e:	807b      	strh	r3, [r7, #2]
 8003270:	4613      	mov	r3, r2
 8003272:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003274:	787b      	ldrb	r3, [r7, #1]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d003      	beq.n	8003282 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800327a:	887a      	ldrh	r2, [r7, #2]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003280:	e003      	b.n	800328a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003282:	887b      	ldrh	r3, [r7, #2]
 8003284:	041a      	lsls	r2, r3, #16
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	619a      	str	r2, [r3, #24]
}
 800328a:	bf00      	nop
 800328c:	370c      	adds	r7, #12
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
	...

08003298 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d101      	bne.n	80032aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e12b      	b.n	8003502 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d106      	bne.n	80032c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f7fe fafa 	bl	80018b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2224      	movs	r2, #36	; 0x24
 80032c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f022 0201 	bic.w	r2, r2, #1
 80032da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80032fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032fc:	f000 fd5c 	bl	8003db8 <HAL_RCC_GetPCLK1Freq>
 8003300:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	4a81      	ldr	r2, [pc, #516]	; (800350c <HAL_I2C_Init+0x274>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d807      	bhi.n	800331c <HAL_I2C_Init+0x84>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	4a80      	ldr	r2, [pc, #512]	; (8003510 <HAL_I2C_Init+0x278>)
 8003310:	4293      	cmp	r3, r2
 8003312:	bf94      	ite	ls
 8003314:	2301      	movls	r3, #1
 8003316:	2300      	movhi	r3, #0
 8003318:	b2db      	uxtb	r3, r3
 800331a:	e006      	b.n	800332a <HAL_I2C_Init+0x92>
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	4a7d      	ldr	r2, [pc, #500]	; (8003514 <HAL_I2C_Init+0x27c>)
 8003320:	4293      	cmp	r3, r2
 8003322:	bf94      	ite	ls
 8003324:	2301      	movls	r3, #1
 8003326:	2300      	movhi	r3, #0
 8003328:	b2db      	uxtb	r3, r3
 800332a:	2b00      	cmp	r3, #0
 800332c:	d001      	beq.n	8003332 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e0e7      	b.n	8003502 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	4a78      	ldr	r2, [pc, #480]	; (8003518 <HAL_I2C_Init+0x280>)
 8003336:	fba2 2303 	umull	r2, r3, r2, r3
 800333a:	0c9b      	lsrs	r3, r3, #18
 800333c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68ba      	ldr	r2, [r7, #8]
 800334e:	430a      	orrs	r2, r1
 8003350:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	4a6a      	ldr	r2, [pc, #424]	; (800350c <HAL_I2C_Init+0x274>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d802      	bhi.n	800336c <HAL_I2C_Init+0xd4>
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	3301      	adds	r3, #1
 800336a:	e009      	b.n	8003380 <HAL_I2C_Init+0xe8>
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003372:	fb02 f303 	mul.w	r3, r2, r3
 8003376:	4a69      	ldr	r2, [pc, #420]	; (800351c <HAL_I2C_Init+0x284>)
 8003378:	fba2 2303 	umull	r2, r3, r2, r3
 800337c:	099b      	lsrs	r3, r3, #6
 800337e:	3301      	adds	r3, #1
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	6812      	ldr	r2, [r2, #0]
 8003384:	430b      	orrs	r3, r1
 8003386:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	69db      	ldr	r3, [r3, #28]
 800338e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003392:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	495c      	ldr	r1, [pc, #368]	; (800350c <HAL_I2C_Init+0x274>)
 800339c:	428b      	cmp	r3, r1
 800339e:	d819      	bhi.n	80033d4 <HAL_I2C_Init+0x13c>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	1e59      	subs	r1, r3, #1
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80033ae:	1c59      	adds	r1, r3, #1
 80033b0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80033b4:	400b      	ands	r3, r1
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d00a      	beq.n	80033d0 <HAL_I2C_Init+0x138>
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	1e59      	subs	r1, r3, #1
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80033c8:	3301      	adds	r3, #1
 80033ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033ce:	e051      	b.n	8003474 <HAL_I2C_Init+0x1dc>
 80033d0:	2304      	movs	r3, #4
 80033d2:	e04f      	b.n	8003474 <HAL_I2C_Init+0x1dc>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d111      	bne.n	8003400 <HAL_I2C_Init+0x168>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	1e58      	subs	r0, r3, #1
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6859      	ldr	r1, [r3, #4]
 80033e4:	460b      	mov	r3, r1
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	440b      	add	r3, r1
 80033ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80033ee:	3301      	adds	r3, #1
 80033f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	bf0c      	ite	eq
 80033f8:	2301      	moveq	r3, #1
 80033fa:	2300      	movne	r3, #0
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	e012      	b.n	8003426 <HAL_I2C_Init+0x18e>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	1e58      	subs	r0, r3, #1
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6859      	ldr	r1, [r3, #4]
 8003408:	460b      	mov	r3, r1
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	440b      	add	r3, r1
 800340e:	0099      	lsls	r1, r3, #2
 8003410:	440b      	add	r3, r1
 8003412:	fbb0 f3f3 	udiv	r3, r0, r3
 8003416:	3301      	adds	r3, #1
 8003418:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800341c:	2b00      	cmp	r3, #0
 800341e:	bf0c      	ite	eq
 8003420:	2301      	moveq	r3, #1
 8003422:	2300      	movne	r3, #0
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <HAL_I2C_Init+0x196>
 800342a:	2301      	movs	r3, #1
 800342c:	e022      	b.n	8003474 <HAL_I2C_Init+0x1dc>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10e      	bne.n	8003454 <HAL_I2C_Init+0x1bc>
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	1e58      	subs	r0, r3, #1
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6859      	ldr	r1, [r3, #4]
 800343e:	460b      	mov	r3, r1
 8003440:	005b      	lsls	r3, r3, #1
 8003442:	440b      	add	r3, r1
 8003444:	fbb0 f3f3 	udiv	r3, r0, r3
 8003448:	3301      	adds	r3, #1
 800344a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800344e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003452:	e00f      	b.n	8003474 <HAL_I2C_Init+0x1dc>
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	1e58      	subs	r0, r3, #1
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6859      	ldr	r1, [r3, #4]
 800345c:	460b      	mov	r3, r1
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	440b      	add	r3, r1
 8003462:	0099      	lsls	r1, r3, #2
 8003464:	440b      	add	r3, r1
 8003466:	fbb0 f3f3 	udiv	r3, r0, r3
 800346a:	3301      	adds	r3, #1
 800346c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003470:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003474:	6879      	ldr	r1, [r7, #4]
 8003476:	6809      	ldr	r1, [r1, #0]
 8003478:	4313      	orrs	r3, r2
 800347a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	69da      	ldr	r2, [r3, #28]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a1b      	ldr	r3, [r3, #32]
 800348e:	431a      	orrs	r2, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	430a      	orrs	r2, r1
 8003496:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80034a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	6911      	ldr	r1, [r2, #16]
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	68d2      	ldr	r2, [r2, #12]
 80034ae:	4311      	orrs	r1, r2
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	6812      	ldr	r2, [r2, #0]
 80034b4:	430b      	orrs	r3, r1
 80034b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	695a      	ldr	r2, [r3, #20]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	699b      	ldr	r3, [r3, #24]
 80034ca:	431a      	orrs	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	430a      	orrs	r2, r1
 80034d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f042 0201 	orr.w	r2, r2, #1
 80034e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2220      	movs	r2, #32
 80034ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	3710      	adds	r7, #16
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	000186a0 	.word	0x000186a0
 8003510:	001e847f 	.word	0x001e847f
 8003514:	003d08ff 	.word	0x003d08ff
 8003518:	431bde83 	.word	0x431bde83
 800351c:	10624dd3 	.word	0x10624dd3

08003520 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b086      	sub	sp, #24
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d101      	bne.n	8003532 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e264      	b.n	80039fc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0301 	and.w	r3, r3, #1
 800353a:	2b00      	cmp	r3, #0
 800353c:	d075      	beq.n	800362a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800353e:	4ba3      	ldr	r3, [pc, #652]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	f003 030c 	and.w	r3, r3, #12
 8003546:	2b04      	cmp	r3, #4
 8003548:	d00c      	beq.n	8003564 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800354a:	4ba0      	ldr	r3, [pc, #640]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003552:	2b08      	cmp	r3, #8
 8003554:	d112      	bne.n	800357c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003556:	4b9d      	ldr	r3, [pc, #628]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800355e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003562:	d10b      	bne.n	800357c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003564:	4b99      	ldr	r3, [pc, #612]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d05b      	beq.n	8003628 <HAL_RCC_OscConfig+0x108>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d157      	bne.n	8003628 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e23f      	b.n	80039fc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003584:	d106      	bne.n	8003594 <HAL_RCC_OscConfig+0x74>
 8003586:	4b91      	ldr	r3, [pc, #580]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a90      	ldr	r2, [pc, #576]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 800358c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003590:	6013      	str	r3, [r2, #0]
 8003592:	e01d      	b.n	80035d0 <HAL_RCC_OscConfig+0xb0>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800359c:	d10c      	bne.n	80035b8 <HAL_RCC_OscConfig+0x98>
 800359e:	4b8b      	ldr	r3, [pc, #556]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a8a      	ldr	r2, [pc, #552]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 80035a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035a8:	6013      	str	r3, [r2, #0]
 80035aa:	4b88      	ldr	r3, [pc, #544]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a87      	ldr	r2, [pc, #540]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 80035b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035b4:	6013      	str	r3, [r2, #0]
 80035b6:	e00b      	b.n	80035d0 <HAL_RCC_OscConfig+0xb0>
 80035b8:	4b84      	ldr	r3, [pc, #528]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a83      	ldr	r2, [pc, #524]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 80035be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035c2:	6013      	str	r3, [r2, #0]
 80035c4:	4b81      	ldr	r3, [pc, #516]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a80      	ldr	r2, [pc, #512]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 80035ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d013      	beq.n	8003600 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035d8:	f7ff fad4 	bl	8002b84 <HAL_GetTick>
 80035dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035de:	e008      	b.n	80035f2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035e0:	f7ff fad0 	bl	8002b84 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b64      	cmp	r3, #100	; 0x64
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e204      	b.n	80039fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035f2:	4b76      	ldr	r3, [pc, #472]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d0f0      	beq.n	80035e0 <HAL_RCC_OscConfig+0xc0>
 80035fe:	e014      	b.n	800362a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003600:	f7ff fac0 	bl	8002b84 <HAL_GetTick>
 8003604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003606:	e008      	b.n	800361a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003608:	f7ff fabc 	bl	8002b84 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b64      	cmp	r3, #100	; 0x64
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e1f0      	b.n	80039fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800361a:	4b6c      	ldr	r3, [pc, #432]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d1f0      	bne.n	8003608 <HAL_RCC_OscConfig+0xe8>
 8003626:	e000      	b.n	800362a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003628:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0302 	and.w	r3, r3, #2
 8003632:	2b00      	cmp	r3, #0
 8003634:	d063      	beq.n	80036fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003636:	4b65      	ldr	r3, [pc, #404]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f003 030c 	and.w	r3, r3, #12
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00b      	beq.n	800365a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003642:	4b62      	ldr	r3, [pc, #392]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800364a:	2b08      	cmp	r3, #8
 800364c:	d11c      	bne.n	8003688 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800364e:	4b5f      	ldr	r3, [pc, #380]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d116      	bne.n	8003688 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800365a:	4b5c      	ldr	r3, [pc, #368]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0302 	and.w	r3, r3, #2
 8003662:	2b00      	cmp	r3, #0
 8003664:	d005      	beq.n	8003672 <HAL_RCC_OscConfig+0x152>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	2b01      	cmp	r3, #1
 800366c:	d001      	beq.n	8003672 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e1c4      	b.n	80039fc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003672:	4b56      	ldr	r3, [pc, #344]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	00db      	lsls	r3, r3, #3
 8003680:	4952      	ldr	r1, [pc, #328]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 8003682:	4313      	orrs	r3, r2
 8003684:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003686:	e03a      	b.n	80036fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d020      	beq.n	80036d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003690:	4b4f      	ldr	r3, [pc, #316]	; (80037d0 <HAL_RCC_OscConfig+0x2b0>)
 8003692:	2201      	movs	r2, #1
 8003694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003696:	f7ff fa75 	bl	8002b84 <HAL_GetTick>
 800369a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800369c:	e008      	b.n	80036b0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800369e:	f7ff fa71 	bl	8002b84 <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	2b02      	cmp	r3, #2
 80036aa:	d901      	bls.n	80036b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80036ac:	2303      	movs	r3, #3
 80036ae:	e1a5      	b.n	80039fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036b0:	4b46      	ldr	r3, [pc, #280]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0302 	and.w	r3, r3, #2
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d0f0      	beq.n	800369e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036bc:	4b43      	ldr	r3, [pc, #268]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	691b      	ldr	r3, [r3, #16]
 80036c8:	00db      	lsls	r3, r3, #3
 80036ca:	4940      	ldr	r1, [pc, #256]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 80036cc:	4313      	orrs	r3, r2
 80036ce:	600b      	str	r3, [r1, #0]
 80036d0:	e015      	b.n	80036fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036d2:	4b3f      	ldr	r3, [pc, #252]	; (80037d0 <HAL_RCC_OscConfig+0x2b0>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d8:	f7ff fa54 	bl	8002b84 <HAL_GetTick>
 80036dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036de:	e008      	b.n	80036f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036e0:	f7ff fa50 	bl	8002b84 <HAL_GetTick>
 80036e4:	4602      	mov	r2, r0
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d901      	bls.n	80036f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e184      	b.n	80039fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036f2:	4b36      	ldr	r3, [pc, #216]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 0302 	and.w	r3, r3, #2
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d1f0      	bne.n	80036e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0308 	and.w	r3, r3, #8
 8003706:	2b00      	cmp	r3, #0
 8003708:	d030      	beq.n	800376c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d016      	beq.n	8003740 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003712:	4b30      	ldr	r3, [pc, #192]	; (80037d4 <HAL_RCC_OscConfig+0x2b4>)
 8003714:	2201      	movs	r2, #1
 8003716:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003718:	f7ff fa34 	bl	8002b84 <HAL_GetTick>
 800371c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800371e:	e008      	b.n	8003732 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003720:	f7ff fa30 	bl	8002b84 <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	2b02      	cmp	r3, #2
 800372c:	d901      	bls.n	8003732 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e164      	b.n	80039fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003732:	4b26      	ldr	r3, [pc, #152]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 8003734:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d0f0      	beq.n	8003720 <HAL_RCC_OscConfig+0x200>
 800373e:	e015      	b.n	800376c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003740:	4b24      	ldr	r3, [pc, #144]	; (80037d4 <HAL_RCC_OscConfig+0x2b4>)
 8003742:	2200      	movs	r2, #0
 8003744:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003746:	f7ff fa1d 	bl	8002b84 <HAL_GetTick>
 800374a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800374c:	e008      	b.n	8003760 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800374e:	f7ff fa19 	bl	8002b84 <HAL_GetTick>
 8003752:	4602      	mov	r2, r0
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	2b02      	cmp	r3, #2
 800375a:	d901      	bls.n	8003760 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e14d      	b.n	80039fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003760:	4b1a      	ldr	r3, [pc, #104]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 8003762:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003764:	f003 0302 	and.w	r3, r3, #2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d1f0      	bne.n	800374e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0304 	and.w	r3, r3, #4
 8003774:	2b00      	cmp	r3, #0
 8003776:	f000 80a0 	beq.w	80038ba <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800377a:	2300      	movs	r3, #0
 800377c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800377e:	4b13      	ldr	r3, [pc, #76]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 8003780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003782:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003786:	2b00      	cmp	r3, #0
 8003788:	d10f      	bne.n	80037aa <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800378a:	2300      	movs	r3, #0
 800378c:	60bb      	str	r3, [r7, #8]
 800378e:	4b0f      	ldr	r3, [pc, #60]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 8003790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003792:	4a0e      	ldr	r2, [pc, #56]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 8003794:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003798:	6413      	str	r3, [r2, #64]	; 0x40
 800379a:	4b0c      	ldr	r3, [pc, #48]	; (80037cc <HAL_RCC_OscConfig+0x2ac>)
 800379c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037a2:	60bb      	str	r3, [r7, #8]
 80037a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037a6:	2301      	movs	r3, #1
 80037a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037aa:	4b0b      	ldr	r3, [pc, #44]	; (80037d8 <HAL_RCC_OscConfig+0x2b8>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d121      	bne.n	80037fa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037b6:	4b08      	ldr	r3, [pc, #32]	; (80037d8 <HAL_RCC_OscConfig+0x2b8>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a07      	ldr	r2, [pc, #28]	; (80037d8 <HAL_RCC_OscConfig+0x2b8>)
 80037bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037c2:	f7ff f9df 	bl	8002b84 <HAL_GetTick>
 80037c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037c8:	e011      	b.n	80037ee <HAL_RCC_OscConfig+0x2ce>
 80037ca:	bf00      	nop
 80037cc:	40023800 	.word	0x40023800
 80037d0:	42470000 	.word	0x42470000
 80037d4:	42470e80 	.word	0x42470e80
 80037d8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037dc:	f7ff f9d2 	bl	8002b84 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e106      	b.n	80039fc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ee:	4b85      	ldr	r3, [pc, #532]	; (8003a04 <HAL_RCC_OscConfig+0x4e4>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d0f0      	beq.n	80037dc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d106      	bne.n	8003810 <HAL_RCC_OscConfig+0x2f0>
 8003802:	4b81      	ldr	r3, [pc, #516]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 8003804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003806:	4a80      	ldr	r2, [pc, #512]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 8003808:	f043 0301 	orr.w	r3, r3, #1
 800380c:	6713      	str	r3, [r2, #112]	; 0x70
 800380e:	e01c      	b.n	800384a <HAL_RCC_OscConfig+0x32a>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	2b05      	cmp	r3, #5
 8003816:	d10c      	bne.n	8003832 <HAL_RCC_OscConfig+0x312>
 8003818:	4b7b      	ldr	r3, [pc, #492]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 800381a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800381c:	4a7a      	ldr	r2, [pc, #488]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 800381e:	f043 0304 	orr.w	r3, r3, #4
 8003822:	6713      	str	r3, [r2, #112]	; 0x70
 8003824:	4b78      	ldr	r3, [pc, #480]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 8003826:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003828:	4a77      	ldr	r2, [pc, #476]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 800382a:	f043 0301 	orr.w	r3, r3, #1
 800382e:	6713      	str	r3, [r2, #112]	; 0x70
 8003830:	e00b      	b.n	800384a <HAL_RCC_OscConfig+0x32a>
 8003832:	4b75      	ldr	r3, [pc, #468]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 8003834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003836:	4a74      	ldr	r2, [pc, #464]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 8003838:	f023 0301 	bic.w	r3, r3, #1
 800383c:	6713      	str	r3, [r2, #112]	; 0x70
 800383e:	4b72      	ldr	r3, [pc, #456]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 8003840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003842:	4a71      	ldr	r2, [pc, #452]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 8003844:	f023 0304 	bic.w	r3, r3, #4
 8003848:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d015      	beq.n	800387e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003852:	f7ff f997 	bl	8002b84 <HAL_GetTick>
 8003856:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003858:	e00a      	b.n	8003870 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800385a:	f7ff f993 	bl	8002b84 <HAL_GetTick>
 800385e:	4602      	mov	r2, r0
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	f241 3288 	movw	r2, #5000	; 0x1388
 8003868:	4293      	cmp	r3, r2
 800386a:	d901      	bls.n	8003870 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800386c:	2303      	movs	r3, #3
 800386e:	e0c5      	b.n	80039fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003870:	4b65      	ldr	r3, [pc, #404]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 8003872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003874:	f003 0302 	and.w	r3, r3, #2
 8003878:	2b00      	cmp	r3, #0
 800387a:	d0ee      	beq.n	800385a <HAL_RCC_OscConfig+0x33a>
 800387c:	e014      	b.n	80038a8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800387e:	f7ff f981 	bl	8002b84 <HAL_GetTick>
 8003882:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003884:	e00a      	b.n	800389c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003886:	f7ff f97d 	bl	8002b84 <HAL_GetTick>
 800388a:	4602      	mov	r2, r0
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	1ad3      	subs	r3, r2, r3
 8003890:	f241 3288 	movw	r2, #5000	; 0x1388
 8003894:	4293      	cmp	r3, r2
 8003896:	d901      	bls.n	800389c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003898:	2303      	movs	r3, #3
 800389a:	e0af      	b.n	80039fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800389c:	4b5a      	ldr	r3, [pc, #360]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 800389e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038a0:	f003 0302 	and.w	r3, r3, #2
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d1ee      	bne.n	8003886 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038a8:	7dfb      	ldrb	r3, [r7, #23]
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d105      	bne.n	80038ba <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038ae:	4b56      	ldr	r3, [pc, #344]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 80038b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b2:	4a55      	ldr	r2, [pc, #340]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 80038b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038b8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	699b      	ldr	r3, [r3, #24]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	f000 809b 	beq.w	80039fa <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038c4:	4b50      	ldr	r3, [pc, #320]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	f003 030c 	and.w	r3, r3, #12
 80038cc:	2b08      	cmp	r3, #8
 80038ce:	d05c      	beq.n	800398a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	699b      	ldr	r3, [r3, #24]
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d141      	bne.n	800395c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038d8:	4b4c      	ldr	r3, [pc, #304]	; (8003a0c <HAL_RCC_OscConfig+0x4ec>)
 80038da:	2200      	movs	r2, #0
 80038dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038de:	f7ff f951 	bl	8002b84 <HAL_GetTick>
 80038e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038e4:	e008      	b.n	80038f8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038e6:	f7ff f94d 	bl	8002b84 <HAL_GetTick>
 80038ea:	4602      	mov	r2, r0
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	1ad3      	subs	r3, r2, r3
 80038f0:	2b02      	cmp	r3, #2
 80038f2:	d901      	bls.n	80038f8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	e081      	b.n	80039fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038f8:	4b43      	ldr	r3, [pc, #268]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d1f0      	bne.n	80038e6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	69da      	ldr	r2, [r3, #28]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a1b      	ldr	r3, [r3, #32]
 800390c:	431a      	orrs	r2, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003912:	019b      	lsls	r3, r3, #6
 8003914:	431a      	orrs	r2, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800391a:	085b      	lsrs	r3, r3, #1
 800391c:	3b01      	subs	r3, #1
 800391e:	041b      	lsls	r3, r3, #16
 8003920:	431a      	orrs	r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003926:	061b      	lsls	r3, r3, #24
 8003928:	4937      	ldr	r1, [pc, #220]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 800392a:	4313      	orrs	r3, r2
 800392c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800392e:	4b37      	ldr	r3, [pc, #220]	; (8003a0c <HAL_RCC_OscConfig+0x4ec>)
 8003930:	2201      	movs	r2, #1
 8003932:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003934:	f7ff f926 	bl	8002b84 <HAL_GetTick>
 8003938:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800393a:	e008      	b.n	800394e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800393c:	f7ff f922 	bl	8002b84 <HAL_GetTick>
 8003940:	4602      	mov	r2, r0
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	1ad3      	subs	r3, r2, r3
 8003946:	2b02      	cmp	r3, #2
 8003948:	d901      	bls.n	800394e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e056      	b.n	80039fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800394e:	4b2e      	ldr	r3, [pc, #184]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003956:	2b00      	cmp	r3, #0
 8003958:	d0f0      	beq.n	800393c <HAL_RCC_OscConfig+0x41c>
 800395a:	e04e      	b.n	80039fa <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800395c:	4b2b      	ldr	r3, [pc, #172]	; (8003a0c <HAL_RCC_OscConfig+0x4ec>)
 800395e:	2200      	movs	r2, #0
 8003960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003962:	f7ff f90f 	bl	8002b84 <HAL_GetTick>
 8003966:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003968:	e008      	b.n	800397c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800396a:	f7ff f90b 	bl	8002b84 <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	d901      	bls.n	800397c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e03f      	b.n	80039fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800397c:	4b22      	ldr	r3, [pc, #136]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d1f0      	bne.n	800396a <HAL_RCC_OscConfig+0x44a>
 8003988:	e037      	b.n	80039fa <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	699b      	ldr	r3, [r3, #24]
 800398e:	2b01      	cmp	r3, #1
 8003990:	d101      	bne.n	8003996 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e032      	b.n	80039fc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003996:	4b1c      	ldr	r3, [pc, #112]	; (8003a08 <HAL_RCC_OscConfig+0x4e8>)
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	699b      	ldr	r3, [r3, #24]
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d028      	beq.n	80039f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d121      	bne.n	80039f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039bc:	429a      	cmp	r2, r3
 80039be:	d11a      	bne.n	80039f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80039c6:	4013      	ands	r3, r2
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80039cc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d111      	bne.n	80039f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039dc:	085b      	lsrs	r3, r3, #1
 80039de:	3b01      	subs	r3, #1
 80039e0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d107      	bne.n	80039f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d001      	beq.n	80039fa <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e000      	b.n	80039fc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80039fa:	2300      	movs	r3, #0
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3718      	adds	r7, #24
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	40007000 	.word	0x40007000
 8003a08:	40023800 	.word	0x40023800
 8003a0c:	42470060 	.word	0x42470060

08003a10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d101      	bne.n	8003a24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e0cc      	b.n	8003bbe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a24:	4b68      	ldr	r3, [pc, #416]	; (8003bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0307 	and.w	r3, r3, #7
 8003a2c:	683a      	ldr	r2, [r7, #0]
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d90c      	bls.n	8003a4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a32:	4b65      	ldr	r3, [pc, #404]	; (8003bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a34:	683a      	ldr	r2, [r7, #0]
 8003a36:	b2d2      	uxtb	r2, r2
 8003a38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a3a:	4b63      	ldr	r3, [pc, #396]	; (8003bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0307 	and.w	r3, r3, #7
 8003a42:	683a      	ldr	r2, [r7, #0]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d001      	beq.n	8003a4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e0b8      	b.n	8003bbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 0302 	and.w	r3, r3, #2
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d020      	beq.n	8003a9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0304 	and.w	r3, r3, #4
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d005      	beq.n	8003a70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a64:	4b59      	ldr	r3, [pc, #356]	; (8003bcc <HAL_RCC_ClockConfig+0x1bc>)
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	4a58      	ldr	r2, [pc, #352]	; (8003bcc <HAL_RCC_ClockConfig+0x1bc>)
 8003a6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0308 	and.w	r3, r3, #8
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d005      	beq.n	8003a88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a7c:	4b53      	ldr	r3, [pc, #332]	; (8003bcc <HAL_RCC_ClockConfig+0x1bc>)
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	4a52      	ldr	r2, [pc, #328]	; (8003bcc <HAL_RCC_ClockConfig+0x1bc>)
 8003a82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003a86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a88:	4b50      	ldr	r3, [pc, #320]	; (8003bcc <HAL_RCC_ClockConfig+0x1bc>)
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	494d      	ldr	r1, [pc, #308]	; (8003bcc <HAL_RCC_ClockConfig+0x1bc>)
 8003a96:	4313      	orrs	r3, r2
 8003a98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0301 	and.w	r3, r3, #1
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d044      	beq.n	8003b30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d107      	bne.n	8003abe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aae:	4b47      	ldr	r3, [pc, #284]	; (8003bcc <HAL_RCC_ClockConfig+0x1bc>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d119      	bne.n	8003aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e07f      	b.n	8003bbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d003      	beq.n	8003ace <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003aca:	2b03      	cmp	r3, #3
 8003acc:	d107      	bne.n	8003ade <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ace:	4b3f      	ldr	r3, [pc, #252]	; (8003bcc <HAL_RCC_ClockConfig+0x1bc>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d109      	bne.n	8003aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e06f      	b.n	8003bbe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ade:	4b3b      	ldr	r3, [pc, #236]	; (8003bcc <HAL_RCC_ClockConfig+0x1bc>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0302 	and.w	r3, r3, #2
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d101      	bne.n	8003aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e067      	b.n	8003bbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003aee:	4b37      	ldr	r3, [pc, #220]	; (8003bcc <HAL_RCC_ClockConfig+0x1bc>)
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	f023 0203 	bic.w	r2, r3, #3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	4934      	ldr	r1, [pc, #208]	; (8003bcc <HAL_RCC_ClockConfig+0x1bc>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b00:	f7ff f840 	bl	8002b84 <HAL_GetTick>
 8003b04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b06:	e00a      	b.n	8003b1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b08:	f7ff f83c 	bl	8002b84 <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d901      	bls.n	8003b1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e04f      	b.n	8003bbe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b1e:	4b2b      	ldr	r3, [pc, #172]	; (8003bcc <HAL_RCC_ClockConfig+0x1bc>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f003 020c 	and.w	r2, r3, #12
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d1eb      	bne.n	8003b08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b30:	4b25      	ldr	r3, [pc, #148]	; (8003bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0307 	and.w	r3, r3, #7
 8003b38:	683a      	ldr	r2, [r7, #0]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d20c      	bcs.n	8003b58 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b3e:	4b22      	ldr	r3, [pc, #136]	; (8003bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b40:	683a      	ldr	r2, [r7, #0]
 8003b42:	b2d2      	uxtb	r2, r2
 8003b44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b46:	4b20      	ldr	r3, [pc, #128]	; (8003bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	683a      	ldr	r2, [r7, #0]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d001      	beq.n	8003b58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e032      	b.n	8003bbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0304 	and.w	r3, r3, #4
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d008      	beq.n	8003b76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b64:	4b19      	ldr	r3, [pc, #100]	; (8003bcc <HAL_RCC_ClockConfig+0x1bc>)
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	4916      	ldr	r1, [pc, #88]	; (8003bcc <HAL_RCC_ClockConfig+0x1bc>)
 8003b72:	4313      	orrs	r3, r2
 8003b74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0308 	and.w	r3, r3, #8
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d009      	beq.n	8003b96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b82:	4b12      	ldr	r3, [pc, #72]	; (8003bcc <HAL_RCC_ClockConfig+0x1bc>)
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	691b      	ldr	r3, [r3, #16]
 8003b8e:	00db      	lsls	r3, r3, #3
 8003b90:	490e      	ldr	r1, [pc, #56]	; (8003bcc <HAL_RCC_ClockConfig+0x1bc>)
 8003b92:	4313      	orrs	r3, r2
 8003b94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b96:	f000 f821 	bl	8003bdc <HAL_RCC_GetSysClockFreq>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	4b0b      	ldr	r3, [pc, #44]	; (8003bcc <HAL_RCC_ClockConfig+0x1bc>)
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	091b      	lsrs	r3, r3, #4
 8003ba2:	f003 030f 	and.w	r3, r3, #15
 8003ba6:	490a      	ldr	r1, [pc, #40]	; (8003bd0 <HAL_RCC_ClockConfig+0x1c0>)
 8003ba8:	5ccb      	ldrb	r3, [r1, r3]
 8003baa:	fa22 f303 	lsr.w	r3, r2, r3
 8003bae:	4a09      	ldr	r2, [pc, #36]	; (8003bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8003bb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003bb2:	4b09      	ldr	r3, [pc, #36]	; (8003bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7fe ffa0 	bl	8002afc <HAL_InitTick>

  return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3710      	adds	r7, #16
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	40023c00 	.word	0x40023c00
 8003bcc:	40023800 	.word	0x40023800
 8003bd0:	08008e60 	.word	0x08008e60
 8003bd4:	20000014 	.word	0x20000014
 8003bd8:	20000018 	.word	0x20000018

08003bdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bdc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003be0:	b084      	sub	sp, #16
 8003be2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003be4:	2300      	movs	r3, #0
 8003be6:	607b      	str	r3, [r7, #4]
 8003be8:	2300      	movs	r3, #0
 8003bea:	60fb      	str	r3, [r7, #12]
 8003bec:	2300      	movs	r3, #0
 8003bee:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bf4:	4b67      	ldr	r3, [pc, #412]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	f003 030c 	and.w	r3, r3, #12
 8003bfc:	2b08      	cmp	r3, #8
 8003bfe:	d00d      	beq.n	8003c1c <HAL_RCC_GetSysClockFreq+0x40>
 8003c00:	2b08      	cmp	r3, #8
 8003c02:	f200 80bd 	bhi.w	8003d80 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d002      	beq.n	8003c10 <HAL_RCC_GetSysClockFreq+0x34>
 8003c0a:	2b04      	cmp	r3, #4
 8003c0c:	d003      	beq.n	8003c16 <HAL_RCC_GetSysClockFreq+0x3a>
 8003c0e:	e0b7      	b.n	8003d80 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c10:	4b61      	ldr	r3, [pc, #388]	; (8003d98 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003c12:	60bb      	str	r3, [r7, #8]
       break;
 8003c14:	e0b7      	b.n	8003d86 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c16:	4b61      	ldr	r3, [pc, #388]	; (8003d9c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003c18:	60bb      	str	r3, [r7, #8]
      break;
 8003c1a:	e0b4      	b.n	8003d86 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c1c:	4b5d      	ldr	r3, [pc, #372]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c24:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c26:	4b5b      	ldr	r3, [pc, #364]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d04d      	beq.n	8003cce <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c32:	4b58      	ldr	r3, [pc, #352]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	099b      	lsrs	r3, r3, #6
 8003c38:	461a      	mov	r2, r3
 8003c3a:	f04f 0300 	mov.w	r3, #0
 8003c3e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003c42:	f04f 0100 	mov.w	r1, #0
 8003c46:	ea02 0800 	and.w	r8, r2, r0
 8003c4a:	ea03 0901 	and.w	r9, r3, r1
 8003c4e:	4640      	mov	r0, r8
 8003c50:	4649      	mov	r1, r9
 8003c52:	f04f 0200 	mov.w	r2, #0
 8003c56:	f04f 0300 	mov.w	r3, #0
 8003c5a:	014b      	lsls	r3, r1, #5
 8003c5c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003c60:	0142      	lsls	r2, r0, #5
 8003c62:	4610      	mov	r0, r2
 8003c64:	4619      	mov	r1, r3
 8003c66:	ebb0 0008 	subs.w	r0, r0, r8
 8003c6a:	eb61 0109 	sbc.w	r1, r1, r9
 8003c6e:	f04f 0200 	mov.w	r2, #0
 8003c72:	f04f 0300 	mov.w	r3, #0
 8003c76:	018b      	lsls	r3, r1, #6
 8003c78:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003c7c:	0182      	lsls	r2, r0, #6
 8003c7e:	1a12      	subs	r2, r2, r0
 8003c80:	eb63 0301 	sbc.w	r3, r3, r1
 8003c84:	f04f 0000 	mov.w	r0, #0
 8003c88:	f04f 0100 	mov.w	r1, #0
 8003c8c:	00d9      	lsls	r1, r3, #3
 8003c8e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c92:	00d0      	lsls	r0, r2, #3
 8003c94:	4602      	mov	r2, r0
 8003c96:	460b      	mov	r3, r1
 8003c98:	eb12 0208 	adds.w	r2, r2, r8
 8003c9c:	eb43 0309 	adc.w	r3, r3, r9
 8003ca0:	f04f 0000 	mov.w	r0, #0
 8003ca4:	f04f 0100 	mov.w	r1, #0
 8003ca8:	0259      	lsls	r1, r3, #9
 8003caa:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003cae:	0250      	lsls	r0, r2, #9
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	4610      	mov	r0, r2
 8003cb6:	4619      	mov	r1, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	461a      	mov	r2, r3
 8003cbc:	f04f 0300 	mov.w	r3, #0
 8003cc0:	f7fc fd90 	bl	80007e4 <__aeabi_uldivmod>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	460b      	mov	r3, r1
 8003cc8:	4613      	mov	r3, r2
 8003cca:	60fb      	str	r3, [r7, #12]
 8003ccc:	e04a      	b.n	8003d64 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cce:	4b31      	ldr	r3, [pc, #196]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	099b      	lsrs	r3, r3, #6
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	f04f 0300 	mov.w	r3, #0
 8003cda:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003cde:	f04f 0100 	mov.w	r1, #0
 8003ce2:	ea02 0400 	and.w	r4, r2, r0
 8003ce6:	ea03 0501 	and.w	r5, r3, r1
 8003cea:	4620      	mov	r0, r4
 8003cec:	4629      	mov	r1, r5
 8003cee:	f04f 0200 	mov.w	r2, #0
 8003cf2:	f04f 0300 	mov.w	r3, #0
 8003cf6:	014b      	lsls	r3, r1, #5
 8003cf8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003cfc:	0142      	lsls	r2, r0, #5
 8003cfe:	4610      	mov	r0, r2
 8003d00:	4619      	mov	r1, r3
 8003d02:	1b00      	subs	r0, r0, r4
 8003d04:	eb61 0105 	sbc.w	r1, r1, r5
 8003d08:	f04f 0200 	mov.w	r2, #0
 8003d0c:	f04f 0300 	mov.w	r3, #0
 8003d10:	018b      	lsls	r3, r1, #6
 8003d12:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003d16:	0182      	lsls	r2, r0, #6
 8003d18:	1a12      	subs	r2, r2, r0
 8003d1a:	eb63 0301 	sbc.w	r3, r3, r1
 8003d1e:	f04f 0000 	mov.w	r0, #0
 8003d22:	f04f 0100 	mov.w	r1, #0
 8003d26:	00d9      	lsls	r1, r3, #3
 8003d28:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003d2c:	00d0      	lsls	r0, r2, #3
 8003d2e:	4602      	mov	r2, r0
 8003d30:	460b      	mov	r3, r1
 8003d32:	1912      	adds	r2, r2, r4
 8003d34:	eb45 0303 	adc.w	r3, r5, r3
 8003d38:	f04f 0000 	mov.w	r0, #0
 8003d3c:	f04f 0100 	mov.w	r1, #0
 8003d40:	0299      	lsls	r1, r3, #10
 8003d42:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003d46:	0290      	lsls	r0, r2, #10
 8003d48:	4602      	mov	r2, r0
 8003d4a:	460b      	mov	r3, r1
 8003d4c:	4610      	mov	r0, r2
 8003d4e:	4619      	mov	r1, r3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	461a      	mov	r2, r3
 8003d54:	f04f 0300 	mov.w	r3, #0
 8003d58:	f7fc fd44 	bl	80007e4 <__aeabi_uldivmod>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	460b      	mov	r3, r1
 8003d60:	4613      	mov	r3, r2
 8003d62:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003d64:	4b0b      	ldr	r3, [pc, #44]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	0c1b      	lsrs	r3, r3, #16
 8003d6a:	f003 0303 	and.w	r3, r3, #3
 8003d6e:	3301      	adds	r3, #1
 8003d70:	005b      	lsls	r3, r3, #1
 8003d72:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d7c:	60bb      	str	r3, [r7, #8]
      break;
 8003d7e:	e002      	b.n	8003d86 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d80:	4b05      	ldr	r3, [pc, #20]	; (8003d98 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003d82:	60bb      	str	r3, [r7, #8]
      break;
 8003d84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d86:	68bb      	ldr	r3, [r7, #8]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003d92:	bf00      	nop
 8003d94:	40023800 	.word	0x40023800
 8003d98:	00f42400 	.word	0x00f42400
 8003d9c:	007a1200 	.word	0x007a1200

08003da0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003da0:	b480      	push	{r7}
 8003da2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003da4:	4b03      	ldr	r3, [pc, #12]	; (8003db4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003da6:	681b      	ldr	r3, [r3, #0]
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
 8003db2:	bf00      	nop
 8003db4:	20000014 	.word	0x20000014

08003db8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003dbc:	f7ff fff0 	bl	8003da0 <HAL_RCC_GetHCLKFreq>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	4b05      	ldr	r3, [pc, #20]	; (8003dd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	0a9b      	lsrs	r3, r3, #10
 8003dc8:	f003 0307 	and.w	r3, r3, #7
 8003dcc:	4903      	ldr	r1, [pc, #12]	; (8003ddc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dce:	5ccb      	ldrb	r3, [r1, r3]
 8003dd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	40023800 	.word	0x40023800
 8003ddc:	08008e70 	.word	0x08008e70

08003de0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003de4:	f7ff ffdc 	bl	8003da0 <HAL_RCC_GetHCLKFreq>
 8003de8:	4602      	mov	r2, r0
 8003dea:	4b05      	ldr	r3, [pc, #20]	; (8003e00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	0b5b      	lsrs	r3, r3, #13
 8003df0:	f003 0307 	and.w	r3, r3, #7
 8003df4:	4903      	ldr	r1, [pc, #12]	; (8003e04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003df6:	5ccb      	ldrb	r3, [r1, r3]
 8003df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	40023800 	.word	0x40023800
 8003e04:	08008e70 	.word	0x08008e70

08003e08 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d101      	bne.n	8003e1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e07b      	b.n	8003f12 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d108      	bne.n	8003e34 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e2a:	d009      	beq.n	8003e40 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	61da      	str	r2, [r3, #28]
 8003e32:	e005      	b.n	8003e40 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d106      	bne.n	8003e60 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	f7fe fc2a 	bl	80026b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2202      	movs	r2, #2
 8003e64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e76:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003e88:	431a      	orrs	r2, r3
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e92:	431a      	orrs	r2, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	691b      	ldr	r3, [r3, #16]
 8003e98:	f003 0302 	and.w	r3, r3, #2
 8003e9c:	431a      	orrs	r2, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	695b      	ldr	r3, [r3, #20]
 8003ea2:	f003 0301 	and.w	r3, r3, #1
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	699b      	ldr	r3, [r3, #24]
 8003eac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003eb0:	431a      	orrs	r2, r3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	69db      	ldr	r3, [r3, #28]
 8003eb6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003eba:	431a      	orrs	r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6a1b      	ldr	r3, [r3, #32]
 8003ec0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ec4:	ea42 0103 	orr.w	r1, r2, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ecc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	430a      	orrs	r2, r1
 8003ed6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	699b      	ldr	r3, [r3, #24]
 8003edc:	0c1b      	lsrs	r3, r3, #16
 8003ede:	f003 0104 	and.w	r1, r3, #4
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee6:	f003 0210 	and.w	r2, r3, #16
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	430a      	orrs	r2, r1
 8003ef0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	69da      	ldr	r2, [r3, #28]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f00:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003f10:	2300      	movs	r3, #0
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3708      	adds	r7, #8
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f1a:	b580      	push	{r7, lr}
 8003f1c:	b088      	sub	sp, #32
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	60f8      	str	r0, [r7, #12]
 8003f22:	60b9      	str	r1, [r7, #8]
 8003f24:	603b      	str	r3, [r7, #0]
 8003f26:	4613      	mov	r3, r2
 8003f28:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d101      	bne.n	8003f3c <HAL_SPI_Transmit+0x22>
 8003f38:	2302      	movs	r3, #2
 8003f3a:	e126      	b.n	800418a <HAL_SPI_Transmit+0x270>
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f44:	f7fe fe1e 	bl	8002b84 <HAL_GetTick>
 8003f48:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003f4a:	88fb      	ldrh	r3, [r7, #6]
 8003f4c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d002      	beq.n	8003f60 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003f5a:	2302      	movs	r3, #2
 8003f5c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003f5e:	e10b      	b.n	8004178 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d002      	beq.n	8003f6c <HAL_SPI_Transmit+0x52>
 8003f66:	88fb      	ldrh	r3, [r7, #6]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d102      	bne.n	8003f72 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003f70:	e102      	b.n	8004178 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2203      	movs	r2, #3
 8003f76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	68ba      	ldr	r2, [r7, #8]
 8003f84:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	88fa      	ldrh	r2, [r7, #6]
 8003f8a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	88fa      	ldrh	r2, [r7, #6]
 8003f90:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2200      	movs	r2, #0
 8003fae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fb8:	d10f      	bne.n	8003fda <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fc8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003fd8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fe4:	2b40      	cmp	r3, #64	; 0x40
 8003fe6:	d007      	beq.n	8003ff8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ff6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	68db      	ldr	r3, [r3, #12]
 8003ffc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004000:	d14b      	bne.n	800409a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d002      	beq.n	8004010 <HAL_SPI_Transmit+0xf6>
 800400a:	8afb      	ldrh	r3, [r7, #22]
 800400c:	2b01      	cmp	r3, #1
 800400e:	d13e      	bne.n	800408e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004014:	881a      	ldrh	r2, [r3, #0]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004020:	1c9a      	adds	r2, r3, #2
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800402a:	b29b      	uxth	r3, r3
 800402c:	3b01      	subs	r3, #1
 800402e:	b29a      	uxth	r2, r3
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004034:	e02b      	b.n	800408e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f003 0302 	and.w	r3, r3, #2
 8004040:	2b02      	cmp	r3, #2
 8004042:	d112      	bne.n	800406a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004048:	881a      	ldrh	r2, [r3, #0]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004054:	1c9a      	adds	r2, r3, #2
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800405e:	b29b      	uxth	r3, r3
 8004060:	3b01      	subs	r3, #1
 8004062:	b29a      	uxth	r2, r3
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	86da      	strh	r2, [r3, #54]	; 0x36
 8004068:	e011      	b.n	800408e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800406a:	f7fe fd8b 	bl	8002b84 <HAL_GetTick>
 800406e:	4602      	mov	r2, r0
 8004070:	69bb      	ldr	r3, [r7, #24]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	683a      	ldr	r2, [r7, #0]
 8004076:	429a      	cmp	r2, r3
 8004078:	d803      	bhi.n	8004082 <HAL_SPI_Transmit+0x168>
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004080:	d102      	bne.n	8004088 <HAL_SPI_Transmit+0x16e>
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d102      	bne.n	800408e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800408c:	e074      	b.n	8004178 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004092:	b29b      	uxth	r3, r3
 8004094:	2b00      	cmp	r3, #0
 8004096:	d1ce      	bne.n	8004036 <HAL_SPI_Transmit+0x11c>
 8004098:	e04c      	b.n	8004134 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d002      	beq.n	80040a8 <HAL_SPI_Transmit+0x18e>
 80040a2:	8afb      	ldrh	r3, [r7, #22]
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d140      	bne.n	800412a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	330c      	adds	r3, #12
 80040b2:	7812      	ldrb	r2, [r2, #0]
 80040b4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ba:	1c5a      	adds	r2, r3, #1
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	3b01      	subs	r3, #1
 80040c8:	b29a      	uxth	r2, r3
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80040ce:	e02c      	b.n	800412a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f003 0302 	and.w	r3, r3, #2
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d113      	bne.n	8004106 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	330c      	adds	r3, #12
 80040e8:	7812      	ldrb	r2, [r2, #0]
 80040ea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f0:	1c5a      	adds	r2, r3, #1
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	3b01      	subs	r3, #1
 80040fe:	b29a      	uxth	r2, r3
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	86da      	strh	r2, [r3, #54]	; 0x36
 8004104:	e011      	b.n	800412a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004106:	f7fe fd3d 	bl	8002b84 <HAL_GetTick>
 800410a:	4602      	mov	r2, r0
 800410c:	69bb      	ldr	r3, [r7, #24]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	683a      	ldr	r2, [r7, #0]
 8004112:	429a      	cmp	r2, r3
 8004114:	d803      	bhi.n	800411e <HAL_SPI_Transmit+0x204>
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800411c:	d102      	bne.n	8004124 <HAL_SPI_Transmit+0x20a>
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d102      	bne.n	800412a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004124:	2303      	movs	r3, #3
 8004126:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004128:	e026      	b.n	8004178 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800412e:	b29b      	uxth	r3, r3
 8004130:	2b00      	cmp	r3, #0
 8004132:	d1cd      	bne.n	80040d0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004134:	69ba      	ldr	r2, [r7, #24]
 8004136:	6839      	ldr	r1, [r7, #0]
 8004138:	68f8      	ldr	r0, [r7, #12]
 800413a:	f000 f8b3 	bl	80042a4 <SPI_EndRxTxTransaction>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	d002      	beq.n	800414a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2220      	movs	r2, #32
 8004148:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10a      	bne.n	8004168 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004152:	2300      	movs	r3, #0
 8004154:	613b      	str	r3, [r7, #16]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	613b      	str	r3, [r7, #16]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	613b      	str	r3, [r7, #16]
 8004166:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800416c:	2b00      	cmp	r3, #0
 800416e:	d002      	beq.n	8004176 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	77fb      	strb	r3, [r7, #31]
 8004174:	e000      	b.n	8004178 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004176:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2200      	movs	r2, #0
 8004184:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004188:	7ffb      	ldrb	r3, [r7, #31]
}
 800418a:	4618      	mov	r0, r3
 800418c:	3720      	adds	r7, #32
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
	...

08004194 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b088      	sub	sp, #32
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	603b      	str	r3, [r7, #0]
 80041a0:	4613      	mov	r3, r2
 80041a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80041a4:	f7fe fcee 	bl	8002b84 <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041ac:	1a9b      	subs	r3, r3, r2
 80041ae:	683a      	ldr	r2, [r7, #0]
 80041b0:	4413      	add	r3, r2
 80041b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80041b4:	f7fe fce6 	bl	8002b84 <HAL_GetTick>
 80041b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80041ba:	4b39      	ldr	r3, [pc, #228]	; (80042a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	015b      	lsls	r3, r3, #5
 80041c0:	0d1b      	lsrs	r3, r3, #20
 80041c2:	69fa      	ldr	r2, [r7, #28]
 80041c4:	fb02 f303 	mul.w	r3, r2, r3
 80041c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80041ca:	e054      	b.n	8004276 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d2:	d050      	beq.n	8004276 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80041d4:	f7fe fcd6 	bl	8002b84 <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	69bb      	ldr	r3, [r7, #24]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	69fa      	ldr	r2, [r7, #28]
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d902      	bls.n	80041ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80041e4:	69fb      	ldr	r3, [r7, #28]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d13d      	bne.n	8004266 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	685a      	ldr	r2, [r3, #4]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80041f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004202:	d111      	bne.n	8004228 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800420c:	d004      	beq.n	8004218 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004216:	d107      	bne.n	8004228 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004226:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800422c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004230:	d10f      	bne.n	8004252 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004240:	601a      	str	r2, [r3, #0]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004250:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2201      	movs	r2, #1
 8004256:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2200      	movs	r2, #0
 800425e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004262:	2303      	movs	r3, #3
 8004264:	e017      	b.n	8004296 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d101      	bne.n	8004270 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800426c:	2300      	movs	r3, #0
 800426e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	3b01      	subs	r3, #1
 8004274:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	689a      	ldr	r2, [r3, #8]
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	4013      	ands	r3, r2
 8004280:	68ba      	ldr	r2, [r7, #8]
 8004282:	429a      	cmp	r2, r3
 8004284:	bf0c      	ite	eq
 8004286:	2301      	moveq	r3, #1
 8004288:	2300      	movne	r3, #0
 800428a:	b2db      	uxtb	r3, r3
 800428c:	461a      	mov	r2, r3
 800428e:	79fb      	ldrb	r3, [r7, #7]
 8004290:	429a      	cmp	r2, r3
 8004292:	d19b      	bne.n	80041cc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004294:	2300      	movs	r3, #0
}
 8004296:	4618      	mov	r0, r3
 8004298:	3720      	adds	r7, #32
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	20000014 	.word	0x20000014

080042a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b088      	sub	sp, #32
 80042a8:	af02      	add	r7, sp, #8
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80042b0:	4b1b      	ldr	r3, [pc, #108]	; (8004320 <SPI_EndRxTxTransaction+0x7c>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a1b      	ldr	r2, [pc, #108]	; (8004324 <SPI_EndRxTxTransaction+0x80>)
 80042b6:	fba2 2303 	umull	r2, r3, r2, r3
 80042ba:	0d5b      	lsrs	r3, r3, #21
 80042bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042c0:	fb02 f303 	mul.w	r3, r2, r3
 80042c4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042ce:	d112      	bne.n	80042f6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	9300      	str	r3, [sp, #0]
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	2200      	movs	r2, #0
 80042d8:	2180      	movs	r1, #128	; 0x80
 80042da:	68f8      	ldr	r0, [r7, #12]
 80042dc:	f7ff ff5a 	bl	8004194 <SPI_WaitFlagStateUntilTimeout>
 80042e0:	4603      	mov	r3, r0
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d016      	beq.n	8004314 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ea:	f043 0220 	orr.w	r2, r3, #32
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e00f      	b.n	8004316 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d00a      	beq.n	8004312 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	3b01      	subs	r3, #1
 8004300:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800430c:	2b80      	cmp	r3, #128	; 0x80
 800430e:	d0f2      	beq.n	80042f6 <SPI_EndRxTxTransaction+0x52>
 8004310:	e000      	b.n	8004314 <SPI_EndRxTxTransaction+0x70>
        break;
 8004312:	bf00      	nop
  }

  return HAL_OK;
 8004314:	2300      	movs	r3, #0
}
 8004316:	4618      	mov	r0, r3
 8004318:	3718      	adds	r7, #24
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	20000014 	.word	0x20000014
 8004324:	165e9f81 	.word	0x165e9f81

08004328 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d101      	bne.n	800433e <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e034      	b.n	80043a8 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8004344:	b2db      	uxtb	r3, r3
 8004346:	2b00      	cmp	r3, #0
 8004348:	d106      	bne.n	8004358 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8004352:	68f8      	ldr	r0, [r7, #12]
 8004354:	f7fd f980 	bl	8001658 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	3308      	adds	r3, #8
 8004360:	4619      	mov	r1, r3
 8004362:	4610      	mov	r0, r2
 8004364:	f001 fc6e 	bl	8005c44 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6818      	ldr	r0, [r3, #0]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	461a      	mov	r2, r3
 8004372:	68b9      	ldr	r1, [r7, #8]
 8004374:	f001 fcb8 	bl	8005ce8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6858      	ldr	r0, [r3, #4]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	689a      	ldr	r2, [r3, #8]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004384:	6879      	ldr	r1, [r7, #4]
 8004386:	f001 fced 	bl	8005d64 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	68fa      	ldr	r2, [r7, #12]
 8004390:	6892      	ldr	r2, [r2, #8]
 8004392:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68fa      	ldr	r2, [r7, #12]
 800439c:	6892      	ldr	r2, [r2, #8]
 800439e:	f041 0101 	orr.w	r1, r1, #1
 80043a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3710      	adds	r7, #16
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d101      	bne.n	80043c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e041      	b.n	8004446 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d106      	bne.n	80043dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f7fe fa78 	bl	80028cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2202      	movs	r2, #2
 80043e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	3304      	adds	r3, #4
 80043ec:	4619      	mov	r1, r3
 80043ee:	4610      	mov	r0, r2
 80043f0:	f000 fa96 	bl	8004920 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004444:	2300      	movs	r3, #0
}
 8004446:	4618      	mov	r0, r3
 8004448:	3708      	adds	r7, #8
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
	...

08004450 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004450:	b480      	push	{r7}
 8004452:	b085      	sub	sp, #20
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800445e:	b2db      	uxtb	r3, r3
 8004460:	2b01      	cmp	r3, #1
 8004462:	d001      	beq.n	8004468 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e04e      	b.n	8004506 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2202      	movs	r2, #2
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	68da      	ldr	r2, [r3, #12]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f042 0201 	orr.w	r2, r2, #1
 800447e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a23      	ldr	r2, [pc, #140]	; (8004514 <HAL_TIM_Base_Start_IT+0xc4>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d022      	beq.n	80044d0 <HAL_TIM_Base_Start_IT+0x80>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004492:	d01d      	beq.n	80044d0 <HAL_TIM_Base_Start_IT+0x80>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a1f      	ldr	r2, [pc, #124]	; (8004518 <HAL_TIM_Base_Start_IT+0xc8>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d018      	beq.n	80044d0 <HAL_TIM_Base_Start_IT+0x80>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a1e      	ldr	r2, [pc, #120]	; (800451c <HAL_TIM_Base_Start_IT+0xcc>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d013      	beq.n	80044d0 <HAL_TIM_Base_Start_IT+0x80>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a1c      	ldr	r2, [pc, #112]	; (8004520 <HAL_TIM_Base_Start_IT+0xd0>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d00e      	beq.n	80044d0 <HAL_TIM_Base_Start_IT+0x80>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a1b      	ldr	r2, [pc, #108]	; (8004524 <HAL_TIM_Base_Start_IT+0xd4>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d009      	beq.n	80044d0 <HAL_TIM_Base_Start_IT+0x80>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a19      	ldr	r2, [pc, #100]	; (8004528 <HAL_TIM_Base_Start_IT+0xd8>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d004      	beq.n	80044d0 <HAL_TIM_Base_Start_IT+0x80>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a18      	ldr	r2, [pc, #96]	; (800452c <HAL_TIM_Base_Start_IT+0xdc>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d111      	bne.n	80044f4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	f003 0307 	and.w	r3, r3, #7
 80044da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2b06      	cmp	r3, #6
 80044e0:	d010      	beq.n	8004504 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f042 0201 	orr.w	r2, r2, #1
 80044f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044f2:	e007      	b.n	8004504 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f042 0201 	orr.w	r2, r2, #1
 8004502:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004504:	2300      	movs	r3, #0
}
 8004506:	4618      	mov	r0, r3
 8004508:	3714      	adds	r7, #20
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	40010000 	.word	0x40010000
 8004518:	40000400 	.word	0x40000400
 800451c:	40000800 	.word	0x40000800
 8004520:	40000c00 	.word	0x40000c00
 8004524:	40010400 	.word	0x40010400
 8004528:	40014000 	.word	0x40014000
 800452c:	40001800 	.word	0x40001800

08004530 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b082      	sub	sp, #8
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	f003 0302 	and.w	r3, r3, #2
 8004542:	2b02      	cmp	r3, #2
 8004544:	d122      	bne.n	800458c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	f003 0302 	and.w	r3, r3, #2
 8004550:	2b02      	cmp	r3, #2
 8004552:	d11b      	bne.n	800458c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f06f 0202 	mvn.w	r2, #2
 800455c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2201      	movs	r2, #1
 8004562:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	f003 0303 	and.w	r3, r3, #3
 800456e:	2b00      	cmp	r3, #0
 8004570:	d003      	beq.n	800457a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 f9b5 	bl	80048e2 <HAL_TIM_IC_CaptureCallback>
 8004578:	e005      	b.n	8004586 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f000 f9a7 	bl	80048ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f000 f9b8 	bl	80048f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	691b      	ldr	r3, [r3, #16]
 8004592:	f003 0304 	and.w	r3, r3, #4
 8004596:	2b04      	cmp	r3, #4
 8004598:	d122      	bne.n	80045e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	f003 0304 	and.w	r3, r3, #4
 80045a4:	2b04      	cmp	r3, #4
 80045a6:	d11b      	bne.n	80045e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f06f 0204 	mvn.w	r2, #4
 80045b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2202      	movs	r2, #2
 80045b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	699b      	ldr	r3, [r3, #24]
 80045be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d003      	beq.n	80045ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 f98b 	bl	80048e2 <HAL_TIM_IC_CaptureCallback>
 80045cc:	e005      	b.n	80045da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 f97d 	bl	80048ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f000 f98e 	bl	80048f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	f003 0308 	and.w	r3, r3, #8
 80045ea:	2b08      	cmp	r3, #8
 80045ec:	d122      	bne.n	8004634 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	f003 0308 	and.w	r3, r3, #8
 80045f8:	2b08      	cmp	r3, #8
 80045fa:	d11b      	bne.n	8004634 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f06f 0208 	mvn.w	r2, #8
 8004604:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2204      	movs	r2, #4
 800460a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	69db      	ldr	r3, [r3, #28]
 8004612:	f003 0303 	and.w	r3, r3, #3
 8004616:	2b00      	cmp	r3, #0
 8004618:	d003      	beq.n	8004622 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 f961 	bl	80048e2 <HAL_TIM_IC_CaptureCallback>
 8004620:	e005      	b.n	800462e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 f953 	bl	80048ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	f000 f964 	bl	80048f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	f003 0310 	and.w	r3, r3, #16
 800463e:	2b10      	cmp	r3, #16
 8004640:	d122      	bne.n	8004688 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	f003 0310 	and.w	r3, r3, #16
 800464c:	2b10      	cmp	r3, #16
 800464e:	d11b      	bne.n	8004688 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f06f 0210 	mvn.w	r2, #16
 8004658:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2208      	movs	r2, #8
 800465e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	69db      	ldr	r3, [r3, #28]
 8004666:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800466a:	2b00      	cmp	r3, #0
 800466c:	d003      	beq.n	8004676 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 f937 	bl	80048e2 <HAL_TIM_IC_CaptureCallback>
 8004674:	e005      	b.n	8004682 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 f929 	bl	80048ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f000 f93a 	bl	80048f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	f003 0301 	and.w	r3, r3, #1
 8004692:	2b01      	cmp	r3, #1
 8004694:	d10e      	bne.n	80046b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	f003 0301 	and.w	r3, r3, #1
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d107      	bne.n	80046b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f06f 0201 	mvn.w	r2, #1
 80046ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f7fd ff84 	bl	80025bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	691b      	ldr	r3, [r3, #16]
 80046ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046be:	2b80      	cmp	r3, #128	; 0x80
 80046c0:	d10e      	bne.n	80046e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046cc:	2b80      	cmp	r3, #128	; 0x80
 80046ce:	d107      	bne.n	80046e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80046d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 fae0 	bl	8004ca0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	691b      	ldr	r3, [r3, #16]
 80046e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046ea:	2b40      	cmp	r3, #64	; 0x40
 80046ec:	d10e      	bne.n	800470c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046f8:	2b40      	cmp	r3, #64	; 0x40
 80046fa:	d107      	bne.n	800470c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 f8ff 	bl	800490a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	f003 0320 	and.w	r3, r3, #32
 8004716:	2b20      	cmp	r3, #32
 8004718:	d10e      	bne.n	8004738 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	f003 0320 	and.w	r3, r3, #32
 8004724:	2b20      	cmp	r3, #32
 8004726:	d107      	bne.n	8004738 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f06f 0220 	mvn.w	r2, #32
 8004730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f000 faaa 	bl	8004c8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004738:	bf00      	nop
 800473a:	3708      	adds	r7, #8
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800474a:	2300      	movs	r3, #0
 800474c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004754:	2b01      	cmp	r3, #1
 8004756:	d101      	bne.n	800475c <HAL_TIM_ConfigClockSource+0x1c>
 8004758:	2302      	movs	r3, #2
 800475a:	e0b4      	b.n	80048c6 <HAL_TIM_ConfigClockSource+0x186>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2202      	movs	r2, #2
 8004768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800477a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004782:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68ba      	ldr	r2, [r7, #8]
 800478a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004794:	d03e      	beq.n	8004814 <HAL_TIM_ConfigClockSource+0xd4>
 8004796:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800479a:	f200 8087 	bhi.w	80048ac <HAL_TIM_ConfigClockSource+0x16c>
 800479e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047a2:	f000 8086 	beq.w	80048b2 <HAL_TIM_ConfigClockSource+0x172>
 80047a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047aa:	d87f      	bhi.n	80048ac <HAL_TIM_ConfigClockSource+0x16c>
 80047ac:	2b70      	cmp	r3, #112	; 0x70
 80047ae:	d01a      	beq.n	80047e6 <HAL_TIM_ConfigClockSource+0xa6>
 80047b0:	2b70      	cmp	r3, #112	; 0x70
 80047b2:	d87b      	bhi.n	80048ac <HAL_TIM_ConfigClockSource+0x16c>
 80047b4:	2b60      	cmp	r3, #96	; 0x60
 80047b6:	d050      	beq.n	800485a <HAL_TIM_ConfigClockSource+0x11a>
 80047b8:	2b60      	cmp	r3, #96	; 0x60
 80047ba:	d877      	bhi.n	80048ac <HAL_TIM_ConfigClockSource+0x16c>
 80047bc:	2b50      	cmp	r3, #80	; 0x50
 80047be:	d03c      	beq.n	800483a <HAL_TIM_ConfigClockSource+0xfa>
 80047c0:	2b50      	cmp	r3, #80	; 0x50
 80047c2:	d873      	bhi.n	80048ac <HAL_TIM_ConfigClockSource+0x16c>
 80047c4:	2b40      	cmp	r3, #64	; 0x40
 80047c6:	d058      	beq.n	800487a <HAL_TIM_ConfigClockSource+0x13a>
 80047c8:	2b40      	cmp	r3, #64	; 0x40
 80047ca:	d86f      	bhi.n	80048ac <HAL_TIM_ConfigClockSource+0x16c>
 80047cc:	2b30      	cmp	r3, #48	; 0x30
 80047ce:	d064      	beq.n	800489a <HAL_TIM_ConfigClockSource+0x15a>
 80047d0:	2b30      	cmp	r3, #48	; 0x30
 80047d2:	d86b      	bhi.n	80048ac <HAL_TIM_ConfigClockSource+0x16c>
 80047d4:	2b20      	cmp	r3, #32
 80047d6:	d060      	beq.n	800489a <HAL_TIM_ConfigClockSource+0x15a>
 80047d8:	2b20      	cmp	r3, #32
 80047da:	d867      	bhi.n	80048ac <HAL_TIM_ConfigClockSource+0x16c>
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d05c      	beq.n	800489a <HAL_TIM_ConfigClockSource+0x15a>
 80047e0:	2b10      	cmp	r3, #16
 80047e2:	d05a      	beq.n	800489a <HAL_TIM_ConfigClockSource+0x15a>
 80047e4:	e062      	b.n	80048ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6818      	ldr	r0, [r3, #0]
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	6899      	ldr	r1, [r3, #8]
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	685a      	ldr	r2, [r3, #4]
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	f000 f9ad 	bl	8004b54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004808:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	68ba      	ldr	r2, [r7, #8]
 8004810:	609a      	str	r2, [r3, #8]
      break;
 8004812:	e04f      	b.n	80048b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6818      	ldr	r0, [r3, #0]
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	6899      	ldr	r1, [r3, #8]
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	685a      	ldr	r2, [r3, #4]
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	f000 f996 	bl	8004b54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	689a      	ldr	r2, [r3, #8]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004836:	609a      	str	r2, [r3, #8]
      break;
 8004838:	e03c      	b.n	80048b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6818      	ldr	r0, [r3, #0]
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	6859      	ldr	r1, [r3, #4]
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	461a      	mov	r2, r3
 8004848:	f000 f90a 	bl	8004a60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2150      	movs	r1, #80	; 0x50
 8004852:	4618      	mov	r0, r3
 8004854:	f000 f963 	bl	8004b1e <TIM_ITRx_SetConfig>
      break;
 8004858:	e02c      	b.n	80048b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6818      	ldr	r0, [r3, #0]
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	6859      	ldr	r1, [r3, #4]
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	461a      	mov	r2, r3
 8004868:	f000 f929 	bl	8004abe <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2160      	movs	r1, #96	; 0x60
 8004872:	4618      	mov	r0, r3
 8004874:	f000 f953 	bl	8004b1e <TIM_ITRx_SetConfig>
      break;
 8004878:	e01c      	b.n	80048b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6818      	ldr	r0, [r3, #0]
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	6859      	ldr	r1, [r3, #4]
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	461a      	mov	r2, r3
 8004888:	f000 f8ea 	bl	8004a60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2140      	movs	r1, #64	; 0x40
 8004892:	4618      	mov	r0, r3
 8004894:	f000 f943 	bl	8004b1e <TIM_ITRx_SetConfig>
      break;
 8004898:	e00c      	b.n	80048b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4619      	mov	r1, r3
 80048a4:	4610      	mov	r0, r2
 80048a6:	f000 f93a 	bl	8004b1e <TIM_ITRx_SetConfig>
      break;
 80048aa:	e003      	b.n	80048b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	73fb      	strb	r3, [r7, #15]
      break;
 80048b0:	e000      	b.n	80048b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80048b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80048c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3710      	adds	r7, #16
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}

080048ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048ce:	b480      	push	{r7}
 80048d0:	b083      	sub	sp, #12
 80048d2:	af00      	add	r7, sp, #0
 80048d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048d6:	bf00      	nop
 80048d8:	370c      	adds	r7, #12
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr

080048e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048e2:	b480      	push	{r7}
 80048e4:	b083      	sub	sp, #12
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048ea:	bf00      	nop
 80048ec:	370c      	adds	r7, #12
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr

080048f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048f6:	b480      	push	{r7}
 80048f8:	b083      	sub	sp, #12
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048fe:	bf00      	nop
 8004900:	370c      	adds	r7, #12
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800490a:	b480      	push	{r7}
 800490c:	b083      	sub	sp, #12
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004912:	bf00      	nop
 8004914:	370c      	adds	r7, #12
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr
	...

08004920 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004920:	b480      	push	{r7}
 8004922:	b085      	sub	sp, #20
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
 8004928:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a40      	ldr	r2, [pc, #256]	; (8004a34 <TIM_Base_SetConfig+0x114>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d013      	beq.n	8004960 <TIM_Base_SetConfig+0x40>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800493e:	d00f      	beq.n	8004960 <TIM_Base_SetConfig+0x40>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a3d      	ldr	r2, [pc, #244]	; (8004a38 <TIM_Base_SetConfig+0x118>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d00b      	beq.n	8004960 <TIM_Base_SetConfig+0x40>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	4a3c      	ldr	r2, [pc, #240]	; (8004a3c <TIM_Base_SetConfig+0x11c>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d007      	beq.n	8004960 <TIM_Base_SetConfig+0x40>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	4a3b      	ldr	r2, [pc, #236]	; (8004a40 <TIM_Base_SetConfig+0x120>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d003      	beq.n	8004960 <TIM_Base_SetConfig+0x40>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	4a3a      	ldr	r2, [pc, #232]	; (8004a44 <TIM_Base_SetConfig+0x124>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d108      	bne.n	8004972 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004966:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	68fa      	ldr	r2, [r7, #12]
 800496e:	4313      	orrs	r3, r2
 8004970:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a2f      	ldr	r2, [pc, #188]	; (8004a34 <TIM_Base_SetConfig+0x114>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d02b      	beq.n	80049d2 <TIM_Base_SetConfig+0xb2>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004980:	d027      	beq.n	80049d2 <TIM_Base_SetConfig+0xb2>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a2c      	ldr	r2, [pc, #176]	; (8004a38 <TIM_Base_SetConfig+0x118>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d023      	beq.n	80049d2 <TIM_Base_SetConfig+0xb2>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a2b      	ldr	r2, [pc, #172]	; (8004a3c <TIM_Base_SetConfig+0x11c>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d01f      	beq.n	80049d2 <TIM_Base_SetConfig+0xb2>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4a2a      	ldr	r2, [pc, #168]	; (8004a40 <TIM_Base_SetConfig+0x120>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d01b      	beq.n	80049d2 <TIM_Base_SetConfig+0xb2>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	4a29      	ldr	r2, [pc, #164]	; (8004a44 <TIM_Base_SetConfig+0x124>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d017      	beq.n	80049d2 <TIM_Base_SetConfig+0xb2>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a28      	ldr	r2, [pc, #160]	; (8004a48 <TIM_Base_SetConfig+0x128>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d013      	beq.n	80049d2 <TIM_Base_SetConfig+0xb2>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4a27      	ldr	r2, [pc, #156]	; (8004a4c <TIM_Base_SetConfig+0x12c>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d00f      	beq.n	80049d2 <TIM_Base_SetConfig+0xb2>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a26      	ldr	r2, [pc, #152]	; (8004a50 <TIM_Base_SetConfig+0x130>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d00b      	beq.n	80049d2 <TIM_Base_SetConfig+0xb2>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4a25      	ldr	r2, [pc, #148]	; (8004a54 <TIM_Base_SetConfig+0x134>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d007      	beq.n	80049d2 <TIM_Base_SetConfig+0xb2>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a24      	ldr	r2, [pc, #144]	; (8004a58 <TIM_Base_SetConfig+0x138>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d003      	beq.n	80049d2 <TIM_Base_SetConfig+0xb2>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a23      	ldr	r2, [pc, #140]	; (8004a5c <TIM_Base_SetConfig+0x13c>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d108      	bne.n	80049e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	68fa      	ldr	r2, [r7, #12]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	695b      	ldr	r3, [r3, #20]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	68fa      	ldr	r2, [r7, #12]
 80049f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	689a      	ldr	r2, [r3, #8]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a0a      	ldr	r2, [pc, #40]	; (8004a34 <TIM_Base_SetConfig+0x114>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d003      	beq.n	8004a18 <TIM_Base_SetConfig+0xf8>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a0c      	ldr	r2, [pc, #48]	; (8004a44 <TIM_Base_SetConfig+0x124>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d103      	bne.n	8004a20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	691a      	ldr	r2, [r3, #16]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	615a      	str	r2, [r3, #20]
}
 8004a26:	bf00      	nop
 8004a28:	3714      	adds	r7, #20
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	40010000 	.word	0x40010000
 8004a38:	40000400 	.word	0x40000400
 8004a3c:	40000800 	.word	0x40000800
 8004a40:	40000c00 	.word	0x40000c00
 8004a44:	40010400 	.word	0x40010400
 8004a48:	40014000 	.word	0x40014000
 8004a4c:	40014400 	.word	0x40014400
 8004a50:	40014800 	.word	0x40014800
 8004a54:	40001800 	.word	0x40001800
 8004a58:	40001c00 	.word	0x40001c00
 8004a5c:	40002000 	.word	0x40002000

08004a60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b087      	sub	sp, #28
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	60b9      	str	r1, [r7, #8]
 8004a6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6a1b      	ldr	r3, [r3, #32]
 8004a70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6a1b      	ldr	r3, [r3, #32]
 8004a76:	f023 0201 	bic.w	r2, r3, #1
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	011b      	lsls	r3, r3, #4
 8004a90:	693a      	ldr	r2, [r7, #16]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	f023 030a 	bic.w	r3, r3, #10
 8004a9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a9e:	697a      	ldr	r2, [r7, #20]
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	693a      	ldr	r2, [r7, #16]
 8004aaa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	697a      	ldr	r2, [r7, #20]
 8004ab0:	621a      	str	r2, [r3, #32]
}
 8004ab2:	bf00      	nop
 8004ab4:	371c      	adds	r7, #28
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr

08004abe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004abe:	b480      	push	{r7}
 8004ac0:	b087      	sub	sp, #28
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	60f8      	str	r0, [r7, #12]
 8004ac6:	60b9      	str	r1, [r7, #8]
 8004ac8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	6a1b      	ldr	r3, [r3, #32]
 8004ace:	f023 0210 	bic.w	r2, r3, #16
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	699b      	ldr	r3, [r3, #24]
 8004ada:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6a1b      	ldr	r3, [r3, #32]
 8004ae0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ae8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	031b      	lsls	r3, r3, #12
 8004aee:	697a      	ldr	r2, [r7, #20]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004afa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	011b      	lsls	r3, r3, #4
 8004b00:	693a      	ldr	r2, [r7, #16]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	697a      	ldr	r2, [r7, #20]
 8004b0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	693a      	ldr	r2, [r7, #16]
 8004b10:	621a      	str	r2, [r3, #32]
}
 8004b12:	bf00      	nop
 8004b14:	371c      	adds	r7, #28
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr

08004b1e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b1e:	b480      	push	{r7}
 8004b20:	b085      	sub	sp, #20
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
 8004b26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b36:	683a      	ldr	r2, [r7, #0]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	f043 0307 	orr.w	r3, r3, #7
 8004b40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	68fa      	ldr	r2, [r7, #12]
 8004b46:	609a      	str	r2, [r3, #8]
}
 8004b48:	bf00      	nop
 8004b4a:	3714      	adds	r7, #20
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b087      	sub	sp, #28
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	60f8      	str	r0, [r7, #12]
 8004b5c:	60b9      	str	r1, [r7, #8]
 8004b5e:	607a      	str	r2, [r7, #4]
 8004b60:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b6e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	021a      	lsls	r2, r3, #8
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	431a      	orrs	r2, r3
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	697a      	ldr	r2, [r7, #20]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	697a      	ldr	r2, [r7, #20]
 8004b86:	609a      	str	r2, [r3, #8]
}
 8004b88:	bf00      	nop
 8004b8a:	371c      	adds	r7, #28
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b085      	sub	sp, #20
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
 8004b9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d101      	bne.n	8004bac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ba8:	2302      	movs	r3, #2
 8004baa:	e05a      	b.n	8004c62 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2202      	movs	r2, #2
 8004bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bd2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68fa      	ldr	r2, [r7, #12]
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	68fa      	ldr	r2, [r7, #12]
 8004be4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a21      	ldr	r2, [pc, #132]	; (8004c70 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d022      	beq.n	8004c36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bf8:	d01d      	beq.n	8004c36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a1d      	ldr	r2, [pc, #116]	; (8004c74 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d018      	beq.n	8004c36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a1b      	ldr	r2, [pc, #108]	; (8004c78 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d013      	beq.n	8004c36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a1a      	ldr	r2, [pc, #104]	; (8004c7c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d00e      	beq.n	8004c36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a18      	ldr	r2, [pc, #96]	; (8004c80 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d009      	beq.n	8004c36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a17      	ldr	r2, [pc, #92]	; (8004c84 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d004      	beq.n	8004c36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a15      	ldr	r2, [pc, #84]	; (8004c88 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d10c      	bne.n	8004c50 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	68ba      	ldr	r2, [r7, #8]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	68ba      	ldr	r2, [r7, #8]
 8004c4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c60:	2300      	movs	r3, #0
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3714      	adds	r7, #20
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	40010000 	.word	0x40010000
 8004c74:	40000400 	.word	0x40000400
 8004c78:	40000800 	.word	0x40000800
 8004c7c:	40000c00 	.word	0x40000c00
 8004c80:	40010400 	.word	0x40010400
 8004c84:	40014000 	.word	0x40014000
 8004c88:	40001800 	.word	0x40001800

08004c8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b083      	sub	sp, #12
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c94:	bf00      	nop
 8004c96:	370c      	adds	r7, #12
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9e:	4770      	bx	lr

08004ca0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b083      	sub	sp, #12
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ca8:	bf00      	nop
 8004caa:	370c      	adds	r7, #12
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr

08004cb4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b082      	sub	sp, #8
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d101      	bne.n	8004cc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e03f      	b.n	8004d46 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d106      	bne.n	8004ce0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f7fd fe72 	bl	80029c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2224      	movs	r2, #36	; 0x24
 8004ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68da      	ldr	r2, [r3, #12]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004cf6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 fddb 	bl	80058b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	691a      	ldr	r2, [r3, #16]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	695a      	ldr	r2, [r3, #20]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	68da      	ldr	r2, [r3, #12]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2220      	movs	r2, #32
 8004d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2220      	movs	r2, #32
 8004d40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3708      	adds	r7, #8
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}

08004d4e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d4e:	b580      	push	{r7, lr}
 8004d50:	b08a      	sub	sp, #40	; 0x28
 8004d52:	af02      	add	r7, sp, #8
 8004d54:	60f8      	str	r0, [r7, #12]
 8004d56:	60b9      	str	r1, [r7, #8]
 8004d58:	603b      	str	r3, [r7, #0]
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	2b20      	cmp	r3, #32
 8004d6c:	d17c      	bne.n	8004e68 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d002      	beq.n	8004d7a <HAL_UART_Transmit+0x2c>
 8004d74:	88fb      	ldrh	r3, [r7, #6]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d101      	bne.n	8004d7e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e075      	b.n	8004e6a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d101      	bne.n	8004d8c <HAL_UART_Transmit+0x3e>
 8004d88:	2302      	movs	r3, #2
 8004d8a:	e06e      	b.n	8004e6a <HAL_UART_Transmit+0x11c>
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2221      	movs	r2, #33	; 0x21
 8004d9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004da2:	f7fd feef 	bl	8002b84 <HAL_GetTick>
 8004da6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	88fa      	ldrh	r2, [r7, #6]
 8004dac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	88fa      	ldrh	r2, [r7, #6]
 8004db2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dbc:	d108      	bne.n	8004dd0 <HAL_UART_Transmit+0x82>
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d104      	bne.n	8004dd0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	61bb      	str	r3, [r7, #24]
 8004dce:	e003      	b.n	8004dd8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004de0:	e02a      	b.n	8004e38 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	9300      	str	r3, [sp, #0]
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	2200      	movs	r2, #0
 8004dea:	2180      	movs	r1, #128	; 0x80
 8004dec:	68f8      	ldr	r0, [r7, #12]
 8004dee:	f000 fb1f 	bl	8005430 <UART_WaitOnFlagUntilTimeout>
 8004df2:	4603      	mov	r3, r0
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d001      	beq.n	8004dfc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	e036      	b.n	8004e6a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d10b      	bne.n	8004e1a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	881b      	ldrh	r3, [r3, #0]
 8004e06:	461a      	mov	r2, r3
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e10:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	3302      	adds	r3, #2
 8004e16:	61bb      	str	r3, [r7, #24]
 8004e18:	e007      	b.n	8004e2a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e1a:	69fb      	ldr	r3, [r7, #28]
 8004e1c:	781a      	ldrb	r2, [r3, #0]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	3301      	adds	r3, #1
 8004e28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	3b01      	subs	r3, #1
 8004e32:	b29a      	uxth	r2, r3
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1cf      	bne.n	8004de2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	9300      	str	r3, [sp, #0]
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	2140      	movs	r1, #64	; 0x40
 8004e4c:	68f8      	ldr	r0, [r7, #12]
 8004e4e:	f000 faef 	bl	8005430 <UART_WaitOnFlagUntilTimeout>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d001      	beq.n	8004e5c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e006      	b.n	8004e6a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2220      	movs	r2, #32
 8004e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004e64:	2300      	movs	r3, #0
 8004e66:	e000      	b.n	8004e6a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004e68:	2302      	movs	r3, #2
  }
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3720      	adds	r7, #32
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	b084      	sub	sp, #16
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	60f8      	str	r0, [r7, #12]
 8004e7a:	60b9      	str	r1, [r7, #8]
 8004e7c:	4613      	mov	r3, r2
 8004e7e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e86:	b2db      	uxtb	r3, r3
 8004e88:	2b20      	cmp	r3, #32
 8004e8a:	d11d      	bne.n	8004ec8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d002      	beq.n	8004e98 <HAL_UART_Receive_IT+0x26>
 8004e92:	88fb      	ldrh	r3, [r7, #6]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d101      	bne.n	8004e9c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e016      	b.n	8004eca <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d101      	bne.n	8004eaa <HAL_UART_Receive_IT+0x38>
 8004ea6:	2302      	movs	r3, #2
 8004ea8:	e00f      	b.n	8004eca <HAL_UART_Receive_IT+0x58>
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2201      	movs	r2, #1
 8004eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004eb8:	88fb      	ldrh	r3, [r7, #6]
 8004eba:	461a      	mov	r2, r3
 8004ebc:	68b9      	ldr	r1, [r7, #8]
 8004ebe:	68f8      	ldr	r0, [r7, #12]
 8004ec0:	f000 fb24 	bl	800550c <UART_Start_Receive_IT>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	e000      	b.n	8004eca <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004ec8:	2302      	movs	r3, #2
  }
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3710      	adds	r7, #16
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
	...

08004ed4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b0ba      	sub	sp, #232	; 0xe8
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	695b      	ldr	r3, [r3, #20]
 8004ef6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004efa:	2300      	movs	r3, #0
 8004efc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004f00:	2300      	movs	r3, #0
 8004f02:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004f06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f0a:	f003 030f 	and.w	r3, r3, #15
 8004f0e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004f12:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d10f      	bne.n	8004f3a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f1e:	f003 0320 	and.w	r3, r3, #32
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d009      	beq.n	8004f3a <HAL_UART_IRQHandler+0x66>
 8004f26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f2a:	f003 0320 	and.w	r3, r3, #32
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d003      	beq.n	8004f3a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 fc03 	bl	800573e <UART_Receive_IT>
      return;
 8004f38:	e256      	b.n	80053e8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004f3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	f000 80de 	beq.w	8005100 <HAL_UART_IRQHandler+0x22c>
 8004f44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f48:	f003 0301 	and.w	r3, r3, #1
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d106      	bne.n	8004f5e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004f50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f54:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	f000 80d1 	beq.w	8005100 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f62:	f003 0301 	and.w	r3, r3, #1
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d00b      	beq.n	8004f82 <HAL_UART_IRQHandler+0xae>
 8004f6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d005      	beq.n	8004f82 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7a:	f043 0201 	orr.w	r2, r3, #1
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f86:	f003 0304 	and.w	r3, r3, #4
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d00b      	beq.n	8004fa6 <HAL_UART_IRQHandler+0xd2>
 8004f8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f92:	f003 0301 	and.w	r3, r3, #1
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d005      	beq.n	8004fa6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9e:	f043 0202 	orr.w	r2, r3, #2
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004faa:	f003 0302 	and.w	r3, r3, #2
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d00b      	beq.n	8004fca <HAL_UART_IRQHandler+0xf6>
 8004fb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004fb6:	f003 0301 	and.w	r3, r3, #1
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d005      	beq.n	8004fca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc2:	f043 0204 	orr.w	r2, r3, #4
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004fca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fce:	f003 0308 	and.w	r3, r3, #8
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d011      	beq.n	8004ffa <HAL_UART_IRQHandler+0x126>
 8004fd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004fda:	f003 0320 	and.w	r3, r3, #32
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d105      	bne.n	8004fee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004fe2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d005      	beq.n	8004ffa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff2:	f043 0208 	orr.w	r2, r3, #8
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	f000 81ed 	beq.w	80053de <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005004:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005008:	f003 0320 	and.w	r3, r3, #32
 800500c:	2b00      	cmp	r3, #0
 800500e:	d008      	beq.n	8005022 <HAL_UART_IRQHandler+0x14e>
 8005010:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005014:	f003 0320 	and.w	r3, r3, #32
 8005018:	2b00      	cmp	r3, #0
 800501a:	d002      	beq.n	8005022 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 fb8e 	bl	800573e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	695b      	ldr	r3, [r3, #20]
 8005028:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800502c:	2b40      	cmp	r3, #64	; 0x40
 800502e:	bf0c      	ite	eq
 8005030:	2301      	moveq	r3, #1
 8005032:	2300      	movne	r3, #0
 8005034:	b2db      	uxtb	r3, r3
 8005036:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503e:	f003 0308 	and.w	r3, r3, #8
 8005042:	2b00      	cmp	r3, #0
 8005044:	d103      	bne.n	800504e <HAL_UART_IRQHandler+0x17a>
 8005046:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800504a:	2b00      	cmp	r3, #0
 800504c:	d04f      	beq.n	80050ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 fa96 	bl	8005580 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	695b      	ldr	r3, [r3, #20]
 800505a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800505e:	2b40      	cmp	r3, #64	; 0x40
 8005060:	d141      	bne.n	80050e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	3314      	adds	r3, #20
 8005068:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800506c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005070:	e853 3f00 	ldrex	r3, [r3]
 8005074:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005078:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800507c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005080:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	3314      	adds	r3, #20
 800508a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800508e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005092:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005096:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800509a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800509e:	e841 2300 	strex	r3, r2, [r1]
 80050a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80050a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d1d9      	bne.n	8005062 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d013      	beq.n	80050de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ba:	4a7d      	ldr	r2, [pc, #500]	; (80052b0 <HAL_UART_IRQHandler+0x3dc>)
 80050bc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c2:	4618      	mov	r0, r3
 80050c4:	f7fd ff0f 	bl	8002ee6 <HAL_DMA_Abort_IT>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d016      	beq.n	80050fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050d4:	687a      	ldr	r2, [r7, #4]
 80050d6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80050d8:	4610      	mov	r0, r2
 80050da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050dc:	e00e      	b.n	80050fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 f990 	bl	8005404 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050e4:	e00a      	b.n	80050fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f000 f98c 	bl	8005404 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050ec:	e006      	b.n	80050fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 f988 	bl	8005404 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2200      	movs	r2, #0
 80050f8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80050fa:	e170      	b.n	80053de <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050fc:	bf00      	nop
    return;
 80050fe:	e16e      	b.n	80053de <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005104:	2b01      	cmp	r3, #1
 8005106:	f040 814a 	bne.w	800539e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800510a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800510e:	f003 0310 	and.w	r3, r3, #16
 8005112:	2b00      	cmp	r3, #0
 8005114:	f000 8143 	beq.w	800539e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800511c:	f003 0310 	and.w	r3, r3, #16
 8005120:	2b00      	cmp	r3, #0
 8005122:	f000 813c 	beq.w	800539e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005126:	2300      	movs	r3, #0
 8005128:	60bb      	str	r3, [r7, #8]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	60bb      	str	r3, [r7, #8]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	60bb      	str	r3, [r7, #8]
 800513a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005146:	2b40      	cmp	r3, #64	; 0x40
 8005148:	f040 80b4 	bne.w	80052b4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005158:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800515c:	2b00      	cmp	r3, #0
 800515e:	f000 8140 	beq.w	80053e2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005166:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800516a:	429a      	cmp	r2, r3
 800516c:	f080 8139 	bcs.w	80053e2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005176:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800517c:	69db      	ldr	r3, [r3, #28]
 800517e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005182:	f000 8088 	beq.w	8005296 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	330c      	adds	r3, #12
 800518c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005190:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005194:	e853 3f00 	ldrex	r3, [r3]
 8005198:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800519c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80051a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	330c      	adds	r3, #12
 80051ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80051b2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80051b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80051be:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80051c2:	e841 2300 	strex	r3, r2, [r1]
 80051c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80051ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d1d9      	bne.n	8005186 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	3314      	adds	r3, #20
 80051d8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80051dc:	e853 3f00 	ldrex	r3, [r3]
 80051e0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80051e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80051e4:	f023 0301 	bic.w	r3, r3, #1
 80051e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	3314      	adds	r3, #20
 80051f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80051f6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80051fa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051fc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80051fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005202:	e841 2300 	strex	r3, r2, [r1]
 8005206:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005208:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800520a:	2b00      	cmp	r3, #0
 800520c:	d1e1      	bne.n	80051d2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	3314      	adds	r3, #20
 8005214:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005216:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005218:	e853 3f00 	ldrex	r3, [r3]
 800521c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800521e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005220:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005224:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	3314      	adds	r3, #20
 800522e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005232:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005234:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005236:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005238:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800523a:	e841 2300 	strex	r3, r2, [r1]
 800523e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005240:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005242:	2b00      	cmp	r3, #0
 8005244:	d1e3      	bne.n	800520e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2220      	movs	r2, #32
 800524a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	330c      	adds	r3, #12
 800525a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800525c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800525e:	e853 3f00 	ldrex	r3, [r3]
 8005262:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005264:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005266:	f023 0310 	bic.w	r3, r3, #16
 800526a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	330c      	adds	r3, #12
 8005274:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005278:	65ba      	str	r2, [r7, #88]	; 0x58
 800527a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800527c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800527e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005280:	e841 2300 	strex	r3, r2, [r1]
 8005284:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005286:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005288:	2b00      	cmp	r3, #0
 800528a:	d1e3      	bne.n	8005254 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005290:	4618      	mov	r0, r3
 8005292:	f7fd fdb8 	bl	8002e06 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800529e:	b29b      	uxth	r3, r3
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	4619      	mov	r1, r3
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 f8b6 	bl	8005418 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80052ac:	e099      	b.n	80053e2 <HAL_UART_IRQHandler+0x50e>
 80052ae:	bf00      	nop
 80052b0:	08005647 	.word	0x08005647
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80052bc:	b29b      	uxth	r3, r3
 80052be:	1ad3      	subs	r3, r2, r3
 80052c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	f000 808b 	beq.w	80053e6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80052d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	f000 8086 	beq.w	80053e6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	330c      	adds	r3, #12
 80052e0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052e4:	e853 3f00 	ldrex	r3, [r3]
 80052e8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80052ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80052f0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	330c      	adds	r3, #12
 80052fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80052fe:	647a      	str	r2, [r7, #68]	; 0x44
 8005300:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005302:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005304:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005306:	e841 2300 	strex	r3, r2, [r1]
 800530a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800530c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800530e:	2b00      	cmp	r3, #0
 8005310:	d1e3      	bne.n	80052da <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	3314      	adds	r3, #20
 8005318:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800531a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531c:	e853 3f00 	ldrex	r3, [r3]
 8005320:	623b      	str	r3, [r7, #32]
   return(result);
 8005322:	6a3b      	ldr	r3, [r7, #32]
 8005324:	f023 0301 	bic.w	r3, r3, #1
 8005328:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	3314      	adds	r3, #20
 8005332:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005336:	633a      	str	r2, [r7, #48]	; 0x30
 8005338:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800533a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800533c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800533e:	e841 2300 	strex	r3, r2, [r1]
 8005342:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005346:	2b00      	cmp	r3, #0
 8005348:	d1e3      	bne.n	8005312 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2220      	movs	r2, #32
 800534e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	330c      	adds	r3, #12
 800535e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	e853 3f00 	ldrex	r3, [r3]
 8005366:	60fb      	str	r3, [r7, #12]
   return(result);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f023 0310 	bic.w	r3, r3, #16
 800536e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	330c      	adds	r3, #12
 8005378:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800537c:	61fa      	str	r2, [r7, #28]
 800537e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005380:	69b9      	ldr	r1, [r7, #24]
 8005382:	69fa      	ldr	r2, [r7, #28]
 8005384:	e841 2300 	strex	r3, r2, [r1]
 8005388:	617b      	str	r3, [r7, #20]
   return(result);
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d1e3      	bne.n	8005358 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005390:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005394:	4619      	mov	r1, r3
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f000 f83e 	bl	8005418 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800539c:	e023      	b.n	80053e6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800539e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d009      	beq.n	80053be <HAL_UART_IRQHandler+0x4ea>
 80053aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d003      	beq.n	80053be <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f000 f959 	bl	800566e <UART_Transmit_IT>
    return;
 80053bc:	e014      	b.n	80053e8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80053be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00e      	beq.n	80053e8 <HAL_UART_IRQHandler+0x514>
 80053ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d008      	beq.n	80053e8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 f999 	bl	800570e <UART_EndTransmit_IT>
    return;
 80053dc:	e004      	b.n	80053e8 <HAL_UART_IRQHandler+0x514>
    return;
 80053de:	bf00      	nop
 80053e0:	e002      	b.n	80053e8 <HAL_UART_IRQHandler+0x514>
      return;
 80053e2:	bf00      	nop
 80053e4:	e000      	b.n	80053e8 <HAL_UART_IRQHandler+0x514>
      return;
 80053e6:	bf00      	nop
  }
}
 80053e8:	37e8      	adds	r7, #232	; 0xe8
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop

080053f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b083      	sub	sp, #12
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80053f8:	bf00      	nop
 80053fa:	370c      	adds	r7, #12
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800540c:	bf00      	nop
 800540e:	370c      	adds	r7, #12
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr

08005418 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005418:	b480      	push	{r7}
 800541a:	b083      	sub	sp, #12
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
 8005420:	460b      	mov	r3, r1
 8005422:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005424:	bf00      	nop
 8005426:	370c      	adds	r7, #12
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b090      	sub	sp, #64	; 0x40
 8005434:	af00      	add	r7, sp, #0
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	603b      	str	r3, [r7, #0]
 800543c:	4613      	mov	r3, r2
 800543e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005440:	e050      	b.n	80054e4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005442:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005448:	d04c      	beq.n	80054e4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800544a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800544c:	2b00      	cmp	r3, #0
 800544e:	d007      	beq.n	8005460 <UART_WaitOnFlagUntilTimeout+0x30>
 8005450:	f7fd fb98 	bl	8002b84 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800545c:	429a      	cmp	r2, r3
 800545e:	d241      	bcs.n	80054e4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	330c      	adds	r3, #12
 8005466:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800546a:	e853 3f00 	ldrex	r3, [r3]
 800546e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005472:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005476:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	330c      	adds	r3, #12
 800547e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005480:	637a      	str	r2, [r7, #52]	; 0x34
 8005482:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005484:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005486:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005488:	e841 2300 	strex	r3, r2, [r1]
 800548c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800548e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005490:	2b00      	cmp	r3, #0
 8005492:	d1e5      	bne.n	8005460 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	3314      	adds	r3, #20
 800549a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	e853 3f00 	ldrex	r3, [r3]
 80054a2:	613b      	str	r3, [r7, #16]
   return(result);
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	f023 0301 	bic.w	r3, r3, #1
 80054aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	3314      	adds	r3, #20
 80054b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80054b4:	623a      	str	r2, [r7, #32]
 80054b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b8:	69f9      	ldr	r1, [r7, #28]
 80054ba:	6a3a      	ldr	r2, [r7, #32]
 80054bc:	e841 2300 	strex	r3, r2, [r1]
 80054c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80054c2:	69bb      	ldr	r3, [r7, #24]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d1e5      	bne.n	8005494 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2220      	movs	r2, #32
 80054cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2220      	movs	r2, #32
 80054d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	e00f      	b.n	8005504 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	4013      	ands	r3, r2
 80054ee:	68ba      	ldr	r2, [r7, #8]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	bf0c      	ite	eq
 80054f4:	2301      	moveq	r3, #1
 80054f6:	2300      	movne	r3, #0
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	461a      	mov	r2, r3
 80054fc:	79fb      	ldrb	r3, [r7, #7]
 80054fe:	429a      	cmp	r2, r3
 8005500:	d09f      	beq.n	8005442 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005502:	2300      	movs	r3, #0
}
 8005504:	4618      	mov	r0, r3
 8005506:	3740      	adds	r7, #64	; 0x40
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}

0800550c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800550c:	b480      	push	{r7}
 800550e:	b085      	sub	sp, #20
 8005510:	af00      	add	r7, sp, #0
 8005512:	60f8      	str	r0, [r7, #12]
 8005514:	60b9      	str	r1, [r7, #8]
 8005516:	4613      	mov	r3, r2
 8005518:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	68ba      	ldr	r2, [r7, #8]
 800551e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	88fa      	ldrh	r2, [r7, #6]
 8005524:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	88fa      	ldrh	r2, [r7, #6]
 800552a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2200      	movs	r2, #0
 8005530:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2222      	movs	r2, #34	; 0x22
 8005536:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	68da      	ldr	r2, [r3, #12]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005550:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	695a      	ldr	r2, [r3, #20]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f042 0201 	orr.w	r2, r2, #1
 8005560:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68da      	ldr	r2, [r3, #12]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f042 0220 	orr.w	r2, r2, #32
 8005570:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005572:	2300      	movs	r3, #0
}
 8005574:	4618      	mov	r0, r3
 8005576:	3714      	adds	r7, #20
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr

08005580 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005580:	b480      	push	{r7}
 8005582:	b095      	sub	sp, #84	; 0x54
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	330c      	adds	r3, #12
 800558e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005590:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005592:	e853 3f00 	ldrex	r3, [r3]
 8005596:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800559a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800559e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	330c      	adds	r3, #12
 80055a6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80055a8:	643a      	str	r2, [r7, #64]	; 0x40
 80055aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80055ae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80055b0:	e841 2300 	strex	r3, r2, [r1]
 80055b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80055b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d1e5      	bne.n	8005588 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	3314      	adds	r3, #20
 80055c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c4:	6a3b      	ldr	r3, [r7, #32]
 80055c6:	e853 3f00 	ldrex	r3, [r3]
 80055ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80055cc:	69fb      	ldr	r3, [r7, #28]
 80055ce:	f023 0301 	bic.w	r3, r3, #1
 80055d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	3314      	adds	r3, #20
 80055da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80055dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80055de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80055e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80055e4:	e841 2300 	strex	r3, r2, [r1]
 80055e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80055ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d1e5      	bne.n	80055bc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d119      	bne.n	800562c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	330c      	adds	r3, #12
 80055fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	e853 3f00 	ldrex	r3, [r3]
 8005606:	60bb      	str	r3, [r7, #8]
   return(result);
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	f023 0310 	bic.w	r3, r3, #16
 800560e:	647b      	str	r3, [r7, #68]	; 0x44
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	330c      	adds	r3, #12
 8005616:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005618:	61ba      	str	r2, [r7, #24]
 800561a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800561c:	6979      	ldr	r1, [r7, #20]
 800561e:	69ba      	ldr	r2, [r7, #24]
 8005620:	e841 2300 	strex	r3, r2, [r1]
 8005624:	613b      	str	r3, [r7, #16]
   return(result);
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d1e5      	bne.n	80055f8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2220      	movs	r2, #32
 8005630:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	631a      	str	r2, [r3, #48]	; 0x30
}
 800563a:	bf00      	nop
 800563c:	3754      	adds	r7, #84	; 0x54
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr

08005646 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005646:	b580      	push	{r7, lr}
 8005648:	b084      	sub	sp, #16
 800564a:	af00      	add	r7, sp, #0
 800564c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005652:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2200      	movs	r2, #0
 8005658:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2200      	movs	r2, #0
 800565e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005660:	68f8      	ldr	r0, [r7, #12]
 8005662:	f7ff fecf 	bl	8005404 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005666:	bf00      	nop
 8005668:	3710      	adds	r7, #16
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}

0800566e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800566e:	b480      	push	{r7}
 8005670:	b085      	sub	sp, #20
 8005672:	af00      	add	r7, sp, #0
 8005674:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800567c:	b2db      	uxtb	r3, r3
 800567e:	2b21      	cmp	r3, #33	; 0x21
 8005680:	d13e      	bne.n	8005700 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800568a:	d114      	bne.n	80056b6 <UART_Transmit_IT+0x48>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	691b      	ldr	r3, [r3, #16]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d110      	bne.n	80056b6 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6a1b      	ldr	r3, [r3, #32]
 8005698:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	881b      	ldrh	r3, [r3, #0]
 800569e:	461a      	mov	r2, r3
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056a8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a1b      	ldr	r3, [r3, #32]
 80056ae:	1c9a      	adds	r2, r3, #2
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	621a      	str	r2, [r3, #32]
 80056b4:	e008      	b.n	80056c8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6a1b      	ldr	r3, [r3, #32]
 80056ba:	1c59      	adds	r1, r3, #1
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	6211      	str	r1, [r2, #32]
 80056c0:	781a      	ldrb	r2, [r3, #0]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	3b01      	subs	r3, #1
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	687a      	ldr	r2, [r7, #4]
 80056d4:	4619      	mov	r1, r3
 80056d6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d10f      	bne.n	80056fc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68da      	ldr	r2, [r3, #12]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056ea:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	68da      	ldr	r2, [r3, #12]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056fa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80056fc:	2300      	movs	r3, #0
 80056fe:	e000      	b.n	8005702 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005700:	2302      	movs	r3, #2
  }
}
 8005702:	4618      	mov	r0, r3
 8005704:	3714      	adds	r7, #20
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr

0800570e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800570e:	b580      	push	{r7, lr}
 8005710:	b082      	sub	sp, #8
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68da      	ldr	r2, [r3, #12]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005724:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2220      	movs	r2, #32
 800572a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f7ff fe5e 	bl	80053f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005734:	2300      	movs	r3, #0
}
 8005736:	4618      	mov	r0, r3
 8005738:	3708      	adds	r7, #8
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}

0800573e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800573e:	b580      	push	{r7, lr}
 8005740:	b08c      	sub	sp, #48	; 0x30
 8005742:	af00      	add	r7, sp, #0
 8005744:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800574c:	b2db      	uxtb	r3, r3
 800574e:	2b22      	cmp	r3, #34	; 0x22
 8005750:	f040 80ab 	bne.w	80058aa <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800575c:	d117      	bne.n	800578e <UART_Receive_IT+0x50>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	691b      	ldr	r3, [r3, #16]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d113      	bne.n	800578e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005766:	2300      	movs	r3, #0
 8005768:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800576e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	b29b      	uxth	r3, r3
 8005778:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800577c:	b29a      	uxth	r2, r3
 800577e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005780:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005786:	1c9a      	adds	r2, r3, #2
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	629a      	str	r2, [r3, #40]	; 0x28
 800578c:	e026      	b.n	80057dc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005792:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005794:	2300      	movs	r3, #0
 8005796:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057a0:	d007      	beq.n	80057b2 <UART_Receive_IT+0x74>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d10a      	bne.n	80057c0 <UART_Receive_IT+0x82>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	691b      	ldr	r3, [r3, #16]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d106      	bne.n	80057c0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	b2da      	uxtb	r2, r3
 80057ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057bc:	701a      	strb	r2, [r3, #0]
 80057be:	e008      	b.n	80057d2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057cc:	b2da      	uxtb	r2, r3
 80057ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057d0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057d6:	1c5a      	adds	r2, r3, #1
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	3b01      	subs	r3, #1
 80057e4:	b29b      	uxth	r3, r3
 80057e6:	687a      	ldr	r2, [r7, #4]
 80057e8:	4619      	mov	r1, r3
 80057ea:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d15a      	bne.n	80058a6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	68da      	ldr	r2, [r3, #12]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f022 0220 	bic.w	r2, r2, #32
 80057fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68da      	ldr	r2, [r3, #12]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800580e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	695a      	ldr	r2, [r3, #20]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f022 0201 	bic.w	r2, r2, #1
 800581e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2220      	movs	r2, #32
 8005824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800582c:	2b01      	cmp	r3, #1
 800582e:	d135      	bne.n	800589c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2200      	movs	r2, #0
 8005834:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	330c      	adds	r3, #12
 800583c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	e853 3f00 	ldrex	r3, [r3]
 8005844:	613b      	str	r3, [r7, #16]
   return(result);
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	f023 0310 	bic.w	r3, r3, #16
 800584c:	627b      	str	r3, [r7, #36]	; 0x24
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	330c      	adds	r3, #12
 8005854:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005856:	623a      	str	r2, [r7, #32]
 8005858:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585a:	69f9      	ldr	r1, [r7, #28]
 800585c:	6a3a      	ldr	r2, [r7, #32]
 800585e:	e841 2300 	strex	r3, r2, [r1]
 8005862:	61bb      	str	r3, [r7, #24]
   return(result);
 8005864:	69bb      	ldr	r3, [r7, #24]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d1e5      	bne.n	8005836 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 0310 	and.w	r3, r3, #16
 8005874:	2b10      	cmp	r3, #16
 8005876:	d10a      	bne.n	800588e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005878:	2300      	movs	r3, #0
 800587a:	60fb      	str	r3, [r7, #12]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	60fb      	str	r3, [r7, #12]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	60fb      	str	r3, [r7, #12]
 800588c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005892:	4619      	mov	r1, r3
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f7ff fdbf 	bl	8005418 <HAL_UARTEx_RxEventCallback>
 800589a:	e002      	b.n	80058a2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f7fd f849 	bl	8002934 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80058a2:	2300      	movs	r3, #0
 80058a4:	e002      	b.n	80058ac <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80058a6:	2300      	movs	r3, #0
 80058a8:	e000      	b.n	80058ac <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80058aa:	2302      	movs	r3, #2
  }
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3730      	adds	r7, #48	; 0x30
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}

080058b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058b8:	b09f      	sub	sp, #124	; 0x7c
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80058c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058ca:	68d9      	ldr	r1, [r3, #12]
 80058cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	ea40 0301 	orr.w	r3, r0, r1
 80058d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80058d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058d8:	689a      	ldr	r2, [r3, #8]
 80058da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058dc:	691b      	ldr	r3, [r3, #16]
 80058de:	431a      	orrs	r2, r3
 80058e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058e2:	695b      	ldr	r3, [r3, #20]
 80058e4:	431a      	orrs	r2, r3
 80058e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058e8:	69db      	ldr	r3, [r3, #28]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80058ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80058f8:	f021 010c 	bic.w	r1, r1, #12
 80058fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005902:	430b      	orrs	r3, r1
 8005904:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005906:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	695b      	ldr	r3, [r3, #20]
 800590c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005910:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005912:	6999      	ldr	r1, [r3, #24]
 8005914:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	ea40 0301 	orr.w	r3, r0, r1
 800591c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800591e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	4bc5      	ldr	r3, [pc, #788]	; (8005c38 <UART_SetConfig+0x384>)
 8005924:	429a      	cmp	r2, r3
 8005926:	d004      	beq.n	8005932 <UART_SetConfig+0x7e>
 8005928:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800592a:	681a      	ldr	r2, [r3, #0]
 800592c:	4bc3      	ldr	r3, [pc, #780]	; (8005c3c <UART_SetConfig+0x388>)
 800592e:	429a      	cmp	r2, r3
 8005930:	d103      	bne.n	800593a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005932:	f7fe fa55 	bl	8003de0 <HAL_RCC_GetPCLK2Freq>
 8005936:	6778      	str	r0, [r7, #116]	; 0x74
 8005938:	e002      	b.n	8005940 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800593a:	f7fe fa3d 	bl	8003db8 <HAL_RCC_GetPCLK1Freq>
 800593e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005940:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005942:	69db      	ldr	r3, [r3, #28]
 8005944:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005948:	f040 80b6 	bne.w	8005ab8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800594c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800594e:	461c      	mov	r4, r3
 8005950:	f04f 0500 	mov.w	r5, #0
 8005954:	4622      	mov	r2, r4
 8005956:	462b      	mov	r3, r5
 8005958:	1891      	adds	r1, r2, r2
 800595a:	6439      	str	r1, [r7, #64]	; 0x40
 800595c:	415b      	adcs	r3, r3
 800595e:	647b      	str	r3, [r7, #68]	; 0x44
 8005960:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005964:	1912      	adds	r2, r2, r4
 8005966:	eb45 0303 	adc.w	r3, r5, r3
 800596a:	f04f 0000 	mov.w	r0, #0
 800596e:	f04f 0100 	mov.w	r1, #0
 8005972:	00d9      	lsls	r1, r3, #3
 8005974:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005978:	00d0      	lsls	r0, r2, #3
 800597a:	4602      	mov	r2, r0
 800597c:	460b      	mov	r3, r1
 800597e:	1911      	adds	r1, r2, r4
 8005980:	6639      	str	r1, [r7, #96]	; 0x60
 8005982:	416b      	adcs	r3, r5
 8005984:	667b      	str	r3, [r7, #100]	; 0x64
 8005986:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	461a      	mov	r2, r3
 800598c:	f04f 0300 	mov.w	r3, #0
 8005990:	1891      	adds	r1, r2, r2
 8005992:	63b9      	str	r1, [r7, #56]	; 0x38
 8005994:	415b      	adcs	r3, r3
 8005996:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005998:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800599c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80059a0:	f7fa ff20 	bl	80007e4 <__aeabi_uldivmod>
 80059a4:	4602      	mov	r2, r0
 80059a6:	460b      	mov	r3, r1
 80059a8:	4ba5      	ldr	r3, [pc, #660]	; (8005c40 <UART_SetConfig+0x38c>)
 80059aa:	fba3 2302 	umull	r2, r3, r3, r2
 80059ae:	095b      	lsrs	r3, r3, #5
 80059b0:	011e      	lsls	r6, r3, #4
 80059b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80059b4:	461c      	mov	r4, r3
 80059b6:	f04f 0500 	mov.w	r5, #0
 80059ba:	4622      	mov	r2, r4
 80059bc:	462b      	mov	r3, r5
 80059be:	1891      	adds	r1, r2, r2
 80059c0:	6339      	str	r1, [r7, #48]	; 0x30
 80059c2:	415b      	adcs	r3, r3
 80059c4:	637b      	str	r3, [r7, #52]	; 0x34
 80059c6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80059ca:	1912      	adds	r2, r2, r4
 80059cc:	eb45 0303 	adc.w	r3, r5, r3
 80059d0:	f04f 0000 	mov.w	r0, #0
 80059d4:	f04f 0100 	mov.w	r1, #0
 80059d8:	00d9      	lsls	r1, r3, #3
 80059da:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80059de:	00d0      	lsls	r0, r2, #3
 80059e0:	4602      	mov	r2, r0
 80059e2:	460b      	mov	r3, r1
 80059e4:	1911      	adds	r1, r2, r4
 80059e6:	65b9      	str	r1, [r7, #88]	; 0x58
 80059e8:	416b      	adcs	r3, r5
 80059ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 80059ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	461a      	mov	r2, r3
 80059f2:	f04f 0300 	mov.w	r3, #0
 80059f6:	1891      	adds	r1, r2, r2
 80059f8:	62b9      	str	r1, [r7, #40]	; 0x28
 80059fa:	415b      	adcs	r3, r3
 80059fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005a02:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005a06:	f7fa feed 	bl	80007e4 <__aeabi_uldivmod>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	460b      	mov	r3, r1
 8005a0e:	4b8c      	ldr	r3, [pc, #560]	; (8005c40 <UART_SetConfig+0x38c>)
 8005a10:	fba3 1302 	umull	r1, r3, r3, r2
 8005a14:	095b      	lsrs	r3, r3, #5
 8005a16:	2164      	movs	r1, #100	; 0x64
 8005a18:	fb01 f303 	mul.w	r3, r1, r3
 8005a1c:	1ad3      	subs	r3, r2, r3
 8005a1e:	00db      	lsls	r3, r3, #3
 8005a20:	3332      	adds	r3, #50	; 0x32
 8005a22:	4a87      	ldr	r2, [pc, #540]	; (8005c40 <UART_SetConfig+0x38c>)
 8005a24:	fba2 2303 	umull	r2, r3, r2, r3
 8005a28:	095b      	lsrs	r3, r3, #5
 8005a2a:	005b      	lsls	r3, r3, #1
 8005a2c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005a30:	441e      	add	r6, r3
 8005a32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a34:	4618      	mov	r0, r3
 8005a36:	f04f 0100 	mov.w	r1, #0
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	460b      	mov	r3, r1
 8005a3e:	1894      	adds	r4, r2, r2
 8005a40:	623c      	str	r4, [r7, #32]
 8005a42:	415b      	adcs	r3, r3
 8005a44:	627b      	str	r3, [r7, #36]	; 0x24
 8005a46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a4a:	1812      	adds	r2, r2, r0
 8005a4c:	eb41 0303 	adc.w	r3, r1, r3
 8005a50:	f04f 0400 	mov.w	r4, #0
 8005a54:	f04f 0500 	mov.w	r5, #0
 8005a58:	00dd      	lsls	r5, r3, #3
 8005a5a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005a5e:	00d4      	lsls	r4, r2, #3
 8005a60:	4622      	mov	r2, r4
 8005a62:	462b      	mov	r3, r5
 8005a64:	1814      	adds	r4, r2, r0
 8005a66:	653c      	str	r4, [r7, #80]	; 0x50
 8005a68:	414b      	adcs	r3, r1
 8005a6a:	657b      	str	r3, [r7, #84]	; 0x54
 8005a6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	461a      	mov	r2, r3
 8005a72:	f04f 0300 	mov.w	r3, #0
 8005a76:	1891      	adds	r1, r2, r2
 8005a78:	61b9      	str	r1, [r7, #24]
 8005a7a:	415b      	adcs	r3, r3
 8005a7c:	61fb      	str	r3, [r7, #28]
 8005a7e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a82:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005a86:	f7fa fead 	bl	80007e4 <__aeabi_uldivmod>
 8005a8a:	4602      	mov	r2, r0
 8005a8c:	460b      	mov	r3, r1
 8005a8e:	4b6c      	ldr	r3, [pc, #432]	; (8005c40 <UART_SetConfig+0x38c>)
 8005a90:	fba3 1302 	umull	r1, r3, r3, r2
 8005a94:	095b      	lsrs	r3, r3, #5
 8005a96:	2164      	movs	r1, #100	; 0x64
 8005a98:	fb01 f303 	mul.w	r3, r1, r3
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	00db      	lsls	r3, r3, #3
 8005aa0:	3332      	adds	r3, #50	; 0x32
 8005aa2:	4a67      	ldr	r2, [pc, #412]	; (8005c40 <UART_SetConfig+0x38c>)
 8005aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa8:	095b      	lsrs	r3, r3, #5
 8005aaa:	f003 0207 	and.w	r2, r3, #7
 8005aae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4432      	add	r2, r6
 8005ab4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005ab6:	e0b9      	b.n	8005c2c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ab8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005aba:	461c      	mov	r4, r3
 8005abc:	f04f 0500 	mov.w	r5, #0
 8005ac0:	4622      	mov	r2, r4
 8005ac2:	462b      	mov	r3, r5
 8005ac4:	1891      	adds	r1, r2, r2
 8005ac6:	6139      	str	r1, [r7, #16]
 8005ac8:	415b      	adcs	r3, r3
 8005aca:	617b      	str	r3, [r7, #20]
 8005acc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005ad0:	1912      	adds	r2, r2, r4
 8005ad2:	eb45 0303 	adc.w	r3, r5, r3
 8005ad6:	f04f 0000 	mov.w	r0, #0
 8005ada:	f04f 0100 	mov.w	r1, #0
 8005ade:	00d9      	lsls	r1, r3, #3
 8005ae0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005ae4:	00d0      	lsls	r0, r2, #3
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	460b      	mov	r3, r1
 8005aea:	eb12 0804 	adds.w	r8, r2, r4
 8005aee:	eb43 0905 	adc.w	r9, r3, r5
 8005af2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	4618      	mov	r0, r3
 8005af8:	f04f 0100 	mov.w	r1, #0
 8005afc:	f04f 0200 	mov.w	r2, #0
 8005b00:	f04f 0300 	mov.w	r3, #0
 8005b04:	008b      	lsls	r3, r1, #2
 8005b06:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005b0a:	0082      	lsls	r2, r0, #2
 8005b0c:	4640      	mov	r0, r8
 8005b0e:	4649      	mov	r1, r9
 8005b10:	f7fa fe68 	bl	80007e4 <__aeabi_uldivmod>
 8005b14:	4602      	mov	r2, r0
 8005b16:	460b      	mov	r3, r1
 8005b18:	4b49      	ldr	r3, [pc, #292]	; (8005c40 <UART_SetConfig+0x38c>)
 8005b1a:	fba3 2302 	umull	r2, r3, r3, r2
 8005b1e:	095b      	lsrs	r3, r3, #5
 8005b20:	011e      	lsls	r6, r3, #4
 8005b22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b24:	4618      	mov	r0, r3
 8005b26:	f04f 0100 	mov.w	r1, #0
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	460b      	mov	r3, r1
 8005b2e:	1894      	adds	r4, r2, r2
 8005b30:	60bc      	str	r4, [r7, #8]
 8005b32:	415b      	adcs	r3, r3
 8005b34:	60fb      	str	r3, [r7, #12]
 8005b36:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b3a:	1812      	adds	r2, r2, r0
 8005b3c:	eb41 0303 	adc.w	r3, r1, r3
 8005b40:	f04f 0400 	mov.w	r4, #0
 8005b44:	f04f 0500 	mov.w	r5, #0
 8005b48:	00dd      	lsls	r5, r3, #3
 8005b4a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005b4e:	00d4      	lsls	r4, r2, #3
 8005b50:	4622      	mov	r2, r4
 8005b52:	462b      	mov	r3, r5
 8005b54:	1814      	adds	r4, r2, r0
 8005b56:	64bc      	str	r4, [r7, #72]	; 0x48
 8005b58:	414b      	adcs	r3, r1
 8005b5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	4618      	mov	r0, r3
 8005b62:	f04f 0100 	mov.w	r1, #0
 8005b66:	f04f 0200 	mov.w	r2, #0
 8005b6a:	f04f 0300 	mov.w	r3, #0
 8005b6e:	008b      	lsls	r3, r1, #2
 8005b70:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005b74:	0082      	lsls	r2, r0, #2
 8005b76:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005b7a:	f7fa fe33 	bl	80007e4 <__aeabi_uldivmod>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	460b      	mov	r3, r1
 8005b82:	4b2f      	ldr	r3, [pc, #188]	; (8005c40 <UART_SetConfig+0x38c>)
 8005b84:	fba3 1302 	umull	r1, r3, r3, r2
 8005b88:	095b      	lsrs	r3, r3, #5
 8005b8a:	2164      	movs	r1, #100	; 0x64
 8005b8c:	fb01 f303 	mul.w	r3, r1, r3
 8005b90:	1ad3      	subs	r3, r2, r3
 8005b92:	011b      	lsls	r3, r3, #4
 8005b94:	3332      	adds	r3, #50	; 0x32
 8005b96:	4a2a      	ldr	r2, [pc, #168]	; (8005c40 <UART_SetConfig+0x38c>)
 8005b98:	fba2 2303 	umull	r2, r3, r2, r3
 8005b9c:	095b      	lsrs	r3, r3, #5
 8005b9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ba2:	441e      	add	r6, r3
 8005ba4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f04f 0100 	mov.w	r1, #0
 8005bac:	4602      	mov	r2, r0
 8005bae:	460b      	mov	r3, r1
 8005bb0:	1894      	adds	r4, r2, r2
 8005bb2:	603c      	str	r4, [r7, #0]
 8005bb4:	415b      	adcs	r3, r3
 8005bb6:	607b      	str	r3, [r7, #4]
 8005bb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bbc:	1812      	adds	r2, r2, r0
 8005bbe:	eb41 0303 	adc.w	r3, r1, r3
 8005bc2:	f04f 0400 	mov.w	r4, #0
 8005bc6:	f04f 0500 	mov.w	r5, #0
 8005bca:	00dd      	lsls	r5, r3, #3
 8005bcc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005bd0:	00d4      	lsls	r4, r2, #3
 8005bd2:	4622      	mov	r2, r4
 8005bd4:	462b      	mov	r3, r5
 8005bd6:	eb12 0a00 	adds.w	sl, r2, r0
 8005bda:	eb43 0b01 	adc.w	fp, r3, r1
 8005bde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	4618      	mov	r0, r3
 8005be4:	f04f 0100 	mov.w	r1, #0
 8005be8:	f04f 0200 	mov.w	r2, #0
 8005bec:	f04f 0300 	mov.w	r3, #0
 8005bf0:	008b      	lsls	r3, r1, #2
 8005bf2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005bf6:	0082      	lsls	r2, r0, #2
 8005bf8:	4650      	mov	r0, sl
 8005bfa:	4659      	mov	r1, fp
 8005bfc:	f7fa fdf2 	bl	80007e4 <__aeabi_uldivmod>
 8005c00:	4602      	mov	r2, r0
 8005c02:	460b      	mov	r3, r1
 8005c04:	4b0e      	ldr	r3, [pc, #56]	; (8005c40 <UART_SetConfig+0x38c>)
 8005c06:	fba3 1302 	umull	r1, r3, r3, r2
 8005c0a:	095b      	lsrs	r3, r3, #5
 8005c0c:	2164      	movs	r1, #100	; 0x64
 8005c0e:	fb01 f303 	mul.w	r3, r1, r3
 8005c12:	1ad3      	subs	r3, r2, r3
 8005c14:	011b      	lsls	r3, r3, #4
 8005c16:	3332      	adds	r3, #50	; 0x32
 8005c18:	4a09      	ldr	r2, [pc, #36]	; (8005c40 <UART_SetConfig+0x38c>)
 8005c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c1e:	095b      	lsrs	r3, r3, #5
 8005c20:	f003 020f 	and.w	r2, r3, #15
 8005c24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4432      	add	r2, r6
 8005c2a:	609a      	str	r2, [r3, #8]
}
 8005c2c:	bf00      	nop
 8005c2e:	377c      	adds	r7, #124	; 0x7c
 8005c30:	46bd      	mov	sp, r7
 8005c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c36:	bf00      	nop
 8005c38:	40011000 	.word	0x40011000
 8005c3c:	40011400 	.word	0x40011400
 8005c40:	51eb851f 	.word	0x51eb851f

08005c44 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8005c44:	b480      	push	{r7}
 8005c46:	b085      	sub	sp, #20
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c5c:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8005c5e:	68fa      	ldr	r2, [r7, #12]
 8005c60:	4b20      	ldr	r3, [pc, #128]	; (8005ce4 <FSMC_NORSRAM_Init+0xa0>)
 8005c62:	4013      	ands	r3, r2
 8005c64:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8005c6e:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8005c74:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8005c7a:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8005c80:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8005c86:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8005c8c:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8005c92:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8005c98:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8005c9e:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8005ca4:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8005caa:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8005cb0:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	2b08      	cmp	r3, #8
 8005cbe:	d103      	bne.n	8005cc8 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005cc6:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	68f9      	ldr	r1, [r7, #12]
 8005cd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005cd4:	2300      	movs	r3, #0
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	3714      	adds	r7, #20
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce0:	4770      	bx	lr
 8005ce2:	bf00      	nop
 8005ce4:	fff00080 	.word	0xfff00080

08005ce8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b087      	sub	sp, #28
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	60b9      	str	r1, [r7, #8]
 8005cf2:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	1c5a      	adds	r2, r3, #1
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d02:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8005d0a:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005d16:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8005d1e:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	68db      	ldr	r3, [r3, #12]
 8005d24:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8005d26:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	691b      	ldr	r3, [r3, #16]
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005d30:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	695b      	ldr	r3, [r3, #20]
 8005d36:	3b02      	subs	r3, #2
 8005d38:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8005d3a:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005d40:	4313      	orrs	r3, r2
 8005d42:	697a      	ldr	r2, [r7, #20]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	1c5a      	adds	r2, r3, #1
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6979      	ldr	r1, [r7, #20]
 8005d50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005d54:	2300      	movs	r3, #0
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	371c      	adds	r7, #28
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr
	...

08005d64 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b087      	sub	sp, #28
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	607a      	str	r2, [r7, #4]
 8005d70:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8005d72:	2300      	movs	r3, #0
 8005d74:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d7c:	d122      	bne.n	8005dc4 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	687a      	ldr	r2, [r7, #4]
 8005d82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d86:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8005d88:	697a      	ldr	r2, [r7, #20]
 8005d8a:	4b15      	ldr	r3, [pc, #84]	; (8005de0 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005d9a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8005da2:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8005daa:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005db0:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005db2:	697a      	ldr	r2, [r7, #20]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	6979      	ldr	r1, [r7, #20]
 8005dbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005dc2:	e005      	b.n	8005dd0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	687a      	ldr	r2, [r7, #4]
 8005dc8:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8005dcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8005dd0:	2300      	movs	r3, #0
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	371c      	adds	r7, #28
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	cff00000 	.word	0xcff00000

08005de4 <__libc_init_array>:
 8005de4:	b570      	push	{r4, r5, r6, lr}
 8005de6:	4d0d      	ldr	r5, [pc, #52]	; (8005e1c <__libc_init_array+0x38>)
 8005de8:	4c0d      	ldr	r4, [pc, #52]	; (8005e20 <__libc_init_array+0x3c>)
 8005dea:	1b64      	subs	r4, r4, r5
 8005dec:	10a4      	asrs	r4, r4, #2
 8005dee:	2600      	movs	r6, #0
 8005df0:	42a6      	cmp	r6, r4
 8005df2:	d109      	bne.n	8005e08 <__libc_init_array+0x24>
 8005df4:	4d0b      	ldr	r5, [pc, #44]	; (8005e24 <__libc_init_array+0x40>)
 8005df6:	4c0c      	ldr	r4, [pc, #48]	; (8005e28 <__libc_init_array+0x44>)
 8005df8:	f000 f866 	bl	8005ec8 <_init>
 8005dfc:	1b64      	subs	r4, r4, r5
 8005dfe:	10a4      	asrs	r4, r4, #2
 8005e00:	2600      	movs	r6, #0
 8005e02:	42a6      	cmp	r6, r4
 8005e04:	d105      	bne.n	8005e12 <__libc_init_array+0x2e>
 8005e06:	bd70      	pop	{r4, r5, r6, pc}
 8005e08:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e0c:	4798      	blx	r3
 8005e0e:	3601      	adds	r6, #1
 8005e10:	e7ee      	b.n	8005df0 <__libc_init_array+0xc>
 8005e12:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e16:	4798      	blx	r3
 8005e18:	3601      	adds	r6, #1
 8005e1a:	e7f2      	b.n	8005e02 <__libc_init_array+0x1e>
 8005e1c:	08008e80 	.word	0x08008e80
 8005e20:	08008e80 	.word	0x08008e80
 8005e24:	08008e80 	.word	0x08008e80
 8005e28:	08008e84 	.word	0x08008e84

08005e2c <memset>:
 8005e2c:	4402      	add	r2, r0
 8005e2e:	4603      	mov	r3, r0
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d100      	bne.n	8005e36 <memset+0xa>
 8005e34:	4770      	bx	lr
 8005e36:	f803 1b01 	strb.w	r1, [r3], #1
 8005e3a:	e7f9      	b.n	8005e30 <memset+0x4>

08005e3c <round>:
 8005e3c:	ec51 0b10 	vmov	r0, r1, d0
 8005e40:	b570      	push	{r4, r5, r6, lr}
 8005e42:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8005e46:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8005e4a:	2c13      	cmp	r4, #19
 8005e4c:	ee10 2a10 	vmov	r2, s0
 8005e50:	460b      	mov	r3, r1
 8005e52:	dc19      	bgt.n	8005e88 <round+0x4c>
 8005e54:	2c00      	cmp	r4, #0
 8005e56:	da09      	bge.n	8005e6c <round+0x30>
 8005e58:	3401      	adds	r4, #1
 8005e5a:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8005e5e:	d103      	bne.n	8005e68 <round+0x2c>
 8005e60:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005e64:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005e68:	2100      	movs	r1, #0
 8005e6a:	e028      	b.n	8005ebe <round+0x82>
 8005e6c:	4d15      	ldr	r5, [pc, #84]	; (8005ec4 <round+0x88>)
 8005e6e:	4125      	asrs	r5, r4
 8005e70:	ea01 0605 	and.w	r6, r1, r5
 8005e74:	4332      	orrs	r2, r6
 8005e76:	d00e      	beq.n	8005e96 <round+0x5a>
 8005e78:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8005e7c:	fa42 f404 	asr.w	r4, r2, r4
 8005e80:	4423      	add	r3, r4
 8005e82:	ea23 0305 	bic.w	r3, r3, r5
 8005e86:	e7ef      	b.n	8005e68 <round+0x2c>
 8005e88:	2c33      	cmp	r4, #51	; 0x33
 8005e8a:	dd07      	ble.n	8005e9c <round+0x60>
 8005e8c:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8005e90:	d101      	bne.n	8005e96 <round+0x5a>
 8005e92:	f7fa fac9 	bl	8000428 <__adddf3>
 8005e96:	ec41 0b10 	vmov	d0, r0, r1
 8005e9a:	bd70      	pop	{r4, r5, r6, pc}
 8005e9c:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 8005ea0:	f04f 35ff 	mov.w	r5, #4294967295
 8005ea4:	40f5      	lsrs	r5, r6
 8005ea6:	4228      	tst	r0, r5
 8005ea8:	d0f5      	beq.n	8005e96 <round+0x5a>
 8005eaa:	2101      	movs	r1, #1
 8005eac:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8005eb0:	fa01 f404 	lsl.w	r4, r1, r4
 8005eb4:	1912      	adds	r2, r2, r4
 8005eb6:	bf28      	it	cs
 8005eb8:	185b      	addcs	r3, r3, r1
 8005eba:	ea22 0105 	bic.w	r1, r2, r5
 8005ebe:	4608      	mov	r0, r1
 8005ec0:	4619      	mov	r1, r3
 8005ec2:	e7e8      	b.n	8005e96 <round+0x5a>
 8005ec4:	000fffff 	.word	0x000fffff

08005ec8 <_init>:
 8005ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eca:	bf00      	nop
 8005ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ece:	bc08      	pop	{r3}
 8005ed0:	469e      	mov	lr, r3
 8005ed2:	4770      	bx	lr

08005ed4 <_fini>:
 8005ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ed6:	bf00      	nop
 8005ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eda:	bc08      	pop	{r3}
 8005edc:	469e      	mov	lr, r3
 8005ede:	4770      	bx	lr
