Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 25 17:03:01 2024
| Host         : miahafiz running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 10 -file ./report/depolarize_hls_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 3.080ns (51.843%)  route 2.861ns (48.157%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/din1_buf1_reg[24]/Q
                         net (fo=7, unplaced)         0.505     1.934    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/s_axis_b_tdata[24]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.229 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry_i_3/O
                         net (fo=1, unplaced)         0.000     2.229    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry_i_3_n_3
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.779 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.788    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.902 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.902    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry__0_n_3
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.195 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__1/CO[0]
                         net (fo=20, unplaced)        0.371     3.566    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CO[0]
                         LUT3 (Prop_lut3_I2_O)        0.367     3.933 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, unplaced)         0.000     3.933    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/EXP_OFF.ext_mux[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.513 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=2, unplaced)         0.679     5.192    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.ext_largest_exp[2]
                         LUT4 (Prop_lut4_I0_O)        0.301     5.493 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2_i_2/O
                         net (fo=1, unplaced)         0.964     6.457    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2_i_2_n_3
                         LUT6 (Prop_lut6_I1_O)        0.124     6.581 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2_i_1/O
                         net (fo=1, unplaced)         0.333     6.914    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/EXP_OFF.lrg_almost_over
                         SRL16E                                       r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/aclk
                         SRL16E                                       r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.170    10.719    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.973     0.973    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     5.179 r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/PCOUT[0]
                         net (fo=1, unplaced)         0.055     5.234    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0_n_156
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.924    10.924    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.973     0.973    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     5.179 r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/PCOUT[10]
                         net (fo=1, unplaced)         0.055     5.234    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0_n_146
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.924    10.924    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.973     0.973    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     5.179 r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/PCOUT[11]
                         net (fo=1, unplaced)         0.055     5.234    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0_n_145
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.924    10.924    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.973     0.973    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     5.179 r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/PCOUT[12]
                         net (fo=1, unplaced)         0.055     5.234    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0_n_144
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.924    10.924    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.973     0.973    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     5.179 r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/PCOUT[13]
                         net (fo=1, unplaced)         0.055     5.234    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0_n_143
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.924    10.924    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.973     0.973    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     5.179 r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/PCOUT[14]
                         net (fo=1, unplaced)         0.055     5.234    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0_n_142
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.924    10.924    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.973     0.973    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     5.179 r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/PCOUT[15]
                         net (fo=1, unplaced)         0.055     5.234    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0_n_141
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.924    10.924    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.973     0.973    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     5.179 r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/PCOUT[16]
                         net (fo=1, unplaced)         0.055     5.234    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0_n_140
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.924    10.924    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.973     0.973    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      4.206     5.179 r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0/PCOUT[17]
                         net (fo=1, unplaced)         0.055     5.234    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/tmp_product__0_n_139
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.924    10.924    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  4.255    




