# Reading E:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA/key/rtl {E:/FPGA/key/rtl/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:06 on Sep 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/key/rtl" E:/FPGA/key/rtl/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 09:28:06 on Sep 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/key/rtl {E:/FPGA/key/rtl/key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:06 on Sep 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/key/rtl" E:/FPGA/key/rtl/key.v 
# -- Compiling module key
# 
# Top level modules:
# 	key
# End time: 09:28:07 on Sep 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA/key/par/../sim {E:/FPGA/key/par/../sim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:07 on Sep 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/key/par/../sim" E:/FPGA/key/par/../sim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 09:28:07 on Sep 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 09:28:07 on Sep 25,2025
# Loading work.tb
# Loading work.top
# Loading work.key
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 09:28:52 on Sep 25,2025, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
