01:04:32 DEBUG : Logs will be stored at 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/IDE.log'.
01:04:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\temp_xsdb_launch_script.tcl
01:04:36 INFO  : Registering command handlers for Vitis TCF services
01:04:36 INFO  : Platform repository initialization has completed.
01:04:38 INFO  : XSCT server has started successfully.
01:04:38 INFO  : Successfully done setting XSCT server connection channel  
01:04:38 INFO  : plnx-install-location is set to ''
01:04:38 INFO  : Successfully done query RDI_DATADIR 
01:04:38 INFO  : Successfully done setting workspace for the tool. 
01:06:55 INFO  : Result from executing command 'getProjects': QC_platform
01:06:55 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:12:13 INFO  : Result from executing command 'getProjects': QC_platform
01:12:13 INFO  : Result from executing command 'getPlatforms': QC_platform|C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/QC_platform.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:14:40 INFO  : Result from executing command 'getProjects': QC_platform
01:14:40 INFO  : Result from executing command 'getPlatforms': QC_platform|C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/QC_platform.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
01:16:45 INFO  : Checking for BSP changes to sync application flags for project 'test_gty_uart_qc'...
01:17:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:17:32 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD36' is selected.
01:17:32 INFO  : 'jtag frequency' command is executed.
01:17:32 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
01:17:33 INFO  : Context for 'APU' is selected.
01:17:33 INFO  : System reset is completed.
01:17:36 INFO  : 'after 3000' command is executed.
01:17:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}' command is executed.
01:18:07 INFO  : Device configured successfully with "C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/system_top_zu19_gty_new_interposer_uart_switched.bit"
01:18:07 INFO  : Context for 'APU' is selected.
01:18:07 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa'.
01:18:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:07 INFO  : Context for 'APU' is selected.
01:18:07 INFO  : Boot mode is read from the target.
01:18:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:18:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:18:08 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
01:18:08 INFO  : 'set bp_18_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
01:18:11 INFO  : 'con -block -timeout 60' command is executed.
01:18:11 INFO  : 'bpremove $bp_18_8_fsbl_bp' command is executed.
01:18:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:18:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:18:11 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf' is downloaded to processor 'psu_cortexa53_0'.
01:18:11 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}
fpga -file C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/system_top_zu19_gty_new_interposer_uart_switched.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf
set bp_18_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:18:12 INFO  : 'con' command is executed.
01:18:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

01:18:12 INFO  : Launch script is exported to file 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc_system\_ide\scripts\systemdebugger_test_gty_uart_qc_system_standalone.tcl'
01:18:43 INFO  : Disconnected from the channel tcfchan#3.
01:18:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD36' is selected.
01:18:43 INFO  : 'jtag frequency' command is executed.
01:18:43 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
01:18:43 INFO  : Context for 'APU' is selected.
01:18:44 INFO  : System reset is completed.
01:18:47 INFO  : 'after 3000' command is executed.
01:18:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}' command is executed.
01:19:16 INFO  : Device configured successfully with "C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/system_top_zu19_gty_new_interposer_uart_switched.bit"
01:19:16 INFO  : Context for 'APU' is selected.
01:19:16 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa'.
01:19:16 INFO  : 'configparams force-mem-access 1' command is executed.
01:19:16 INFO  : Context for 'APU' is selected.
01:19:16 INFO  : Boot mode is read from the target.
01:19:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:19:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:19:19 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
01:19:19 INFO  : 'set bp_19_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
01:19:22 INFO  : 'con -block -timeout 60' command is executed.
01:19:22 INFO  : 'bpremove $bp_19_19_fsbl_bp' command is executed.
01:19:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:19:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:19:23 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf' is downloaded to processor 'psu_cortexa53_0'.
01:19:23 INFO  : 'configparams force-mem-access 0' command is executed.
01:19:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}
fpga -file C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/system_top_zu19_gty_new_interposer_uart_switched.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf
set bp_19_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf
configparams force-mem-access 0
----------------End of Script----------------

01:19:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:19:23 INFO  : 'con' command is executed.
01:19:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

01:19:23 INFO  : Launch script is exported to file 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc_system\_ide\scripts\systemdebugger_test_gty_uart_qc_system_standalone.tcl'
13:17:39 INFO  : Disconnected from the channel tcfchan#4.
22:06:59 DEBUG : Logs will be stored at 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/IDE.log'.
22:06:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\temp_xsdb_launch_script.tcl
22:07:01 INFO  : XSCT server has started successfully.
22:07:01 INFO  : plnx-install-location is set to ''
22:07:01 INFO  : Successfully done setting XSCT server connection channel  
22:07:01 INFO  : Successfully done setting workspace for the tool. 
22:07:02 INFO  : Platform repository initialization has completed.
22:07:04 INFO  : Successfully done query RDI_DATADIR 
22:07:04 INFO  : Registering command handlers for Vitis TCF services
22:40:21 INFO  : Hardware specification for platform project 'QC_platform' is updated.
22:40:35 INFO  : Result from executing command 'getProjects': QC_platform
22:40:35 INFO  : Result from executing command 'getPlatforms': QC_platform|C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/QC_platform.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:40:44 INFO  : Checking for BSP changes to sync application flags for project 'test_gty_uart_qc'...
22:40:48 INFO  : Updating application flags with new BSP settings...
22:40:48 INFO  : Successfully updated application flags for project test_gty_uart_qc.
22:41:09 INFO  : Checking for BSP changes to sync application flags for project 'test_gty_uart_qc'...
22:41:32 INFO  : Checking for BSP changes to sync application flags for project 'test_gty_uart_qc'...
22:41:40 INFO  : Checking for BSP changes to sync application flags for project 'test_gty_uart_qc'...
22:52:30 INFO  : Checking for BSP changes to sync application flags for project 'test_gty_uart_qc'...
22:52:47 INFO  : Checking for BSP changes to sync application flags for project 'test_gty_uart_qc'...
22:53:11 INFO  : Checking for BSP changes to sync application flags for project 'test_gty_uart_qc'...
22:53:42 INFO  : Checking for BSP changes to sync application flags for project 'test_gty_uart_qc'...
22:53:58 INFO  : Checking for BSP changes to sync application flags for project 'test_gty_uart_qc'...
22:54:13 INFO  : Checking for BSP changes to sync application flags for project 'test_gty_uart_qc'...
22:55:05 INFO  : The hardware specification used by project 'test_gty_uart_qc' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:55:05 INFO  : The file 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc\_ide\bitstream\system_top_zu19_gty_new_interposer_uart_switched.bit' stored in project is removed.
22:55:06 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc\_ide\bitstream' in project 'test_gty_uart_qc'.
22:55:06 INFO  : The file 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc\_ide\psinit\psu_init.tcl' stored in project is removed.
22:55:06 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc\_ide\psinit' in project 'test_gty_uart_qc'.
22:55:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:55:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:55:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD36' is selected.
22:55:50 INFO  : 'jtag frequency' command is executed.
22:55:50 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:55:50 INFO  : Context for 'APU' is selected.
22:55:50 INFO  : System reset is completed.
22:55:53 INFO  : 'after 3000' command is executed.
22:55:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}' command is executed.
22:55:53 ERROR : couldn't open "C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/system_top_zu19_gty_new_interposer_uart_switched.bit": no such file or directory
22:55:53 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/system_top_zu19_gty_new_interposer_uart_switched.bit": no such file or directory
22:55:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

22:55:53 ERROR : couldn't open "C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/system_top_zu19_gty_new_interposer_uart_switched.bit": no such file or directory
22:56:32 INFO  : Hardware specification for platform project 'QC_platform' is updated.
22:56:51 INFO  : Result from executing command 'getProjects': QC_platform
22:56:51 INFO  : Result from executing command 'getPlatforms': QC_platform|C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/QC_platform.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:56:56 INFO  : Checking for BSP changes to sync application flags for project 'test_gty_uart_qc'...
22:57:02 INFO  : Checking for BSP changes to sync application flags for project 'test_gty_uart_qc'...
22:57:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD36' is selected.
22:57:16 INFO  : 'jtag frequency' command is executed.
22:57:16 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:57:16 INFO  : Context for 'APU' is selected.
22:57:17 INFO  : System reset is completed.
22:57:20 INFO  : 'after 3000' command is executed.
22:57:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}' command is executed.
22:57:41 INFO  : Device configured successfully with "C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit"
22:57:41 INFO  : Context for 'APU' is selected.
22:57:41 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa'.
22:57:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:41 INFO  : Context for 'APU' is selected.
22:57:41 INFO  : Boot mode is read from the target.
22:57:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:57:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:57:42 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:57:42 INFO  : 'set bp_57_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:57:44 INFO  : 'con -block -timeout 60' command is executed.
22:57:44 INFO  : 'bpremove $bp_57_42_fsbl_bp' command is executed.
22:57:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:57:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:57:45 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf' is downloaded to processor 'psu_cortexa53_0'.
22:57:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}
fpga -file C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf
set bp_57_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:57:45 INFO  : 'con' command is executed.
22:57:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:57:45 INFO  : Launch script is exported to file 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc_system\_ide\scripts\systemdebugger_test_gty_uart_qc_system_2_standalone.tcl'
23:10:29 INFO  : Disconnected from the channel tcfchan#2.
23:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD36' is selected.
23:10:29 INFO  : 'jtag frequency' command is executed.
23:10:29 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:10:29 INFO  : Context for 'APU' is selected.
23:10:30 INFO  : System reset is completed.
23:10:33 INFO  : 'after 3000' command is executed.
23:10:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}' command is executed.
23:10:54 INFO  : Device configured successfully with "C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit"
23:10:54 INFO  : Context for 'APU' is selected.
23:10:54 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa'.
23:10:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:54 INFO  : Context for 'APU' is selected.
23:10:54 INFO  : Boot mode is read from the target.
23:10:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:10:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:10:55 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:10:55 INFO  : 'set bp_10_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:10:57 INFO  : 'con -block -timeout 60' command is executed.
23:10:57 INFO  : 'bpremove $bp_10_55_fsbl_bp' command is executed.
23:10:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:10:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:10:57 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf' is downloaded to processor 'psu_cortexa53_0'.
23:10:57 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}
fpga -file C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf
set bp_10_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:10:58 INFO  : 'con' command is executed.
23:10:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:10:58 INFO  : Launch script is exported to file 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc_system\_ide\scripts\systemdebugger_test_gty_uart_qc_system_2_standalone.tcl'
23:15:53 INFO  : Disconnected from the channel tcfchan#5.
23:15:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD36' is selected.
23:15:54 INFO  : 'jtag frequency' command is executed.
23:15:54 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:15:54 INFO  : Context for 'APU' is selected.
23:15:54 INFO  : System reset is completed.
23:15:57 INFO  : 'after 3000' command is executed.
23:15:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}' command is executed.
23:16:18 INFO  : Device configured successfully with "C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit"
23:16:18 INFO  : Context for 'APU' is selected.
23:16:18 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa'.
23:16:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:18 INFO  : Context for 'APU' is selected.
23:16:18 INFO  : Boot mode is read from the target.
23:16:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:16:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:16:19 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:16:19 INFO  : 'set bp_16_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:16:21 INFO  : 'con -block -timeout 60' command is executed.
23:16:21 INFO  : 'bpremove $bp_16_19_fsbl_bp' command is executed.
23:16:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:16:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:16:22 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf' is downloaded to processor 'psu_cortexa53_0'.
23:16:22 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}
fpga -file C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf
set bp_16_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:16:22 INFO  : 'con' command is executed.
23:16:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:16:22 INFO  : Launch script is exported to file 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc_system\_ide\scripts\systemdebugger_test_gty_uart_qc_system_2_standalone.tcl'
23:16:46 INFO  : Disconnected from the channel tcfchan#6.
23:16:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD36' is selected.
23:16:47 INFO  : 'jtag frequency' command is executed.
23:16:47 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:16:47 INFO  : Context for 'APU' is selected.
23:16:47 INFO  : System reset is completed.
23:16:50 INFO  : 'after 3000' command is executed.
23:16:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}' command is executed.
23:17:11 INFO  : Device configured successfully with "C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit"
23:17:11 INFO  : Context for 'APU' is selected.
23:17:11 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa'.
23:17:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:11 INFO  : Context for 'APU' is selected.
23:17:11 INFO  : Boot mode is read from the target.
23:17:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:17:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:17:12 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:17:12 INFO  : 'set bp_17_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:17:14 INFO  : 'con -block -timeout 60' command is executed.
23:17:14 INFO  : 'bpremove $bp_17_12_fsbl_bp' command is executed.
23:17:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:17:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:17:15 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf' is downloaded to processor 'psu_cortexa53_0'.
23:17:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}
fpga -file C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf
set bp_17_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:17:15 INFO  : 'con' command is executed.
23:17:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:17:15 INFO  : Launch script is exported to file 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc_system\_ide\scripts\systemdebugger_test_gty_uart_qc_system_2_standalone.tcl'
23:17:51 INFO  : Disconnected from the channel tcfchan#7.
23:17:52 ERROR : (XRT Server)C:/Xilinx/Vitis/2023.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

23:18:51 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
23:18:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD36' is selected.
23:18:55 INFO  : 'jtag frequency' command is executed.
23:18:55 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:18:55 INFO  : Context for 'APU' is selected.
23:18:55 INFO  : System reset is completed.
23:18:58 INFO  : 'after 3000' command is executed.
23:18:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}' command is executed.
23:19:19 INFO  : Device configured successfully with "C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit"
23:19:20 INFO  : Context for 'APU' is selected.
23:19:20 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa'.
23:19:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:20 INFO  : Context for 'APU' is selected.
23:19:20 INFO  : Boot mode is read from the target.
23:19:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:19:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:19:20 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:19:21 INFO  : 'set bp_19_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:19:23 INFO  : 'con -block -timeout 60' command is executed.
23:19:23 INFO  : 'bpremove $bp_19_20_fsbl_bp' command is executed.
23:19:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:19:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:19:23 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf' is downloaded to processor 'psu_cortexa53_0'.
23:19:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}
fpga -file C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf
set bp_19_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:19:23 INFO  : 'con' command is executed.
23:19:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:19:23 INFO  : Launch script is exported to file 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc_system\_ide\scripts\systemdebugger_test_gty_uart_qc_system_2_standalone.tcl'
23:31:07 INFO  : Disconnected from the channel tcfchan#8.
23:31:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD36' is selected.
23:31:07 INFO  : 'jtag frequency' command is executed.
23:31:07 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:31:07 INFO  : Context for 'APU' is selected.
23:31:07 INFO  : System reset is completed.
23:31:10 INFO  : 'after 3000' command is executed.
23:31:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}' command is executed.
23:31:31 INFO  : Device configured successfully with "C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit"
23:31:31 INFO  : Context for 'APU' is selected.
23:31:32 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa'.
23:31:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:32 INFO  : Context for 'APU' is selected.
23:31:32 INFO  : Boot mode is read from the target.
23:31:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:31:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:31:32 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:31:32 INFO  : 'set bp_31_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:31:34 INFO  : 'con -block -timeout 60' command is executed.
23:31:34 INFO  : 'bpremove $bp_31_32_fsbl_bp' command is executed.
23:31:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:31:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:31:35 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf' is downloaded to processor 'psu_cortexa53_0'.
23:31:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}
fpga -file C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf
set bp_31_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:31:35 INFO  : 'con' command is executed.
23:31:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:31:35 INFO  : Launch script is exported to file 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc_system\_ide\scripts\systemdebugger_test_gty_uart_qc_system_2_standalone.tcl'
23:33:29 INFO  : Disconnected from the channel tcfchan#9.
23:33:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD36' is selected.
23:33:29 INFO  : 'jtag frequency' command is executed.
23:33:29 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:33:29 INFO  : Context for 'APU' is selected.
23:33:30 INFO  : System reset is completed.
23:33:33 INFO  : 'after 3000' command is executed.
23:33:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}' command is executed.
23:33:54 INFO  : Device configured successfully with "C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit"
23:33:54 INFO  : Context for 'APU' is selected.
23:33:54 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa'.
23:33:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:54 INFO  : Context for 'APU' is selected.
23:33:54 INFO  : Boot mode is read from the target.
23:33:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:33:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:33:55 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:33:55 INFO  : 'set bp_33_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:33:57 INFO  : 'con -block -timeout 60' command is executed.
23:33:57 INFO  : 'bpremove $bp_33_55_fsbl_bp' command is executed.
23:33:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:33:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:33:57 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf' is downloaded to processor 'psu_cortexa53_0'.
23:33:57 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}
fpga -file C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf
set bp_33_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:33:57 INFO  : 'con' command is executed.
23:33:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:33:57 INFO  : Launch script is exported to file 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc_system\_ide\scripts\systemdebugger_test_gty_uart_qc_system_2_standalone.tcl'
00:16:58 INFO  : Hardware specification for platform project 'QC_platform' is updated.
00:17:13 INFO  : Result from executing command 'getProjects': QC_platform
00:17:13 INFO  : Result from executing command 'getPlatforms': QC_platform|C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/QC_platform.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:17:18 INFO  : Checking for BSP changes to sync application flags for project 'test_gty_uart_qc'...
00:17:52 INFO  : Disconnected from the channel tcfchan#10.
00:17:52 INFO  : The hardware specification used by project 'test_gty_uart_qc' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
00:17:52 INFO  : The file 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc\_ide\bitstream\QC_IntegrationTest_wrapper.bit' stored in project is removed.
00:17:52 INFO  : The updated bitstream files are copied from platform to folder 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc\_ide\bitstream' in project 'test_gty_uart_qc'.
00:17:52 INFO  : The file 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc\_ide\psinit\psu_init.tcl' stored in project is removed.
00:17:52 INFO  : The updated ps init files are copied from platform to folder 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc\_ide\psinit' in project 'test_gty_uart_qc'.
00:17:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD36' is selected.
00:17:53 INFO  : 'jtag frequency' command is executed.
00:17:53 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:17:53 INFO  : Context for 'APU' is selected.
00:17:54 INFO  : System reset is completed.
00:17:57 INFO  : 'after 3000' command is executed.
00:17:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}' command is executed.
00:18:18 INFO  : Device configured successfully with "C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit"
00:18:18 INFO  : Context for 'APU' is selected.
00:18:18 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa'.
00:18:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:18 INFO  : Context for 'APU' is selected.
00:18:18 INFO  : Boot mode is read from the target.
00:18:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:18:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:18:21 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:18:21 INFO  : 'set bp_18_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:18:23 INFO  : 'con -block -timeout 60' command is executed.
00:18:23 INFO  : 'bpremove $bp_18_21_fsbl_bp' command is executed.
00:18:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:18:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:18:25 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf' is downloaded to processor 'psu_cortexa53_0'.
00:18:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}
fpga -file C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf
set bp_18_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:18:25 INFO  : 'con' command is executed.
00:18:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:18:25 INFO  : Launch script is exported to file 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc_system\_ide\scripts\systemdebugger_test_gty_uart_qc_system_2_standalone.tcl'
00:20:50 INFO  : Disconnected from the channel tcfchan#12.
00:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD36' is selected.
00:20:51 INFO  : 'jtag frequency' command is executed.
00:20:51 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:20:51 INFO  : Context for 'APU' is selected.
00:20:51 INFO  : System reset is completed.
00:20:54 INFO  : 'after 3000' command is executed.
00:20:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}' command is executed.
00:21:15 INFO  : Device configured successfully with "C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit"
00:21:15 INFO  : Context for 'APU' is selected.
00:21:15 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa'.
00:21:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:15 INFO  : Context for 'APU' is selected.
00:21:15 INFO  : Boot mode is read from the target.
00:21:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:21:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:21:16 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:21:16 INFO  : 'set bp_21_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:21:18 INFO  : 'con -block -timeout 60' command is executed.
00:21:18 INFO  : 'bpremove $bp_21_16_fsbl_bp' command is executed.
00:21:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:21:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:21:18 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf' is downloaded to processor 'psu_cortexa53_0'.
00:21:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}
fpga -file C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf
set bp_21_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:21:19 INFO  : 'con' command is executed.
00:21:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:21:19 INFO  : Launch script is exported to file 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc_system\_ide\scripts\systemdebugger_test_gty_uart_qc_system_2_standalone.tcl'
00:26:56 INFO  : Disconnected from the channel tcfchan#13.
00:26:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD36' is selected.
00:26:57 INFO  : 'jtag frequency' command is executed.
00:26:57 INFO  : Sourcing of 'C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:26:57 INFO  : Context for 'APU' is selected.
00:26:57 INFO  : System reset is completed.
00:27:00 INFO  : 'after 3000' command is executed.
00:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}' command is executed.
00:27:21 INFO  : Device configured successfully with "C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit"
00:27:21 INFO  : Context for 'APU' is selected.
00:27:21 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa'.
00:27:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:21 INFO  : Context for 'APU' is selected.
00:27:21 INFO  : Boot mode is read from the target.
00:27:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:27:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:27:22 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:27:22 INFO  : 'set bp_27_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:27:24 INFO  : 'con -block -timeout 60' command is executed.
00:27:24 INFO  : 'bpremove $bp_27_22_fsbl_bp' command is executed.
00:27:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:27:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:27:24 INFO  : The application 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf' is downloaded to processor 'psu_cortexa53_0'.
00:27:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD36" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD36-14758093-0"}
fpga -file C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/_ide/bitstream/QC_IntegrationTest_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/hw/QC_IntegrationTest_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/boot/fsbl.elf
set bp_27_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/test_gty_uart_qc/Debug/test_gty_uart_qc.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:27:24 INFO  : 'con' command is executed.
00:27:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:27:24 INFO  : Launch script is exported to file 'C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\test_gty_uart_qc_system\_ide\scripts\systemdebugger_test_gty_uart_qc_system_2_standalone.tcl'
23:23:17 DEBUG : Logs will be stored at 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/IDE.log'.
23:23:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx\Projects\QC_UART_TEST\Vitis2023.1\temp_xsdb_launch_script.tcl
23:23:22 INFO  : XSCT server has started successfully.
23:23:22 INFO  : Successfully done setting XSCT server connection channel  
23:23:22 INFO  : plnx-install-location is set to ''
23:23:22 INFO  : Successfully done setting workspace for the tool. 
23:23:54 INFO  : Registering command handlers for Vitis TCF services
23:23:54 INFO  : Successfully done query RDI_DATADIR 
23:23:55 INFO  : Platform repository initialization has completed.
