#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x26ba0d0 .scope module, "pipeline_overview" "pipeline_overview" 2 4;
 .timescale 0 0;
v0x2756f40_0 .var "clock", 0 0;
v0x2752cb0_0 .net "decode_in_alu_out", 31 0, v0x274afd0_0; 1 drivers
v0x27572b0_0 .net "decode_in_forwardAD", 0 0, v0x2744fb0_0; 1 drivers
v0x2757330_0 .net "decode_in_forwardBD", 0 0, v0x27450f0_0; 1 drivers
v0x27573b0_0 .net "decode_in_instrD", 31 0, v0x2754ce0_0; 1 drivers
v0x2757480_0 .net "decode_in_pc_plus_4", 31 0, v0x2754d60_0; 1 drivers
v0x2757590_0 .net "decode_in_regWriteW", 0 0, v0x27484c0_0; 1 drivers
v0x2757610_0 .net "decode_in_write_from_wb", 31 0, v0x2746f50_0; 1 drivers
v0x2757720_0 .net "decode_in_write_register", 4 0, v0x2747ba0_0; 1 drivers
v0x27577a0_0 .net "decode_reg_in_clr", 0 0, L_0x275c870; 1 drivers
v0x2757820_0 .net "decode_reg_in_enable", 0 0, v0x2745bb0_0; 1 drivers
v0x27578a0_0 .net "decode_reg_in_instr", 31 0, v0x27550c0_0; 1 drivers
v0x2757920_0 .net "decode_reg_in_pc_plus_4", 31 0, v0x2756fc0_0; 1 drivers
v0x27579f0_0 .net "execute_in_ALUControlE", 2 0, v0x274e950_0; 1 drivers
v0x2757af0_0 .net "execute_in_ALUSrcE", 0 0, v0x274eb80_0; 1 drivers
v0x2757b70_0 .net "execute_in_ForwardAE", 1 0, v0x2745050_0; 1 drivers
v0x2757a70_0 .net "execute_in_ForwardBE", 1 0, v0x27451a0_0; 1 drivers
v0x2757c80_0 .net "execute_in_ForwardExecVal", 31 0, v0x2749660_0; 1 drivers
v0x2757da0_0 .net "execute_in_ForwardMemVal", 31 0, v0x2747960_0; 1 drivers
v0x2757eb0_0 .net "execute_in_RdE", 4 0, v0x274e3e0_0; 1 drivers
v0x2757d00_0 .net "execute_in_RegDstE", 0 0, v0x274eaf0_0; 1 drivers
v0x2757fe0_0 .net "execute_in_RsE", 4 0, v0x274ef10_0; 1 drivers
v0x2757f30_0 .net "execute_in_RtE", 4 0, v0x274e470_0; 1 drivers
v0x2758120_0 .net "execute_in_SignImmE", 31 0, v0x274e5e0_0; 1 drivers
v0x2758060_0 .net "execute_in_reg1", 31 0, v0x274ed40_0; 1 drivers
v0x2758270_0 .net "execute_in_reg2", 31 0, v0x274ec50_0; 1 drivers
v0x27581a0_0 .net "execute_reg_in_alu_ctrl", 2 0, v0x2751d10_0; 1 drivers
v0x27583d0_0 .net "execute_reg_in_alu_src", 0 0, v0x2751dc0_0; 1 drivers
v0x27582f0_0 .net "execute_reg_in_clr", 0 0, v0x2733120_0; 1 drivers
v0x2758540_0 .net "execute_reg_in_instruction", 31 0, L_0x275b790; 1 drivers
v0x2758450_0 .net "execute_reg_in_mem_to_reg", 0 0, v0x2752280_0; 1 drivers
v0x27586c0_0 .net "execute_reg_in_mem_write", 0 0, v0x2752300_0; 1 drivers
v0x27585c0_0 .net "execute_reg_in_rd1", 31 0, v0x2751160_0; 1 drivers
v0x2758640_0 .net "execute_reg_in_rd2", 31 0, v0x2751230_0; 1 drivers
v0x27587d0_0 .net "execute_reg_in_rdE", 4 0, L_0x275c020; 1 drivers
v0x2758a00_0 .net "execute_reg_in_reg_dst", 0 0, v0x2752400_0; 1 drivers
v0x27588e0_0 .net "execute_reg_in_reg_write", 0 0, v0x2752520_0; 1 drivers
v0x2758960_0 .net "execute_reg_in_rsD", 4 0, L_0x275be40; 1 drivers
v0x2758bc0_0 .net "execute_reg_in_rtD", 4 0, L_0x275bf80; 1 drivers
v0x2758c40_0 .net "execute_reg_in_sign_immediate", 31 0, v0x2750b70_0; 1 drivers
v0x2758a80_0 .net "execute_reg_in_syscall", 0 0, v0x27525d0_0; 1 drivers
v0x2758b00_0 .net "fetch_in_branch", 0 0, L_0x275bc30; 1 drivers
v0x2758eb0_0 .net "fetch_in_branch_addr", 31 0, v0x2750760_0; 1 drivers
v0x2752480_0 .net "fetch_in_enable", 0 0, v0x2745cd0_0; 1 drivers
v0x2758cc0_0 .net "fetch_in_jump", 0 0, v0x2752090_0; 1 drivers
v0x2759130_0 .net "fetch_in_jump_addr", 31 0, L_0x275c650; 1 drivers
v0x2758fc0_0 .net "fetch_in_jump_reg", 0 0, v0x2752110_0; 1 drivers
v0x2751490_31 .array/port v0x2751490, 31;
v0x2759330_0 .net "fetch_in_jump_reg_adddr", 31 0, v0x2751490_31; 1 drivers
v0x27591b0_0 .net "hazard_in_MemWriteM", 0 0, v0x274a560_0; 1 drivers
v0x2759230_0 .net "hazard_in_MemtoRegE", 0 0, v0x274e660_0; 1 drivers
v0x27592b0_0 .net "hazard_in_MemtoRegM", 0 0, v0x274ac10_0; 1 drivers
v0x2759550_0 .net "hazard_in_RegWriteE", 0 0, v0x274e8d0_0; 1 drivers
v0x27593b0_0 .net "hazard_in_RegWriteM", 0 0, v0x274acc0_0; 1 drivers
v0x2759430_0 .net "hazard_in_RegWriteW", 0 0, v0x2748870_0; 1 drivers
v0x2759790_0 .net "hazard_in_RsD", 4 0, L_0x275bc90; 1 drivers
v0x2759810_0 .net "hazard_in_RsE", 4 0, v0x274d1b0_0; 1 drivers
v0x27595d0_0 .net "hazard_in_RsM", 4 0, v0x274a410_0; 1 drivers
v0x27596a0_0 .net "hazard_in_RtD", 4 0, L_0x275bee0; 1 drivers
v0x2759a70_0 .net "hazard_in_RtE", 4 0, v0x274d390_0; 1 drivers
v0x2759af0_0 .net "hazard_in_WriteRegE", 4 0, v0x274cfb0_0; 1 drivers
v0x2759890_0 .net "hazard_in_WriteRegM", 4 0, L_0x275c930; 1 drivers
v0x2759960_0 .net "hazard_in_WriteRegW", 4 0, L_0x275cd80; 1 drivers
v0x2759d70_0 .net "hazard_in_branchD", 0 0, v0x2751e70_0; 1 drivers
v0x2759e80_0 .net "memory_in_ForwardMM", 0 0, v0x2745240_0; 1 drivers
v0x2759b70_0 .net "memory_in_MemToRegM", 0 0, v0x274ae30_0; 1 drivers
v0x2759bf0_0 .net "memory_in_MemWriteM", 0 0, v0x274af50_0; 1 drivers
v0x2759c70_0 .net "memory_in_RegWriteM", 0 0, v0x274ab60_0; 1 drivers
v0x275a120_0 .net "memory_in_WriteRegM", 4 0, v0x274b150_0; 1 drivers
v0x2759f00_0 .net "memory_in_WritedataM", 31 0, v0x274aeb0_0; 1 drivers
v0x2759f80_0 .net "memory_in_instruction", 31 0, v0x274aae0_0; 1 drivers
v0x275a050_0 .net "memory_in_resultW", 31 0, v0x27479e0_0; 1 drivers
v0x275a3e0_0 .net "memory_in_syscall", 0 0, v0x274aa60_0; 1 drivers
v0x275a1a0_0 .net "memory_reg_in_ALUOutput", 31 0, v0x274b570_0; 1 drivers
v0x275a220_0 .net "memory_reg_in_WriteDataE", 31 0, v0x274d6a0_0; 1 drivers
v0x275a2f0_0 .net "memory_reg_in_WriteRegE", 4 0, v0x274d720_0; 1 drivers
v0x275a6c0_0 .net "memory_reg_in_instruction", 31 0, v0x274e790_0; 1 drivers
v0x275a460_0 .net "memory_reg_in_mem_to_reg", 0 0, v0x274ea20_0; 1 drivers
v0x275a530_0 .net "memory_reg_in_mem_write", 0 0, v0x274e710_0; 1 drivers
v0x275a600_0 .net "memory_reg_in_reg_write", 0 0, v0x274e810_0; 1 drivers
v0x275aa10_0 .net "memory_reg_in_syscall", 0 0, v0x274e260_0; 1 drivers
v0x275a790_0 .net "wb_in_ALUOutW", 31 0, v0x27486b0_0; 1 drivers
v0x275a810_0 .net "wb_in_MemToRegW", 0 0, v0x2748560_0; 1 drivers
v0x275a890_0 .net "wb_in_ReadDataW", 31 0, v0x27485e0_0; 1 drivers
v0x275a910_0 .net "wb_in_WriteRegW", 4 0, v0x27487f0_0; 1 drivers
v0x275ad90_0 .net "wb_in_a0", 31 0, v0x2750e80_0; 1 drivers
v0x275aea0_0 .net "wb_in_instruction", 31 0, v0x27483f0_0; 1 drivers
v0x275aa90_0 .net "wb_in_syscall", 0 0, v0x27489f0_0; 1 drivers
v0x275ab10_0 .net "wb_in_v0", 31 0, v0x2751aa0_0; 1 drivers
v0x275ac20_0 .net "wb_reg_in_ALUOut", 31 0, L_0x275ca20; 1 drivers
v0x275aca0_0 .net "wb_reg_in_MemtoRegM_out", 0 0, L_0x275ca80; 1 drivers
v0x275b200_0 .net "wb_reg_in_RD", 31 0, v0x2749390_0; 1 drivers
v0x275b280_0 .net "wb_reg_in_RegWriteW", 0 0, L_0x275cb40; 1 drivers
v0x275af70_0 .net "wb_reg_in_WriteRegM_out", 4 0, L_0x275c8d0; 1 drivers
v0x275b040_0 .net "wb_reg_in_instruction", 31 0, L_0x275cba0; 1 drivers
RS_0x7fd32263cb88 .resolv tri, L_0x275cae0, L_0x275cc00, C4<z>, C4<z>;
v0x275b110_0 .net8 "wb_reg_in_syscall", 0 0, RS_0x7fd32263cb88; 2 drivers
S_0x2754de0 .scope module, "fetch_module" "fetch" 2 131, 3 20, S_0x26ba0d0;
 .timescale 0 0;
v0x27565a0_0 .alias "branch", 0 0, v0x2758b00_0;
v0x2756620_0 .alias "branch_addr", 31 0, v0x2758eb0_0;
v0x27566a0_0 .net "clk", 0 0, v0x2756f40_0; 1 drivers
v0x2756720_0 .net "constant_four", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x27567d0_0 .alias "enable", 0 0, v0x2752480_0;
v0x27568a0_0 .net "if_jump", 31 0, v0x27561d0_0; 1 drivers
v0x27569b0_0 .alias "instr", 31 0, v0x27578a0_0;
v0x2756a80_0 .alias "jump", 0 0, v0x2758cc0_0;
v0x2756b50_0 .alias "jump_addr", 31 0, v0x2759130_0;
v0x2756c20_0 .net "jump_or_not", 31 0, v0x2755d40_0; 1 drivers
v0x2756ca0_0 .alias "jump_reg", 0 0, v0x2758fc0_0;
v0x2756d20_0 .alias "jump_reg_addr", 31 0, v0x2759330_0;
v0x2756df0_0 .net "pc", 31 0, v0x2755930_0; 1 drivers
v0x2756ec0_0 .net "pc_f", 31 0, v0x2755530_0; 1 drivers
v0x2756fc0_0 .var "pc_plus_4", 31 0;
v0x2757040_0 .net "pc_plus_4_internal", 31 0, v0x27563a0_0; 1 drivers
E_0x2750940 .event edge, v0x2755ca0_0;
S_0x27562b0 .scope module, "plus_4" "adder_four" 3 55, 4 11, S_0x2754de0;
 .timescale 0 0;
v0x27563a0_0 .var "adder_out", 31 0;
v0x2756450_0 .alias "in1", 31 0, v0x2756ec0_0;
v0x2756520_0 .alias "in2", 31 0, v0x2756720_0;
S_0x2755df0 .scope module, "jump_reg_mux" "mux" 3 56, 5 12, S_0x2754de0;
 .timescale 0 0;
P_0x2755ee8 .param/l "SIZE" 5 19, +C4<011111>;
v0x2755fb0_0 .alias "ctrl", 0 0, v0x2758fc0_0;
v0x27560a0_0 .alias "input_one", 31 0, v0x2759330_0;
v0x2756120_0 .alias "input_zero", 31 0, v0x2759130_0;
v0x27561d0_0 .var "out", 31 0;
E_0x2755f60 .event edge, v0x2752110_0, v0x2753f30_0, v0x2753aa0_0;
S_0x27559b0 .scope module, "jump_mux" "mux" 3 57, 5 12, S_0x2754de0;
 .timescale 0 0;
P_0x2755aa8 .param/l "SIZE" 5 19, +C4<011111>;
v0x2755b50_0 .alias "ctrl", 0 0, v0x2758cc0_0;
v0x2755c20_0 .alias "input_one", 31 0, v0x27568a0_0;
v0x2755ca0_0 .alias "input_zero", 31 0, v0x2757040_0;
v0x2755d40_0 .var "out", 31 0;
E_0x2755b20 .event edge, v0x2752090_0, v0x2755ca0_0, v0x2755c20_0;
S_0x27555b0 .scope module, "next_pc" "mux" 3 58, 5 12, S_0x2754de0;
 .timescale 0 0;
P_0x2754778 .param/l "SIZE" 5 19, +C4<011111>;
v0x2755710_0 .alias "ctrl", 0 0, v0x2758b00_0;
v0x27557e0_0 .alias "input_one", 31 0, v0x2758eb0_0;
v0x27558b0_0 .alias "input_zero", 31 0, v0x2756c20_0;
v0x2755930_0 .var "out", 31 0;
E_0x27556e0 .event edge, v0x274f300_0, v0x27558b0_0, v0x2750760_0;
S_0x27552c0 .scope module, "so_fetch" "reg_f" 3 59, 6 12, S_0x2754de0;
 .timescale 0 0;
v0x27553b0_0 .alias "clk", 0 0, v0x27566a0_0;
v0x2755430_0 .alias "enable", 0 0, v0x2752480_0;
v0x27554b0_0 .alias "in1", 31 0, v0x2756df0_0;
v0x2755530_0 .var "out1", 31 0;
S_0x2754ed0 .scope module, "instr_mem" "instruction_memory" 3 61, 7 11, S_0x2754de0;
 .timescale 0 0;
v0x2754fc0_0 .alias "addr", 31 0, v0x2756ec0_0;
v0x2755040_0 .var/i "i", 31 0;
v0x27550c0_0 .var "instruction", 31 0;
v0x2755140 .array "memory", 1052672 1048576, 31 0;
v0x27551c0_0 .var "real_addr", 31 0;
v0x2755240_0 .var "set", 0 0;
E_0x2751e40 .event edge, v0x2754fc0_0;
S_0x2754680 .scope module, "reg_d_module" "reg_d" 2 139, 8 15, S_0x26ba0d0;
 .timescale 0 0;
v0x2754a60_0 .alias "clk", 0 0, v0x27566a0_0;
v0x2754ae0_0 .alias "clr", 0 0, v0x27577a0_0;
v0x2754b60_0 .alias "enable", 0 0, v0x2757820_0;
v0x2754be0_0 .alias "in1", 31 0, v0x27578a0_0;
v0x2754c60_0 .alias "in2", 31 0, v0x2757920_0;
v0x2754ce0_0 .var "out1", 31 0;
v0x2754d60_0 .var "out2", 31 0;
S_0x274f0a0 .scope module, "decode_module" "decode" 2 143, 9 53, S_0x26ba0d0;
 .timescale 0 0;
L_0x275b820 .functor NOT 1, v0x2756f40_0, C4<0>, C4<0>, C4<0>;
L_0x275b790 .functor BUFZ 32, v0x2754ce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x275c870 .functor BUFZ 1, L_0x275bc30, C4<0>, C4<0>, C4<0>;
v0x2752700_0 .net *"_s14", 29 0, L_0x275ba60; 1 drivers
v0x2752780_0 .net *"_s16", 1 0, C4<00>; 1 drivers
v0x2752800_0 .net *"_s31", 25 0, L_0x275c130; 1 drivers
v0x2752880_0 .net *"_s32", 31 0, L_0x275c1d0; 1 drivers
v0x2752930_0 .net *"_s35", 5 0, C4<000000>; 1 drivers
v0x27529d0_0 .net *"_s36", 31 0, L_0x275c480; 1 drivers
v0x2752a70_0 .net *"_s38", 29 0, L_0x275c390; 1 drivers
v0x2752b10_0 .net *"_s40", 1 0, C4<00>; 1 drivers
v0x2752bb0_0 .alias "alu_out", 31 0, v0x2752cb0_0;
v0x2752c30_0 .alias "clk", 0 0, v0x27566a0_0;
v0x2752d40_0 .net "equalD_rs_input", 31 0, v0x274fde0_0; 1 drivers
v0x2752dc0_0 .net "equalD_rt_input", 31 0, v0x274f920_0; 1 drivers
v0x2752e40_0 .net "equals_output", 0 0, v0x274f4b0_0; 1 drivers
v0x2752f10_0 .alias "forwardAD", 0 0, v0x27572b0_0;
v0x2753060_0 .alias "forwardBD", 0 0, v0x2757330_0;
v0x2753130_0 .alias "instrD", 31 0, v0x27573b0_0;
v0x2752f90_0 .net "jal", 0 0, v0x2751fc0_0; 1 drivers
v0x2753260_0 .net "jal_address", 31 0, v0x2750410_0; 1 drivers
v0x2753380_0 .net "memRead", 0 0, v0x2752190_0; 1 drivers
v0x2753400_0 .alias "out1", 0 0, v0x2758a80_0;
v0x2753530_0 .alias "out10", 20 16, v0x2758bc0_0;
v0x27535b0_0 .alias "out11", 15 11, v0x27587d0_0;
v0x2753480_0 .alias "out12", 31 0, v0x2758c40_0;
v0x27536f0_0 .alias "out13", 0 0, v0x27586c0_0;
v0x2753840_0 .alias "out14", 31 0, v0x2758eb0_0;
v0x27538c0_0 .alias "out15", 0 0, v0x2758b00_0;
v0x2753770_0 .alias "out15a", 0 0, v0x27577a0_0;
v0x2753a20_0 .alias "out16", 0 0, v0x2758cc0_0;
v0x2753940_0 .alias "out17", 0 0, v0x2758fc0_0;
v0x2753b90_0 .alias "out18", 0 0, v0x2759d70_0;
v0x2753aa0_0 .alias "out19", 31 0, v0x2759330_0;
v0x2753d10_0 .alias "out1a", 31 0, v0x2758540_0;
v0x2753c10_0 .alias "out1b", 31 0, v0x275ad90_0;
v0x2753c90_0 .alias "out1c", 31 0, v0x275ab10_0;
v0x2753eb0_0 .alias "out2", 0 0, v0x27588e0_0;
v0x2753f30_0 .alias "out20", 31 0, v0x2759130_0;
v0x2753d90_0 .alias "out21", 25 21, v0x2759790_0;
v0x2753e10_0 .alias "out22", 20 16, v0x27596a0_0;
v0x27540f0_0 .alias "out3", 0 0, v0x2758450_0;
v0x2754170_0 .alias "out4", 2 0, v0x27581a0_0;
v0x2753fb0_0 .alias "out5", 0 0, v0x27583d0_0;
v0x2754340_0 .alias "out6", 0 0, v0x2758a00_0;
v0x27541f0_0 .alias "out7", 31 0, v0x27585c0_0;
v0x2754270_0 .alias "out8", 31 0, v0x2758640_0;
v0x2754530_0 .alias "out9", 25 21, v0x2758960_0;
v0x27545b0_0 .alias "pc_plus_4_decoded", 31 0, v0x2757480_0;
v0x27543c0_0 .alias "regWriteW", 0 0, v0x2757590_0;
v0x2754490_0 .net "write_data", 31 0, v0x2750230_0; 1 drivers
v0x27547c0_0 .alias "write_from_wb", 31 0, v0x2757610_0;
v0x2754840_0 .alias "write_register", 4 0, v0x2757720_0;
L_0x275b650 .part v0x2754ce0_0, 26, 6;
L_0x275b6f0 .part v0x2754ce0_0, 0, 6;
L_0x275b880 .part v0x2754ce0_0, 21, 5;
L_0x275b920 .part v0x2754ce0_0, 16, 5;
L_0x275b9c0 .part v0x2754ce0_0, 0, 16;
L_0x275ba60 .part v0x2750b70_0, 0, 30;
L_0x275bb90 .concat [ 2 30 0 0], C4<00>, L_0x275ba60;
L_0x275bc90 .part v0x2754ce0_0, 21, 5;
L_0x275be40 .part v0x2754ce0_0, 21, 5;
L_0x275bee0 .part v0x2754ce0_0, 16, 5;
L_0x275bf80 .part v0x2754ce0_0, 16, 5;
L_0x275c020 .part v0x2754ce0_0, 11, 5;
L_0x275c130 .part v0x2754ce0_0, 0, 26;
L_0x275c1d0 .concat [ 26 6 0 0], L_0x275c130, C4<000000>;
L_0x275c390 .part L_0x275c1d0, 0, 30;
L_0x275c480 .concat [ 2 30 0 0], C4<00>, L_0x275c390;
L_0x275c650 .arith/sum 32, L_0x275c480, v0x2754d60_0;
S_0x2751c20 .scope module, "controller" "control" 9 105, 10 23, S_0x274f0a0;
 .timescale 0 0;
v0x2751d10_0 .var "aluOp", 2 0;
v0x2751dc0_0 .var "aluSrc", 0 0;
v0x2751e70_0 .var "branch", 0 0;
v0x2751f40_0 .net "funcCode", 5 0, L_0x275b6f0; 1 drivers
v0x2751fc0_0 .var "jal", 0 0;
v0x2752090_0 .var "jump", 0 0;
v0x2752110_0 .var "jumpRegister", 0 0;
v0x2752190_0 .var "memRead", 0 0;
v0x2752280_0 .var "memToReg", 0 0;
v0x2752300_0 .var "memWrite", 0 0;
v0x2752380_0 .net "opcode", 31 26, L_0x275b650; 1 drivers
v0x2752400_0 .var "regDst", 0 0;
v0x2752520_0 .var "regWrite", 0 0;
v0x27525d0_0 .var "syscall", 0 0;
E_0x274fdb0 .event edge, v0x2752380_0, v0x2751f40_0;
S_0x2750c20 .scope module, "regs" "registers" 9 106, 11 22, S_0x274f0a0;
 .timescale 0 0;
v0x2750e80_0 .var "a0", 31 0;
v0x2750f70_0 .net "clk", 0 0, L_0x275b820; 1 drivers
v0x2751010_0 .var/i "i", 31 0;
v0x27510b0_0 .alias "jal", 0 0, v0x2752f90_0;
v0x2751160_0 .var "read1", 31 0;
v0x2751230_0 .var "read2", 31 0;
v0x2751340_0 .net "reg1", 25 21, L_0x275b880; 1 drivers
v0x27513c0_0 .net "reg2", 20 16, L_0x275b920; 1 drivers
v0x2751490 .array "reg_mem", 0 31, 31 0;
v0x2751a20_0 .alias "reg_write", 0 0, v0x2757590_0;
v0x2751aa0_0 .var "v0", 31 0;
v0x2751b20_0 .alias "write_data", 31 0, v0x2754490_0;
v0x2751ba0_0 .alias "write_reg", 4 0, v0x2757720_0;
E_0x2750d10/0 .event edge, v0x2750060_0, v0x2750230_0, v0x27484c0_0, v0x2747ba0_0;
v0x2751490_0 .array/port v0x2751490, 0;
v0x2751490_1 .array/port v0x2751490, 1;
v0x2751490_2 .array/port v0x2751490, 2;
E_0x2750d10/1 .event edge, v0x2751340_0, v0x2751490_0, v0x2751490_1, v0x2751490_2;
v0x2751490_3 .array/port v0x2751490, 3;
v0x2751490_4 .array/port v0x2751490, 4;
v0x2751490_5 .array/port v0x2751490, 5;
v0x2751490_6 .array/port v0x2751490, 6;
E_0x2750d10/2 .event edge, v0x2751490_3, v0x2751490_4, v0x2751490_5, v0x2751490_6;
v0x2751490_7 .array/port v0x2751490, 7;
v0x2751490_8 .array/port v0x2751490, 8;
v0x2751490_9 .array/port v0x2751490, 9;
v0x2751490_10 .array/port v0x2751490, 10;
E_0x2750d10/3 .event edge, v0x2751490_7, v0x2751490_8, v0x2751490_9, v0x2751490_10;
v0x2751490_11 .array/port v0x2751490, 11;
v0x2751490_12 .array/port v0x2751490, 12;
v0x2751490_13 .array/port v0x2751490, 13;
v0x2751490_14 .array/port v0x2751490, 14;
E_0x2750d10/4 .event edge, v0x2751490_11, v0x2751490_12, v0x2751490_13, v0x2751490_14;
v0x2751490_15 .array/port v0x2751490, 15;
v0x2751490_16 .array/port v0x2751490, 16;
v0x2751490_17 .array/port v0x2751490, 17;
v0x2751490_18 .array/port v0x2751490, 18;
E_0x2750d10/5 .event edge, v0x2751490_15, v0x2751490_16, v0x2751490_17, v0x2751490_18;
v0x2751490_19 .array/port v0x2751490, 19;
v0x2751490_20 .array/port v0x2751490, 20;
v0x2751490_21 .array/port v0x2751490, 21;
v0x2751490_22 .array/port v0x2751490, 22;
E_0x2750d10/6 .event edge, v0x2751490_19, v0x2751490_20, v0x2751490_21, v0x2751490_22;
v0x2751490_23 .array/port v0x2751490, 23;
v0x2751490_24 .array/port v0x2751490, 24;
v0x2751490_25 .array/port v0x2751490, 25;
v0x2751490_26 .array/port v0x2751490, 26;
E_0x2750d10/7 .event edge, v0x2751490_23, v0x2751490_24, v0x2751490_25, v0x2751490_26;
v0x2751490_27 .array/port v0x2751490, 27;
v0x2751490_28 .array/port v0x2751490, 28;
v0x2751490_29 .array/port v0x2751490, 29;
v0x2751490_30 .array/port v0x2751490, 30;
E_0x2750d10/8 .event edge, v0x2751490_27, v0x2751490_28, v0x2751490_29, v0x2751490_30;
E_0x2750d10/9 .event edge, v0x2751490_31, v0x27513c0_0;
E_0x2750d10 .event/or E_0x2750d10/0, E_0x2750d10/1, E_0x2750d10/2, E_0x2750d10/3, E_0x2750d10/4, E_0x2750d10/5, E_0x2750d10/6, E_0x2750d10/7, E_0x2750d10/8, E_0x2750d10/9;
S_0x2750970 .scope module, "signs" "sign_extend" 9 107, 12 11, S_0x274f0a0;
 .timescale 0 0;
v0x2750ab0_0 .net "in", 15 0, L_0x275b9c0; 1 drivers
v0x2750b70_0 .var "out", 31 0;
E_0x2750a60 .event edge, v0x2750ab0_0;
S_0x2750600 .scope module, "add_for_branch" "adder" 9 108, 13 11, S_0x274f0a0;
 .timescale 0 0;
v0x2750760_0 .var "adder_out", 31 0;
v0x2750820_0 .net "in1", 31 0, L_0x275bb90; 1 drivers
v0x27508c0_0 .alias "in2", 31 0, v0x2757480_0;
E_0x27506f0 .event edge, v0x2750820_0;
S_0x27502b0 .scope module, "add_for_jal" "adder" 9 109, 13 11, S_0x274f0a0;
 .timescale 0 0;
v0x2750410_0 .var "adder_out", 31 0;
v0x27504e0_0 .alias "in1", 31 0, v0x2757480_0;
v0x2750560_0 .net "in2", 31 0, C4<00000000000000000000000000000100>; 1 drivers
E_0x27503a0 .event edge, v0x27504e0_0;
S_0x274fec0 .scope module, "write_mux" "mux" 9 110, 5 12, S_0x274f0a0;
 .timescale 0 0;
P_0x274ffb8 .param/l "SIZE" 5 19, +C4<011111>;
v0x2750060_0 .alias "ctrl", 0 0, v0x2752f90_0;
v0x27500e0_0 .alias "input_one", 31 0, v0x2753260_0;
v0x2750160_0 .alias "input_zero", 31 0, v0x2757610_0;
v0x2750230_0 .var "out", 31 0;
E_0x2750030 .event edge, v0x2750060_0, v0x2746f50_0, v0x27500e0_0;
S_0x274f9d0 .scope module, "rd1_mux" "mux" 9 111, 5 12, S_0x274f0a0;
 .timescale 0 0;
P_0x274fac8 .param/l "SIZE" 5 19, +C4<011111>;
v0x274fb70_0 .alias "ctrl", 0 0, v0x27572b0_0;
v0x274fc20_0 .alias "input_one", 31 0, v0x2752cb0_0;
v0x274fd30_0 .alias "input_zero", 31 0, v0x27585c0_0;
v0x274fde0_0 .var "out", 31 0;
E_0x274fb40 .event edge, v0x2744fb0_0, v0x274e1e0_0, v0x2749100_0;
S_0x274f630 .scope module, "rd2_mux" "mux" 9 112, 5 12, S_0x274f0a0;
 .timescale 0 0;
P_0x274f728 .param/l "SIZE" 5 19, +C4<011111>;
v0x274f7a0_0 .alias "ctrl", 0 0, v0x2757330_0;
v0x274f820_0 .alias "input_one", 31 0, v0x2752cb0_0;
v0x274f8a0_0 .alias "input_zero", 31 0, v0x2758640_0;
v0x274f920_0 .var "out", 31 0;
E_0x274bd00 .event edge, v0x27450f0_0, v0x274e2e0_0, v0x2749100_0;
S_0x274f380 .scope module, "branch_logic" "equals" 9 113, 14 10, S_0x274f0a0;
 .timescale 0 0;
P_0x274cdd8 .param/l "SIZE" 14 20, +C4<011111>;
v0x274f4b0_0 .var "equal_inputs", 0 0;
v0x274f530_0 .alias "input_0", 31 0, v0x2752d40_0;
v0x274f5b0_0 .alias "input_1", 31 0, v0x2752dc0_0;
E_0x274d990 .event edge, v0x274f530_0, v0x274f5b0_0;
S_0x274f190 .scope module, "branch_and" "and_gate" 9 114, 15 11, S_0x274f0a0;
 .timescale 0 0;
L_0x275bc30 .functor AND 1, v0x274f4b0_0, v0x2751e70_0, C4<1>, C4<1>;
v0x274ee10_0 .alias "a", 0 0, v0x2752e40_0;
v0x274f280_0 .alias "b", 0 0, v0x2759d70_0;
v0x274f300_0 .alias "c", 0 0, v0x2758b00_0;
S_0x274d9c0 .scope module, "reg_e_module" "reg_e" 2 155, 16 43, S_0x26ba0d0;
 .timescale 0 0;
v0x274dab0_0 .alias "clk", 0 0, v0x27566a0_0;
v0x274db30_0 .alias "clr", 0 0, v0x27582f0_0;
v0x274dbe0_0 .alias "in1", 0 0, v0x2758a80_0;
v0x274dc60_0 .alias "in10", 20 16, v0x2758bc0_0;
v0x274dd10_0 .alias "in11", 15 11, v0x27587d0_0;
v0x274dd90_0 .alias "in12", 31 0, v0x2758c40_0;
v0x274de10_0 .alias "in13", 0 0, v0x27586c0_0;
v0x274de90_0 .alias "in16", 31 0, v0x2758540_0;
v0x274df60_0 .alias "in2", 0 0, v0x27588e0_0;
v0x274dfe0_0 .alias "in3", 0 0, v0x2758450_0;
v0x274e060_0 .alias "in4", 2 0, v0x27581a0_0;
v0x274e0e0_0 .alias "in5", 0 0, v0x27583d0_0;
v0x274e160_0 .alias "in6", 0 0, v0x2758a00_0;
v0x274e1e0_0 .alias "in7", 31 0, v0x27585c0_0;
v0x274e2e0_0 .alias "in8", 31 0, v0x2758640_0;
v0x274e360_0 .alias "in9", 25 21, v0x2758960_0;
v0x274e260_0 .var "out1", 0 0;
v0x274e470_0 .var "out10", 20 16;
v0x274e3e0_0 .var "out11", 15 11;
v0x274e5e0_0 .var "out12", 31 0;
v0x274e710_0 .var "out13", 0 0;
v0x274e790_0 .var "out16", 31 0;
v0x274e660_0 .var "out17", 0 0;
v0x274e8d0_0 .var "out18", 0 0;
v0x274e810_0 .var "out2", 0 0;
v0x274ea20_0 .var "out3", 0 0;
v0x274e950_0 .var "out4", 2 0;
v0x274eb80_0 .var "out5", 0 0;
v0x274eaf0_0 .var "out6", 0 0;
v0x274ed40_0 .var "out7", 31 0;
v0x274ec50_0 .var "out8", 31 0;
v0x274ef10_0 .var "out9", 25 21;
S_0x274b290 .scope module, "execute_module" "execute" 2 164, 17 3, S_0x26ba0d0;
 .timescale 0 0;
v0x274c960_0 .alias "ALUControlE", 2 0, v0x27579f0_0;
v0x274ca30_0 .alias "ALUOutput", 31 0, v0x275a1a0_0;
v0x274cb00_0 .alias "ALUSrcE", 0 0, v0x2757af0_0;
v0x274cb80_0 .alias "ForwardAE", 1 0, v0x2757b70_0;
v0x274cc80_0 .alias "ForwardBE", 1 0, v0x2757a70_0;
v0x274cd50_0 .alias "ForwardExecVal", 31 0, v0x2757c80_0;
v0x274ce10_0 .net "ForwardHandlingReg2ALU", 31 0, v0x274bf40_0; 1 drivers
v0x274cee0_0 .alias "ForwardMemVal", 31 0, v0x2757da0_0;
v0x274cfb0_0 .var "Hazard_WriteRegE", 4 0;
v0x274d030_0 .alias "RdE", 4 0, v0x2757eb0_0;
v0x274d0b0_0 .alias "RegDstE", 0 0, v0x2757d00_0;
v0x274d130_0 .alias "RsE", 4 0, v0x2757fe0_0;
v0x274d1b0_0 .var "RsEHazard", 4 0;
v0x274d260_0 .alias "RtE", 4 0, v0x2757f30_0;
v0x274d390_0 .var "RtEHazard", 4 0;
v0x274d440_0 .alias "SignImmE", 31 0, v0x2758120_0;
v0x274d2e0_0 .net "SrcAE", 31 0, v0x274c490_0; 1 drivers
v0x274d580_0 .net "SrcBE", 31 0, v0x274b9b0_0; 1 drivers
v0x274d6a0_0 .var "WriteDataE", 31 0;
v0x274d720_0 .var "WriteRegE", 4 0;
v0x274d600_0 .net "WriteRegE_internal", 4 0, v0x274c8b0_0; 1 drivers
v0x274d850_0 .alias "reg1", 31 0, v0x2758060_0;
v0x274d7d0_0 .alias "reg2", 31 0, v0x2758270_0;
E_0x2749580 .event edge, v0x274b910_0, v0x274c8b0_0, v0x274a0d0_0, v0x274c810_0;
S_0x274c510 .scope module, "MuxWriteRegE" "mux" 17 47, 5 12, S_0x274b290;
 .timescale 0 0;
P_0x274c608 .param/l "SIZE" 5 19, +C4<0100>;
v0x274c6b0_0 .alias "ctrl", 0 0, v0x2757d00_0;
v0x274c770_0 .alias "input_one", 4 0, v0x2757eb0_0;
v0x274c810_0 .alias "input_zero", 4 0, v0x2757f30_0;
v0x274c8b0_0 .var "out", 4 0;
E_0x274c680 .event edge, v0x274c6b0_0, v0x274c810_0, v0x274c770_0;
S_0x274bff0 .scope module, "Mux3SrcAE" "mux3" 17 48, 18 13, S_0x274b290;
 .timescale 0 0;
P_0x274c0e8 .param/l "SIZE" 18 21, +C4<011111>;
v0x274c1c0_0 .alias "ctrl", 1 0, v0x2757b70_0;
v0x274c270_0 .alias "input_00", 31 0, v0x2758060_0;
v0x274c2f0_0 .alias "input_01", 31 0, v0x2757da0_0;
v0x274c3c0_0 .alias "input_10", 31 0, v0x2757c80_0;
v0x274c490_0 .var "out", 31 0;
E_0x274c160 .event edge, v0x2745050_0, v0x274c270_0, v0x2747960_0, v0x2749660_0;
S_0x274ba90 .scope module, "Mux3SrcBe" "mux3" 17 49, 18 13, S_0x274b290;
 .timescale 0 0;
P_0x274bb88 .param/l "SIZE" 18 21, +C4<011111>;
v0x274bc60_0 .alias "ctrl", 1 0, v0x2757a70_0;
v0x274bd30_0 .alias "input_00", 31 0, v0x2758270_0;
v0x274bdb0_0 .alias "input_01", 31 0, v0x2757da0_0;
v0x274be60_0 .alias "input_10", 31 0, v0x2757c80_0;
v0x274bf40_0 .var "out", 31 0;
E_0x274bc00 .event edge, v0x27451a0_0, v0x274bd30_0, v0x2747960_0, v0x2749660_0;
S_0x274b650 .scope module, "MuxSrcBE" "mux" 17 50, 5 12, S_0x274b290;
 .timescale 0 0;
P_0x27498e8 .param/l "SIZE" 5 19, +C4<011111>;
v0x274b7b0_0 .alias "ctrl", 0 0, v0x2757af0_0;
v0x274b870_0 .alias "input_one", 31 0, v0x2758120_0;
v0x274b910_0 .alias "input_zero", 31 0, v0x274ce10_0;
v0x274b9b0_0 .var "out", 31 0;
E_0x274b780 .event edge, v0x274b7b0_0, v0x274b910_0, v0x274b870_0;
S_0x274b380 .scope module, "ALUE" "alu" 17 51, 19 13, S_0x274b290;
 .timescale 0 0;
v0x274b080_0 .alias "aluop", 2 0, v0x27579f0_0;
v0x274b470_0 .alias "read_data1", 31 0, v0x274d2e0_0;
v0x274b4f0_0 .alias "read_data2", 31 0, v0x274d580_0;
v0x274b570_0 .var "result", 31 0;
E_0x274b050 .event edge, v0x274b080_0, v0x274b470_0, v0x274b4f0_0;
S_0x274a320 .scope module, "reg_m_module" "reg_m" 2 171, 20 30, S_0x26ba0d0;
 .timescale 0 0;
v0x274a0d0_0 .alias "RsE", 4 0, v0x2757fe0_0;
v0x274a410_0 .var "RsM", 4 0;
v0x274a490_0 .alias "clk", 0 0, v0x27566a0_0;
v0x274a560_0 .var "hazard_in_MemWriteM", 0 0;
v0x274a610_0 .alias "in1", 0 0, v0x275aa10_0;
v0x274a690_0 .alias "in10", 31 0, v0x275a6c0_0;
v0x274a710_0 .alias "in2", 0 0, v0x275a600_0;
v0x274a790_0 .alias "in3", 0 0, v0x275a460_0;
v0x274a860_0 .alias "in4", 0 0, v0x275a530_0;
v0x274a8e0_0 .alias "in5", 31 0, v0x275a1a0_0;
v0x274a960_0 .alias "in6", 31 0, v0x275a220_0;
v0x274a9e0_0 .alias "in7", 4 0, v0x275a2f0_0;
v0x274aa60_0 .var "out1", 0 0;
v0x274aae0_0 .var "out10", 31 0;
v0x274ac10_0 .var "out11", 0 0;
v0x274acc0_0 .var "out12", 0 0;
v0x274ab60_0 .var "out2", 0 0;
v0x274ae30_0 .var "out3", 0 0;
v0x274af50_0 .var "out4", 0 0;
v0x274afd0_0 .var "out5", 31 0;
v0x274aeb0_0 .var "out6", 31 0;
v0x274b150_0 .var "out7", 4 0;
S_0x2748b50 .scope module, "memory_module" "memory" 2 179, 21 30, S_0x26ba0d0;
 .timescale 0 0;
L_0x275c8d0 .functor BUFZ 5, v0x274b150_0, C4<00000>, C4<00000>, C4<00000>;
L_0x275c930 .functor BUFZ 5, v0x274b150_0, C4<00000>, C4<00000>, C4<00000>;
L_0x275ca20 .functor BUFZ 32, v0x274afd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x275ca80 .functor BUFZ 1, v0x274ae30_0, C4<0>, C4<0>, C4<0>;
L_0x275cae0 .functor BUFZ 1, v0x274aa60_0, C4<0>, C4<0>, C4<0>;
L_0x275cb40 .functor BUFZ 1, v0x274ab60_0, C4<0>, C4<0>, C4<0>;
L_0x275cba0 .functor BUFZ 32, v0x274aae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x275cc00 .functor BUFZ 1, v0x274aa60_0, C4<0>, C4<0>, C4<0>;
v0x2749500_0 .alias "ALUOutM", 31 0, v0x2752cb0_0;
v0x27495b0_0 .alias "ALUOutW", 31 0, v0x275ac20_0;
v0x2749660_0 .var "ALUOut_forwarded", 31 0;
v0x27496e0_0 .alias "ForwardMM", 0 0, v0x2759e80_0;
v0x27497e0_0 .alias "MemToRegM", 0 0, v0x2759b70_0;
v0x2749860_0 .alias "MemWriteM", 0 0, v0x2759bf0_0;
v0x2749920_0 .alias "MemtoRegM_out", 0 0, v0x275aca0_0;
v0x27499a0_0 .alias "RD", 31 0, v0x275b200_0;
v0x2749ac0_0 .alias "RegWriteM", 0 0, v0x2759c70_0;
v0x2749b40_0 .alias "RegWriteW", 0 0, v0x275b280_0;
v0x2749bc0_0 .alias "ResultW", 31 0, v0x275a050_0;
v0x2749c40_0 .alias "WriteDataM", 31 0, v0x2759f00_0;
v0x2749cc0_0 .net "WriteDataMuxOut", 31 0, v0x2748f10_0; 1 drivers
v0x2749d90_0 .alias "WriteRegM", 4 0, v0x275a120_0;
v0x2749e90_0 .alias "WriteRegM_out", 4 0, v0x275af70_0;
v0x2749f10_0 .alias "WriteRegM_out_hazard", 4 0, v0x2759890_0;
v0x2749e10_0 .alias "instruction", 31 0, v0x2759f80_0;
v0x274a050_0 .alias "instruction_out", 31 0, v0x275b040_0;
v0x274a170_0 .alias "syscall", 0 0, v0x275a3e0_0;
v0x274a1f0_0 .alias "syscall_out", 0 0, v0x275b110_0;
E_0x2747dd0 .event edge, v0x2749100_0;
S_0x2748fc0 .scope module, "my_data_memory" "data_memory" 21 53, 22 13, S_0x2748b50;
 .timescale 0 0;
v0x2749100_0 .alias "address", 31 0, v0x2752cb0_0;
v0x27491c0 .array "data_mem", 2147483644 2147418112, 31 0;
v0x2749240_0 .var/i "i", 31 0;
v0x27492e0_0 .alias "mem_write", 0 0, v0x2759bf0_0;
v0x2749390_0 .var "read_data", 31 0;
v0x2749440_0 .alias "write_data", 31 0, v0x2749cc0_0;
E_0x27490b0 .event edge, v0x2749100_0, v0x27492e0_0;
S_0x2748c60 .scope module, "forwardMM_mux" "mux" 21 54, 5 12, S_0x2748b50;
 .timescale 0 0;
P_0x2747a68 .param/l "SIZE" 5 19, +C4<011111>;
v0x27488f0_0 .alias "ctrl", 0 0, v0x2759e80_0;
v0x2748e10_0 .alias "input_one", 31 0, v0x275a050_0;
v0x2748e90_0 .alias "input_zero", 31 0, v0x2759f00_0;
v0x2748f10_0 .var "out", 31 0;
E_0x27477a0 .event edge, v0x2745240_0, v0x2748e90_0, v0x27479e0_0;
S_0x2747eb0 .scope module, "reg_w_module" "reg_w" 2 186, 23 23, S_0x26ba0d0;
 .timescale 0 0;
v0x2747fd0_0 .alias "clk", 0 0, v0x27566a0_0;
v0x2748080_0 .alias "in2", 0 0, v0x275b280_0;
v0x2748100_0 .alias "in3", 0 0, v0x275aca0_0;
v0x2748180_0 .alias "in4", 31 0, v0x275b200_0;
v0x2748230_0 .alias "in5", 31 0, v0x275ac20_0;
v0x27482b0_0 .alias "in6", 4 0, v0x275af70_0;
v0x2748350_0 .alias "instruction_in", 31 0, v0x275b040_0;
v0x27483f0_0 .var "instruction_out", 31 0;
v0x27484c0_0 .var "out2", 0 0;
v0x2748560_0 .var "out3", 0 0;
v0x27485e0_0 .var "out4", 31 0;
v0x27486b0_0 .var "out5", 31 0;
v0x27487f0_0 .var "out6", 4 0;
v0x2748870_0 .var "out7", 0 0;
v0x2748970_0 .alias "syscall_in", 0 0, v0x275b110_0;
v0x27489f0_0 .var "syscall_out", 0 0;
E_0x2747fa0 .event posedge, v0x2746810_0;
S_0x2746ad0 .scope module, "wb_module" "writeback" 2 193, 24 18, S_0x26ba0d0;
 .timescale 0 0;
L_0x275cd80 .functor BUFZ 5, v0x27487f0_0, C4<00000>, C4<00000>, C4<00000>;
v0x2747680_0 .alias "ALUOutW", 31 0, v0x275a790_0;
v0x2747720_0 .alias "MemToRegW", 0 0, v0x275a810_0;
v0x27477d0_0 .alias "ReadDataW", 31 0, v0x275a890_0;
v0x2747880_0 .alias "ResultW", 31 0, v0x2757610_0;
v0x2747960_0 .var "ResultW_forwarded", 31 0;
v0x27479e0_0 .var "ResultW_forwardedMM", 31 0;
v0x2747aa0_0 .alias "WriteRegW", 4 0, v0x275a910_0;
v0x2747b20_0 .alias "WriteRegW_out", 4 0, v0x2759960_0;
v0x2747ba0_0 .var "WriteRegW_out_toRegisters", 4 0;
v0x2747c20_0 .alias "a0", 31 0, v0x275ad90_0;
v0x2747ca0_0 .alias "instruction_in", 31 0, v0x275aea0_0;
v0x2747d50_0 .alias "syscall_in", 0 0, v0x275aa90_0;
v0x2747e00_0 .alias "v0", 31 0, v0x275ab10_0;
E_0x2745170 .event edge, v0x2747aa0_0, v0x2746f50_0;
S_0x2747000 .scope module, "my_sys_call" "system_call" 24 34, 25 11, S_0x2746ad0;
 .timescale 0 0;
v0x27471b0_0 .alias "a0", 31 0, v0x275ad90_0;
v0x2747270_0 .var/i "clk_counter", 31 0;
v0x2747310_0 .alias "instruction", 31 0, v0x275aea0_0;
v0x27473b0_0 .var/i "num_instructions", 31 0;
v0x2747460_0 .alias "syscall_control", 0 0, v0x275aa90_0;
v0x2747500_0 .var/real "time_var", 0 0;
v0x27475e0_0 .alias "v0", 31 0, v0x275ab10_0;
E_0x27470f0 .event edge, v0x2747310_0;
E_0x2747160 .event posedge, v0x2747460_0;
S_0x2746bc0 .scope module, "my_mux" "mux" 24 35, 5 12, S_0x2746ad0;
 .timescale 0 0;
P_0x27452c8 .param/l "SIZE" 5 19, +C4<011111>;
v0x2746d50_0 .alias "ctrl", 0 0, v0x275a810_0;
v0x2746e10_0 .alias "input_one", 31 0, v0x275a890_0;
v0x2746eb0_0 .alias "input_zero", 31 0, v0x275a790_0;
v0x2746f50_0 .var "out", 31 0;
E_0x27466c0 .event edge, v0x2746d50_0, v0x2746eb0_0, v0x2746e10_0;
S_0x268f340 .scope module, "hazard_module" "hazard" 2 199, 26 32, S_0x26ba0d0;
 .timescale 0 0;
L_0x275cde0 .functor AND 1, v0x2751e70_0, v0x274e8d0_0, C4<1>, C4<1>;
L_0x274ad70 .functor OR 1, L_0x275ce40, L_0x275cf70, C4<0>, C4<0>;
L_0x27590d0 .functor AND 1, L_0x275cde0, L_0x274ad70, C4<1>, C4<1>;
L_0x275d130 .functor AND 1, v0x2751e70_0, v0x274ac10_0, C4<1>, C4<1>;
L_0x275d360 .functor OR 1, L_0x275d190, L_0x275d2c0, C4<0>, C4<0>;
L_0x275d410 .functor AND 1, L_0x275d130, L_0x275d360, C4<1>, C4<1>;
L_0x275d510 .functor OR 1, L_0x27590d0, L_0x275d410, C4<0>, C4<0>;
L_0x27455d0 .functor OR 1, L_0x275d610, L_0x275d6b0, C4<0>, C4<0>;
L_0x275d910 .functor AND 1, L_0x27455d0, v0x274e660_0, C4<1>, C4<1>;
v0x2733120_0 .var "FlushE", 0 0;
v0x2744fb0_0 .var "ForwardAD", 0 0;
v0x2745050_0 .var "ForwardAE", 1 0;
v0x27450f0_0 .var "ForwardBD", 0 0;
v0x27451a0_0 .var "ForwardBE", 1 0;
v0x2745240_0 .var "ForwardMM", 0 0;
v0x2745320_0 .alias "MemToRegE", 0 0, v0x2759230_0;
v0x27453c0_0 .alias "MemToRegM", 0 0, v0x27592b0_0;
v0x27454b0_0 .alias "MemWriteM", 0 0, v0x27591b0_0;
v0x2745550_0 .alias "RegWriteE", 0 0, v0x2759550_0;
v0x2745650_0 .alias "RegWriteM", 0 0, v0x27593b0_0;
v0x27456f0_0 .alias "RegWriteW", 0 0, v0x2759430_0;
v0x2745800_0 .alias "RsD", 4 0, v0x2759790_0;
v0x27458a0_0 .alias "RsE", 4 0, v0x2759810_0;
v0x27459c0_0 .alias "RsM", 4 0, v0x27595d0_0;
v0x2745a60_0 .alias "RtD", 4 0, v0x27596a0_0;
v0x2745920_0 .alias "RtE", 4 0, v0x2759a70_0;
v0x2745bb0_0 .var "StallD", 0 0;
v0x2745cd0_0 .var "StallF", 0 0;
v0x2745d50_0 .alias "WriteRegE", 4 0, v0x2759af0_0;
v0x2745c30_0 .alias "WriteRegM", 4 0, v0x2759890_0;
v0x2745e80_0 .alias "WriteRegW", 4 0, v0x2759960_0;
v0x2745dd0_0 .net *"_s0", 0 0, L_0x275cde0; 1 drivers
v0x2745fc0_0 .net *"_s10", 0 0, L_0x275d130; 1 drivers
v0x2745f20_0 .net *"_s12", 0 0, L_0x275d190; 1 drivers
v0x2746110_0 .net *"_s14", 0 0, L_0x275d2c0; 1 drivers
v0x2746060_0 .net *"_s16", 0 0, L_0x275d360; 1 drivers
v0x2746270_0 .net *"_s18", 0 0, L_0x275d410; 1 drivers
v0x27461b0_0 .net *"_s2", 0 0, L_0x275ce40; 1 drivers
v0x27463e0_0 .net *"_s22", 0 0, L_0x275d610; 1 drivers
v0x27462f0_0 .net *"_s24", 0 0, L_0x275d6b0; 1 drivers
v0x2746560_0 .net *"_s26", 0 0, L_0x27455d0; 1 drivers
v0x2746460_0 .net *"_s4", 0 0, L_0x275cf70; 1 drivers
v0x27466f0_0 .net *"_s6", 0 0, L_0x274ad70; 1 drivers
v0x27465e0_0 .net *"_s8", 0 0, L_0x27590d0; 1 drivers
v0x2746890_0 .alias "branchD", 0 0, v0x2759d70_0;
v0x2746770_0 .net "branchStall", 0 0, L_0x275d510; 1 drivers
v0x2746810_0 .alias "clk", 0 0, v0x27566a0_0;
v0x2746a50_0 .net "lwStall", 0 0, L_0x275d910; 1 drivers
E_0x27068d0/0 .event edge, v0x27458a0_0, v0x2745c30_0, v0x2745650_0, v0x2745e80_0;
E_0x27068d0/1 .event edge, v0x27456f0_0, v0x2745920_0, v0x2745800_0, v0x2745a60_0;
E_0x27068d0/2 .event edge, v0x2746770_0, v0x2746a50_0, v0x27459c0_0, v0x27454b0_0;
E_0x27068d0 .event/or E_0x27068d0/0, E_0x27068d0/1, E_0x27068d0/2;
L_0x275ce40 .cmp/eq 5, v0x274cfb0_0, L_0x275bc90;
L_0x275cf70 .cmp/eq 5, v0x274cfb0_0, L_0x275bee0;
L_0x275d190 .cmp/eq 5, L_0x275c930, L_0x275bc90;
L_0x275d2c0 .cmp/eq 5, L_0x275c930, L_0x275bee0;
L_0x275d610 .cmp/eq 5, L_0x275bc90, v0x274d390_0;
L_0x275d6b0 .cmp/eq 5, L_0x275bee0, v0x274d390_0;
    .scope S_0x27562b0;
T_0 ;
    %movi 8, 4194336, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27563a0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x27562b0;
T_1 ;
    %wait E_0x2751e40;
    %load/v 8, v0x2756450_0, 32;
    %load/v 40, v0x2756520_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27563a0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x2755df0;
T_2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27561d0_0, 0, 0;
    %end;
    .thread T_2;
    .scope S_0x2755df0;
T_3 ;
    %wait E_0x2755f60;
    %load/v 8, v0x2755fb0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_3.0, 8;
    %load/v 9, v0x2756120_0, 32;
    %jmp/1  T_3.2, 8;
T_3.0 ; End of true expr.
    %load/v 41, v0x27560a0_0, 32;
    %jmp/0  T_3.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_3.2;
T_3.1 ;
    %mov 9, 41, 32; Return false value
T_3.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27561d0_0, 0, 9;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x27559b0;
T_4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2755d40_0, 0, 0;
    %end;
    .thread T_4;
    .scope S_0x27559b0;
T_5 ;
    %wait E_0x2755b20;
    %load/v 8, v0x2755b50_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_5.0, 8;
    %load/v 9, v0x2755ca0_0, 32;
    %jmp/1  T_5.2, 8;
T_5.0 ; End of true expr.
    %load/v 41, v0x2755c20_0, 32;
    %jmp/0  T_5.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.2;
T_5.1 ;
    %mov 9, 41, 32; Return false value
T_5.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2755d40_0, 0, 9;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x27555b0;
T_6 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2755930_0, 0, 0;
    %end;
    .thread T_6;
    .scope S_0x27555b0;
T_7 ;
    %wait E_0x27556e0;
    %load/v 8, v0x2755710_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_7.0, 8;
    %load/v 9, v0x27558b0_0, 32;
    %jmp/1  T_7.2, 8;
T_7.0 ; End of true expr.
    %load/v 41, v0x27557e0_0, 32;
    %jmp/0  T_7.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_7.2;
T_7.1 ;
    %mov 9, 41, 32; Return false value
T_7.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2755930_0, 0, 9;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x27552c0;
T_8 ;
    %movi 8, 4194336, 32;
    %set/v v0x2755530_0, 8, 32;
    %end;
    .thread T_8;
    .scope S_0x27552c0;
T_9 ;
    %wait E_0x2747fa0;
    %load/v 8, v0x2755430_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x27554b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2755530_0, 0, 8;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x2754ed0;
T_10 ;
    %wait E_0x2751e40;
    %load/v 8, v0x2754fc0_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27550c0_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x2754fc0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27551c0_0, 0, 8;
    %load/v 40, v0x27551c0_0, 32;
    %mov 72, 0, 1;
    %subi 40, 1048576, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0x2755140, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27550c0_0, 0, 8;
T_10.1 ;
    %load/v 8, v0x2755240_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_10.2, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27550c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2755240_0, 0, 0;
T_10.2 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x2754ed0;
T_11 ;
    %movi 8, 1048576, 32;
    %set/v v0x2755040_0, 8, 32;
T_11.0 ;
    %load/v 8, v0x2755040_0, 32;
    %movi 40, 1052672, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_11.1, 5;
    %load/v 8, v0x2755040_0, 32;
    %mov 40, 39, 1;
    %subi 8, 1048576, 33;
    %ix/get/s 3, 8, 33;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2755140, 0, 32;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2755040_0, 32;
    %set/v v0x2755040_0, 8, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 7 44 "$readmemh", "add_test.v", v0x2755140;
    %set/v v0x2755240_0, 1, 1;
    %end;
    .thread T_11;
    .scope S_0x2754de0;
T_12 ;
    %movi 8, 262146, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2756fc0_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x2754de0;
T_13 ;
    %wait E_0x2750940;
    %load/v 8, v0x2757040_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2756fc0_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x2754680;
T_14 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2754ce0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2754d60_0, 0, 0;
    %end;
    .thread T_14;
    .scope S_0x2754680;
T_15 ;
    %wait E_0x2747fa0;
    %load/v 8, v0x2754ae0_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2754ce0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2754d60_0, 0, 0;
T_15.0 ;
    %load/v 8, v0x2754b60_0, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v0x2754be0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2754ce0_0, 0, 8;
    %load/v 8, v0x2754c60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2754d60_0, 0, 8;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x2751c20;
T_16 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2752400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2752090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2751fc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2752110_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2751e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2752190_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2752280_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2751d10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2752300_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2751dc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2752520_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27525d0_0, 0, 0;
    %end;
    .thread T_16;
    .scope S_0x2751c20;
T_17 ;
    %wait E_0x274fdb0;
    %load/v 8, v0x2752380_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2752400_0, 0, 8;
    %load/v 8, v0x2752380_0, 6;
    %cmpi/u 8, 2, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 3, 6;
    %or 8, 4, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %jmp/0  T_17.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.2, 8;
T_17.0 ; End of true expr.
    %jmp/0  T_17.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.2;
T_17.1 ;
    %mov 9, 0, 1; Return false value
T_17.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2752090_0, 0, 9;
    %load/v 8, v0x2752380_0, 6;
    %cmpi/u 8, 3, 6;
    %mov 8, 4, 1;
    %jmp/0  T_17.3, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.5, 8;
T_17.3 ; End of true expr.
    %jmp/0  T_17.4, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.5;
T_17.4 ;
    %mov 9, 0, 1; Return false value
T_17.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2751fc0_0, 0, 9;
    %load/v 8, v0x2752380_0, 6;
    %cmpi/u 8, 8, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2752110_0, 0, 8;
    %load/v 8, v0x2752380_0, 6;
    %cmpi/u 8, 4, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 5, 6;
    %or 8, 4, 1;
    %jmp/0  T_17.6, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.8, 8;
T_17.6 ; End of true expr.
    %jmp/0  T_17.7, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.8;
T_17.7 ;
    %mov 9, 0, 1; Return false value
T_17.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2751e70_0, 0, 9;
    %load/v 8, v0x2752380_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2752190_0, 0, 8;
    %load/v 8, v0x2752380_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2752280_0, 0, 8;
    %load/v 8, v0x2752380_0, 6;
    %cmpi/u 8, 43, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2752300_0, 0, 8;
    %load/v 8, v0x2752380_0, 6;
    %cmpi/u 8, 8, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 43, 6;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2751dc0_0, 0, 8;
    %load/v 8, v0x2752380_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2752520_0, 0, 8;
    %load/v 8, v0x2752380_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x2751f40_0, 6;
    %cmpi/u 9, 12, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_17.9, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.11, 8;
T_17.9 ; End of true expr.
    %jmp/0  T_17.10, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.11;
T_17.10 ;
    %mov 9, 0, 1; Return false value
T_17.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27525d0_0, 0, 9;
    %load/v 8, v0x2752380_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x2751f40_0, 6;
    %cmpi/u 9, 36, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.12, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2751d10_0, 0, 0;
    %jmp T_17.13;
T_17.12 ;
    %load/v 8, v0x2752380_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x2751f40_0, 6;
    %cmpi/u 9, 37, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_17.14, 8;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2751d10_0, 0, 8;
    %jmp T_17.15;
T_17.14 ;
    %load/v 8, v0x2752380_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x2751f40_0, 6;
    %cmpi/u 9, 32, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 43, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_17.16, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2751d10_0, 0, 8;
    %jmp T_17.17;
T_17.16 ;
    %load/v 8, v0x2752380_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x2751f40_0, 6;
    %cmpi/u 9, 34, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 4, 6;
    %or 8, 4, 1;
    %load/v 9, v0x2752380_0, 6;
    %cmpi/u 9, 5, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_17.18, 8;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2751d10_0, 0, 8;
    %jmp T_17.19;
T_17.18 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2751d10_0, 0, 1;
T_17.19 ;
T_17.17 ;
T_17.15 ;
T_17.13 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x2750c20;
T_18 ;
    %set/v v0x2751160_0, 0, 32;
    %set/v v0x2751230_0, 0, 32;
    %set/v v0x2750e80_0, 0, 32;
    %set/v v0x2751aa0_0, 0, 32;
    %set/v v0x2751010_0, 0, 32;
T_18.0 ;
    %load/v 8, v0x2751010_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_18.1, 5;
    %ix/getv/s 3, v0x2751010_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2751490, 0, 32;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2751010_0, 32;
    %set/v v0x2751010_0, 8, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0x2750c20;
T_19 ;
    %wait E_0x2750d10;
    %delay 5, 0;
    %load/v 8, v0x27510b0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_19.0, 4;
    %load/v 8, v0x2751b20_0, 32;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2751490, 0, 8;
t_2 ;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x2751a20_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_19.2, 4;
    %load/v 8, v0x2751b20_0, 32;
    %ix/getv 3, v0x2751ba0_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2751490, 0, 8;
t_3 ;
T_19.2 ;
T_19.1 ;
    %ix/getv 3, v0x2751340_0;
    %load/av 8, v0x2751490, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2751160_0, 0, 8;
    %ix/getv 3, v0x27513c0_0;
    %load/av 8, v0x2751490, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2751230_0, 0, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2751490, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2751aa0_0, 0, 8;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2751490, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2750e80_0, 0, 8;
    %vpi_call 11 92 "$display", "t0 value: %d\011t1 value: %d\011a0 value: %d\011v0 value: %d\011\012", &A<v0x2751490, 8>, &A<v0x2751490, 9>, &A<v0x2751490, 4>, &A<v0x2751490, 2>;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x2750970;
T_20 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2750b70_0, 0, 0;
    %end;
    .thread T_20;
    .scope S_0x2750970;
T_21 ;
    %wait E_0x2750a60;
    %load/v 8, v0x2750ab0_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.0, 4;
    %load/x1p 56, v0x2750ab0_0, 1;
    %jmp T_21.1;
T_21.0 ;
    %mov 56, 2, 1;
T_21.1 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2750b70_0, 0, 8;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x2750600;
T_22 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2750760_0, 0, 0;
    %end;
    .thread T_22;
    .scope S_0x2750600;
T_23 ;
    %wait E_0x27506f0;
    %load/v 8, v0x2750820_0, 32;
    %load/v 40, v0x27508c0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2750760_0, 0, 8;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x27502b0;
T_24 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2750410_0, 0, 0;
    %end;
    .thread T_24;
    .scope S_0x27502b0;
T_25 ;
    %wait E_0x27503a0;
    %load/v 8, v0x27504e0_0, 32;
    %load/v 40, v0x2750560_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2750410_0, 0, 8;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x274fec0;
T_26 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2750230_0, 0, 0;
    %end;
    .thread T_26;
    .scope S_0x274fec0;
T_27 ;
    %wait E_0x2750030;
    %load/v 8, v0x2750060_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_27.0, 8;
    %load/v 9, v0x2750160_0, 32;
    %jmp/1  T_27.2, 8;
T_27.0 ; End of true expr.
    %load/v 41, v0x27500e0_0, 32;
    %jmp/0  T_27.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_27.2;
T_27.1 ;
    %mov 9, 41, 32; Return false value
T_27.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2750230_0, 0, 9;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x274f9d0;
T_28 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274fde0_0, 0, 0;
    %end;
    .thread T_28;
    .scope S_0x274f9d0;
T_29 ;
    %wait E_0x274fb40;
    %load/v 8, v0x274fb70_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_29.0, 8;
    %load/v 9, v0x274fd30_0, 32;
    %jmp/1  T_29.2, 8;
T_29.0 ; End of true expr.
    %load/v 41, v0x274fc20_0, 32;
    %jmp/0  T_29.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_29.2;
T_29.1 ;
    %mov 9, 41, 32; Return false value
T_29.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274fde0_0, 0, 9;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x274f630;
T_30 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274f920_0, 0, 0;
    %end;
    .thread T_30;
    .scope S_0x274f630;
T_31 ;
    %wait E_0x274bd00;
    %load/v 8, v0x274f7a0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_31.0, 8;
    %load/v 9, v0x274f8a0_0, 32;
    %jmp/1  T_31.2, 8;
T_31.0 ; End of true expr.
    %load/v 41, v0x274f820_0, 32;
    %jmp/0  T_31.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_31.2;
T_31.1 ;
    %mov 9, 41, 32; Return false value
T_31.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274f920_0, 0, 9;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x274f380;
T_32 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274f4b0_0, 0, 0;
    %end;
    .thread T_32;
    .scope S_0x274f380;
T_33 ;
    %wait E_0x274d990;
    %load/v 8, v0x274f530_0, 32;
    %load/v 40, v0x274f5b0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274f4b0_0, 0, 8;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x274d9c0;
T_34 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274e260_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274e810_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274ea20_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x274e950_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274eb80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274eaf0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274ed40_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274ec50_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274ef10_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274e470_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274e3e0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274e5e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274e710_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274e790_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274e660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274e8d0_0, 0, 0;
    %end;
    .thread T_34;
    .scope S_0x274d9c0;
T_35 ;
    %wait E_0x2747fa0;
    %load/v 8, v0x274db30_0, 1;
    %jmp/0xz  T_35.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274e260_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274e810_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274ea20_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x274e950_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274eb80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274eaf0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274ed40_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274ec50_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274ef10_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274e470_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274e3e0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274e5e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274e710_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274e790_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274e660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274e8d0_0, 0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/v 8, v0x274dbe0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274e260_0, 0, 8;
    %load/v 8, v0x274df60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274e810_0, 0, 8;
    %load/v 8, v0x274dfe0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274ea20_0, 0, 8;
    %load/v 8, v0x274e060_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x274e950_0, 0, 8;
    %load/v 8, v0x274e0e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274eb80_0, 0, 8;
    %load/v 8, v0x274e160_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274eaf0_0, 0, 8;
    %load/v 8, v0x274e1e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274ed40_0, 0, 8;
    %load/v 8, v0x274e2e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274ec50_0, 0, 8;
    %load/v 8, v0x274e360_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274ef10_0, 0, 8;
    %load/v 8, v0x274dc60_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274e470_0, 0, 8;
    %load/v 8, v0x274dd10_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274e3e0_0, 0, 8;
    %load/v 8, v0x274dd90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274e5e0_0, 0, 8;
    %load/v 8, v0x274de10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274e710_0, 0, 8;
    %load/v 8, v0x274de90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274e790_0, 0, 8;
    %load/v 8, v0x274dfe0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274e660_0, 0, 8;
    %load/v 8, v0x274df60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274e8d0_0, 0, 8;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x274c510;
T_36 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274c8b0_0, 0, 0;
    %end;
    .thread T_36;
    .scope S_0x274c510;
T_37 ;
    %wait E_0x274c680;
    %load/v 8, v0x274c6b0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_37.0, 8;
    %load/v 9, v0x274c810_0, 5;
    %jmp/1  T_37.2, 8;
T_37.0 ; End of true expr.
    %load/v 14, v0x274c770_0, 5;
    %jmp/0  T_37.1, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_37.2;
T_37.1 ;
    %mov 9, 14, 5; Return false value
T_37.2 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274c8b0_0, 0, 9;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x274bff0;
T_38 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274c490_0, 0, 0;
    %end;
    .thread T_38;
    .scope S_0x274bff0;
T_39 ;
    %wait E_0x274c160;
    %load/v 8, v0x274c1c0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_39.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_39.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_39.2, 6;
    %jmp T_39.3;
T_39.0 ;
    %load/v 8, v0x274c270_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274c490_0, 0, 8;
    %jmp T_39.3;
T_39.1 ;
    %load/v 8, v0x274c2f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274c490_0, 0, 8;
    %jmp T_39.3;
T_39.2 ;
    %load/v 8, v0x274c3c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274c490_0, 0, 8;
    %jmp T_39.3;
T_39.3 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x274ba90;
T_40 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274bf40_0, 0, 0;
    %end;
    .thread T_40;
    .scope S_0x274ba90;
T_41 ;
    %wait E_0x274bc00;
    %load/v 8, v0x274bc60_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_41.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_41.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_41.2, 6;
    %jmp T_41.3;
T_41.0 ;
    %load/v 8, v0x274bd30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274bf40_0, 0, 8;
    %jmp T_41.3;
T_41.1 ;
    %load/v 8, v0x274bdb0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274bf40_0, 0, 8;
    %jmp T_41.3;
T_41.2 ;
    %load/v 8, v0x274be60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274bf40_0, 0, 8;
    %jmp T_41.3;
T_41.3 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x274b650;
T_42 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274b9b0_0, 0, 0;
    %end;
    .thread T_42;
    .scope S_0x274b650;
T_43 ;
    %wait E_0x274b780;
    %load/v 8, v0x274b7b0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_43.0, 8;
    %load/v 9, v0x274b910_0, 32;
    %jmp/1  T_43.2, 8;
T_43.0 ; End of true expr.
    %load/v 41, v0x274b870_0, 32;
    %jmp/0  T_43.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_43.2;
T_43.1 ;
    %mov 9, 41, 32; Return false value
T_43.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274b9b0_0, 0, 9;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x274b380;
T_44 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274b570_0, 0, 0;
    %end;
    .thread T_44;
    .scope S_0x274b380;
T_45 ;
    %wait E_0x274b050;
    %load/v 8, v0x274b080_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_45.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_45.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_45.2, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_45.3, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_45.4, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274b570_0, 0, 0;
    %jmp T_45.6;
T_45.0 ;
    %load/v 8, v0x274b470_0, 32;
    %load/v 40, v0x274b4f0_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274b570_0, 0, 8;
    %jmp T_45.6;
T_45.1 ;
    %load/v 8, v0x274b470_0, 32;
    %load/v 40, v0x274b4f0_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274b570_0, 0, 8;
    %jmp T_45.6;
T_45.2 ;
    %load/v 8, v0x274b470_0, 32;
    %load/v 40, v0x274b4f0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274b570_0, 0, 8;
    %jmp T_45.6;
T_45.3 ;
    %load/v 8, v0x274b470_0, 32;
    %load/v 40, v0x274b4f0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274b570_0, 0, 8;
    %jmp T_45.6;
T_45.4 ;
    %load/v 8, v0x274b470_0, 32;
    %load/v 40, v0x274b4f0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_45.7, 8;
    %movi 9, 1, 32;
    %jmp/1  T_45.9, 8;
T_45.7 ; End of true expr.
    %jmp/0  T_45.8, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_45.9;
T_45.8 ;
    %mov 9, 0, 32; Return false value
T_45.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274b570_0, 0, 9;
    %jmp T_45.6;
T_45.6 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x274b290;
T_46 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274d390_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274d1b0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274d720_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274cfb0_0, 0, 0;
    %end;
    .thread T_46;
    .scope S_0x274b290;
T_47 ;
    %wait E_0x2749580;
    %load/v 8, v0x274ce10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274d6a0_0, 0, 8;
    %load/v 8, v0x274d600_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274d720_0, 0, 8;
    %load/v 8, v0x274d600_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274cfb0_0, 0, 8;
    %load/v 8, v0x274d130_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274d1b0_0, 0, 8;
    %load/v 8, v0x274d260_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274d390_0, 0, 8;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x274a320;
T_48 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274aa60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274ab60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274ae30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274af50_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274afd0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274aeb0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274b150_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274aae0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274ac10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274acc0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274a410_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274a560_0, 0, 0;
    %end;
    .thread T_48;
    .scope S_0x274a320;
T_49 ;
    %wait E_0x2747fa0;
    %load/v 8, v0x274a610_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274aa60_0, 0, 8;
    %load/v 8, v0x274a710_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274ab60_0, 0, 8;
    %load/v 8, v0x274a790_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274ae30_0, 0, 8;
    %load/v 8, v0x274a860_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274af50_0, 0, 8;
    %load/v 8, v0x274a8e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274afd0_0, 0, 8;
    %load/v 8, v0x274a960_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274aeb0_0, 0, 8;
    %load/v 8, v0x274a9e0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274b150_0, 0, 8;
    %load/v 8, v0x274a690_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x274aae0_0, 0, 8;
    %load/v 8, v0x274a790_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274ac10_0, 0, 8;
    %load/v 8, v0x274a710_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274acc0_0, 0, 8;
    %load/v 8, v0x274a0d0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x274a410_0, 0, 8;
    %load/v 8, v0x274a860_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x274a560_0, 0, 8;
    %jmp T_49;
    .thread T_49;
    .scope S_0x2748fc0;
T_50 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2749390_0, 0, 0;
    %movi 8, 2147418112, 32;
    %set/v v0x2749240_0, 8, 32;
T_50.0 ;
    %load/v 8, v0x2749240_0, 32;
    %movi 40, 2147483644, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_50.1, 5;
    %load/v 8, v0x2749240_0, 32;
    %mov 40, 39, 1;
    %subi 8, 2147418112, 33;
    %ix/get/s 3, 8, 33;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x27491c0, 0, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2749240_0, 32;
    %set/v v0x2749240_0, 8, 32;
    %jmp T_50.0;
T_50.1 ;
    %end;
    .thread T_50;
    .scope S_0x2748fc0;
T_51 ;
    %wait E_0x27490b0;
    %load/v 8, v0x27492e0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_51.0, 4;
    %load/v 8, v0x2749440_0, 32;
    %load/v 40, v0x2749100_0, 32;
    %mov 72, 0, 1;
    %subi 40, 2147418112, 33;
    %ix/get/s 3, 40, 33;
    %jmp/1 t_5, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27491c0, 0, 8;
t_5 ;
    %jmp T_51.1;
T_51.0 ;
    %load/v 40, v0x2749100_0, 32;
    %mov 72, 0, 1;
    %subi 40, 2147418112, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0x27491c0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2749390_0, 0, 8;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x2748c60;
T_52 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2748f10_0, 0, 0;
    %end;
    .thread T_52;
    .scope S_0x2748c60;
T_53 ;
    %wait E_0x27477a0;
    %load/v 8, v0x27488f0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_53.0, 8;
    %load/v 9, v0x2748e90_0, 32;
    %jmp/1  T_53.2, 8;
T_53.0 ; End of true expr.
    %load/v 41, v0x2748e10_0, 32;
    %jmp/0  T_53.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_53.2;
T_53.1 ;
    %mov 9, 41, 32; Return false value
T_53.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2748f10_0, 0, 9;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x2748b50;
T_54 ;
    %wait E_0x2747dd0;
    %load/v 8, v0x2749500_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2749660_0, 0, 8;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x2748b50;
T_55 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2749660_0, 0, 0;
    %end;
    .thread T_55;
    .scope S_0x2747eb0;
T_56 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27484c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2748560_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27485e0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27486b0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27487f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2748870_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27483f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27489f0_0, 0, 0;
    %end;
    .thread T_56;
    .scope S_0x2747eb0;
T_57 ;
    %wait E_0x2747fa0;
    %load/v 8, v0x2748080_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27484c0_0, 0, 8;
    %load/v 8, v0x2748100_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2748560_0, 0, 8;
    %load/v 8, v0x2748180_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27485e0_0, 0, 8;
    %load/v 8, v0x2748230_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27486b0_0, 0, 8;
    %load/v 8, v0x27482b0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27487f0_0, 0, 8;
    %load/v 8, v0x2748080_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2748870_0, 0, 8;
    %load/v 8, v0x2748350_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27483f0_0, 0, 8;
    %load/v 8, v0x2748970_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27489f0_0, 0, 8;
    %jmp T_57;
    .thread T_57;
    .scope S_0x2747000;
T_58 ;
    %set/v v0x2747270_0, 0, 32;
    %end;
    .thread T_58;
    .scope S_0x2747000;
T_59 ;
    %set/v v0x27473b0_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_0x2747000;
T_60 ;
    %loadi/wr 4, 0, 4065; load=0.00000
    %set/wr v0x2747500_0, 4;
    %end;
    .thread T_60;
    .scope S_0x2747000;
T_61 ;
    %vpi_call 25 22 "$timeformat", 4'sb1101, 3'sb010, "ms", 5'sb01010;
    %vpi_func/r 25 23 "$realtime", 4;
    %set/wr v0x2747500_0, 4;
    %end;
    .thread T_61;
    .scope S_0x2747000;
T_62 ;
    %wait E_0x2747160;
    %load/v 8, v0x2747270_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x2747270_0, 8, 32;
    %load/v 8, v0x2747310_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 12, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x2747460_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_62.0, 8;
    %vpi_call 25 30 "$display", "SYSCALL CALLED";
    %load/v 8, v0x27475e0_0, 32;
    %cmpi/u 8, 1, 32;
    %jmp/1 T_62.2, 6;
    %cmpi/u 8, 10, 32;
    %jmp/1 T_62.3, 6;
    %vpi_call 25 44 "$display", "DEFAULT CASE IN SYSTEM_CALL";
    %jmp T_62.5;
T_62.2 ;
    %vpi_call 25 33 "$display", "a0 is: %d", v0x27471b0_0;
    %jmp T_62.5;
T_62.3 ;
    %vpi_call 25 35 "$finish";
    %jmp T_62.5;
T_62.5 ;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x2747000;
T_63 ;
    %wait E_0x27470f0;
    %load/v 8, v0x27473b0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x27473b0_0, 8, 32;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x2746bc0;
T_64 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2746f50_0, 0, 0;
    %end;
    .thread T_64;
    .scope S_0x2746bc0;
T_65 ;
    %wait E_0x27466c0;
    %load/v 8, v0x2746d50_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_65.0, 8;
    %load/v 9, v0x2746eb0_0, 32;
    %jmp/1  T_65.2, 8;
T_65.0 ; End of true expr.
    %load/v 41, v0x2746e10_0, 32;
    %jmp/0  T_65.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_65.2;
T_65.1 ;
    %mov 9, 41, 32; Return false value
T_65.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2746f50_0, 0, 9;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x2746ad0;
T_66 ;
    %wait E_0x2745170;
    %load/v 8, v0x2747aa0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2747ba0_0, 0, 8;
    %load/v 8, v0x2747880_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2747960_0, 0, 8;
    %load/v 8, v0x2747880_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27479e0_0, 0, 8;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x2746ad0;
T_67 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2747960_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2747ba0_0, 0, 0;
    %end;
    .thread T_67;
    .scope S_0x268f340;
T_68 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2745cd0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2745bb0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2744fb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27450f0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27451a0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2745050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2733120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2745240_0, 0, 0;
    %end;
    .thread T_68;
    .scope S_0x268f340;
T_69 ;
    %wait E_0x27068d0;
    %load/v 8, v0x27458a0_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x27458a0_0, 5;
    %load/v 14, v0x2745c30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x2745650_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_69.0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2745050_0, 0, 8;
    %jmp T_69.1;
T_69.0 ;
    %load/v 8, v0x27458a0_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x27458a0_0, 5;
    %load/v 14, v0x2745e80_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27456f0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_69.2, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2745050_0, 0, 8;
    %jmp T_69.3;
T_69.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2745050_0, 0, 0;
T_69.3 ;
T_69.1 ;
    %load/v 8, v0x2745920_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2745920_0, 5;
    %load/v 14, v0x2745c30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x2745650_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_69.4, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27451a0_0, 0, 8;
    %jmp T_69.5;
T_69.4 ;
    %load/v 8, v0x2745920_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2745920_0, 5;
    %load/v 14, v0x2745e80_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27456f0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_69.6, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27451a0_0, 0, 8;
    %jmp T_69.7;
T_69.6 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x27451a0_0, 0, 0;
T_69.7 ;
T_69.5 ;
    %load/v 8, v0x2745800_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2745800_0, 5;
    %load/v 14, v0x2745c30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x2745650_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2744fb0_0, 0, 8;
    %load/v 8, v0x2745a60_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2745a60_0, 5;
    %load/v 14, v0x2745c30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x2745650_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27450f0_0, 0, 8;
    %load/v 8, v0x2746770_0, 1;
    %load/v 9, v0x2746a50_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2745cd0_0, 0, 8;
    %load/v 8, v0x2746770_0, 1;
    %load/v 9, v0x2746a50_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2745bb0_0, 0, 8;
    %load/v 8, v0x2746770_0, 1;
    %load/v 9, v0x2746a50_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2733120_0, 0, 8;
    %load/v 8, v0x27459c0_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x27459c0_0, 5;
    %load/v 14, v0x2745e80_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27456f0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x27454b0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2745240_0, 0, 8;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x26ba0d0;
T_70 ;
    %set/v v0x2756f40_0, 0, 1;
    %end;
    .thread T_70;
    .scope S_0x26ba0d0;
T_71 ;
    %delay 10, 0;
    %load/v 8, v0x2756f40_0, 1;
    %inv 8, 1;
    %set/v v0x2756f40_0, 8, 1;
    %jmp T_71;
    .thread T_71;
    .scope S_0x26ba0d0;
T_72 ;
    %vpi_call 2 223 "$dumpfile", "pipeline_overview.vcd";
    %vpi_call 2 224 "$dumpvars", 1'sb0, S_0x26ba0d0;
    %end;
    .thread T_72;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "pipeline_overview.v";
    "src/fetch.v";
    "src/adder_four.v";
    "src/mux.v";
    "src/reg_f.v";
    "src/instruction_memory.v";
    "src/reg_d.v";
    "src/decode.v";
    "src/control.v";
    "src/registers.v";
    "src/sign_extend.v";
    "src/adder.v";
    "src/equals.v";
    "src/and_gate.v";
    "src/reg_e.v";
    "src/execute.v";
    "src/mux3.v";
    "src/alu.v";
    "src/reg_m.v";
    "src/memory.v";
    "src/data_memory.v";
    "src/reg_w.v";
    "src/writeback.v";
    "src/system_call.v";
    "src/hazard.v";
