
../repos/prog2/CMakeFiles/0.10.dir/Aula00_Conceitos_base/10.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <nova_tarefa>:
   0:	mov	ip, sp
   4:	sub	sp, sp, #24
   8:	str	ip, [sp, #4]
   c:	str	lr, [sp, #8]
  10:	str	r4, [sp, #16]
  14:	mov	r1, r0
  18:	ldr	r0, [pc, #52]	; 54 <nova_tarefa+0x54>
  1c:	add	r2, r1, #30
  20:	add	r3, r1, #60	; 0x3c
  24:	add	r4, r1, #64	; 0x40
  28:	str	r4, [sp]
  2c:	bl	0 <scanf>
  30:	cmp	r0, #4
  34:	beq	40 <nova_tarefa+0x40>
  38:	mov	r0, #0
  3c:	b	44 <nova_tarefa+0x44>
  40:	mov	r0, #1
  44:	ldr	r4, [sp, #16]
  48:	ldr	lr, [sp, #8]
  4c:	add	sp, sp, #24
  50:	bx	lr
  54:	.word	0x0000002b

00000058 <ler_tarefas>:
  58:	mov	ip, sp
  5c:	sub	sp, sp, #16
  60:	str	ip, [sp]
  64:	str	lr, [sp, #4]
  68:	str	r4, [sp, #8]
  6c:	str	r5, [sp, #12]
  70:	mov	r5, r0
  74:	mov	r4, #0
  78:	lsl	r1, r4, #6
  7c:	add	r3, r1, r4, lsl #2
  80:	add	r0, r5, r3
  84:	bl	0 <nova_tarefa>
  88:	cmp	r4, #100	; 0x64
  8c:	movlt	r2, #1
  90:	movge	r2, #0
  94:	mov	ip, #0
  98:	cmp	r0, #0
  9c:	movne	r0, r2
  a0:	moveq	r0, ip
  a4:	cmp	r0, #0
  a8:	beq	b4 <ler_tarefas+0x5c>
  ac:	add	r4, r4, #1
  b0:	b	78 <ler_tarefas+0x20>
  b4:	mov	r0, r4
  b8:	ldr	r4, [sp, #8]
  bc:	ldr	r5, [sp, #12]
  c0:	ldr	lr, [sp, #4]
  c4:	add	sp, sp, #16
  c8:	bx	lr

000000cc <lista_tarefas>:
  cc:	mov	ip, sp
  d0:	sub	sp, sp, #32
  d4:	str	ip, [sp, #4]
  d8:	str	lr, [sp, #8]
  dc:	str	r4, [sp, #16]
  e0:	str	r5, [sp, #20]
  e4:	str	r6, [sp, #24]
  e8:	mov	r4, r1
  ec:	mov	r5, r0
  f0:	mov	r6, #0
  f4:	cmp	r6, r4
  f8:	bge	12c <lista_tarefas+0x60>
  fc:	ldr	r0, [pc, #64]	; 144 <lista_tarefas+0x78>
 100:	lsl	r3, r6, #6
 104:	add	r2, r3, r6, lsl #2
 108:	add	r1, r5, r2
 10c:	add	r2, r1, #30
 110:	mov	ip, r1
 114:	ldr	r3, [ip, #60]	; 0x3c
 118:	ldr	ip, [ip, #64]	; 0x40
 11c:	str	ip, [sp]
 120:	bl	0 <printf>
 124:	add	r6, r6, #1
 128:	b	f4 <lista_tarefas+0x28>
 12c:	ldr	r4, [sp, #16]
 130:	ldr	r5, [sp, #20]
 134:	ldr	r6, [sp, #24]
 138:	ldr	lr, [sp, #8]
 13c:	add	sp, sp, #32
 140:	bx	lr
 144:	.word	0x0000001e

00000148 <analisa_tarefas>:
 148:	mov	ip, sp
 14c:	sub	sp, sp, #24
 150:	str	ip, [sp]
 154:	str	lr, [sp, #4]
 158:	str	r4, [sp, #8]
 15c:	str	r5, [sp, #12]
 160:	str	r6, [sp, #16]
 164:	str	r7, [sp, #20]
 168:	mov	r4, r2
 16c:	mov	r7, #0
 170:	mov	r5, #0
 174:	mov	r6, #0
 178:	cmp	r6, r1
 17c:	bge	1c0 <analisa_tarefas+0x78>
 180:	lsl	ip, r6, #6
 184:	add	r3, ip, r6, lsl #2
 188:	add	r2, r0, r3
 18c:	ldr	r3, [r2, #60]	; 0x3c
 190:	add	r7, r7, r3
 194:	cmp	r3, r5
 198:	ble	1b8 <analisa_tarefas+0x70>
 19c:	mov	r5, r3
 1a0:	mov	r3, r4
 1a4:	mov	lr, #17
 1a8:	ldr	ip, [r2], #4
 1ac:	subs	lr, lr, #1
 1b0:	str	ip, [r3], #4
 1b4:	bne	1a8 <analisa_tarefas+0x60>
 1b8:	add	r6, r6, #1
 1bc:	b	178 <analisa_tarefas+0x30>
 1c0:	vmov	s4, r7
 1c4:	vcvt.f32.s32	s4, s4
 1c8:	vmov	s2, r6
 1cc:	vcvt.f32.s32	s2, s2
 1d0:	vdiv.f32	s0, s4, s2
 1d4:	ldr	r4, [sp, #8]
 1d8:	ldr	r5, [sp, #12]
 1dc:	ldr	r6, [sp, #16]
 1e0:	ldr	r7, [sp, #20]
 1e4:	ldr	lr, [sp, #4]
 1e8:	add	sp, sp, #24
 1ec:	bx	lr

000001f0 <main>:
 1f0:	mov	ip, sp
 1f4:	sub	sp, sp, #744	; 0x2e8
 1f8:	sub	sp, sp, #6144	; 0x1800
 1fc:	str	ip, [sp]
 200:	str	lr, [sp, #4]
 204:	str	r4, [sp, #8]
 208:	add	r0, sp, #88	; 0x58
 20c:	bl	58 <ler_tarefas>
 210:	mov	r4, r0
 214:	add	r0, sp, #88	; 0x58
 218:	mov	r1, r4
 21c:	bl	cc <lista_tarefas>
 220:	ldr	r0, [pc, #72]	; 270 <main+0x80>
 224:	mov	r1, r4
 228:	bl	0 <printf>
 22c:	add	r0, sp, #88	; 0x58
 230:	add	r2, sp, #16
 234:	mov	r1, r4
 238:	bl	148 <analisa_tarefas>
 23c:	ldr	r0, [pc, #48]	; 274 <main+0x84>
 240:	vcvt.f64.f32	d2, s0
 244:	vmov	r2, r3, d2
 248:	bl	0 <printf>
 24c:	ldr	r0, [pc, #24]	; 26c <main+0x7c>
 250:	add	r1, sp, #16
 254:	bl	0 <printf>
 258:	mov	r0, #0
 25c:	ldr	r4, [sp, #8]
 260:	ldr	lr, [sp, #4]
 264:	ldr	sp, [sp]
 268:	bx	lr
 26c:	.word	0x00000037
 270:	.word	0x00000000
 274:	.word	0x0000004e
