# 3-Week summer workshop on Digital IC Design

## Course Content
<b>[Week-1. Introduction to Verilog HDL](https://github.com/dicdesign/workshop_may6th_25th_2024/tree/main/week1)</b><br>
-- Verilog language details<br>
-- Differences between simulation and synthesis<br>
-- Various modelling styles<br>
-- Modelling of combinational logic<br>
-- Modelling of sequential logic<br>
-- FSM design<br>
<b>Week-2. FPGA Design Approach</b><br>
-- Introduction to FPGA design flow<br>
-- Intel's Altera design tool<br>
-- AMD's Vivado design tool<br>
<b>Week-3. ASIC Design Approach</b><br>
-- Introduction to RTL-to-GDSII design flow<br>
-- ASIC design using open-source PDK<br>
-- ASIC design using open-source EDA tool OpenLane<br>


### ASIC EDA Tools Installation related script file. \[Tested on Ubuntu 22.04 LTS (Jammy Jellyfish)]

[Run this script in terminal for all ASIC EDA tools](https://github.com/dicdesign/asic_edatools/blob/main/asic_tools_set.sh)

### FPGA - Intel(formerly Altera) vs AMD(formerly Xilinx)

[Altera vs Xilinx](https://docs.google.com/presentation/d/1UjuVQYawC5oMuDx1xbk9JFqz_DkDWDaYbZRrK8cdNzs/edit?usp=sharing)

### FPGA Design flow vs ASIC Design flow
[Diffrences are here](https://docs.google.com/presentation/d/1EzmxAGp5TPo06JAFgg3ooUfq1WtbkcLWAxfCHvhAtz4/edit?usp=sharing)
