Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Fri Mar  6 02:00:18 2015
| Host         : ename running 64-bit Ubuntu 12.04.2 LTS
| Design       : or1200_flat
| Device       : 7vx690t-ffg1761
| Speed File   : -1  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.269ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 7.004ns (76.413%)  route 2.162ns (23.587%))
  Logic Levels:           20  (CARRY4=14 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 12.214 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.911    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X102Y283       net (fo=1, unset)            0.000    12.911    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.971    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X102Y284       net (fo=1, unset)            0.000    12.971    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.031    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X102Y285       net (fo=1, unset)            0.000    13.031    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X102Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.091    or1200_mult_mac/mul_prod_r_reg[59]_i_2/CO[3]
    SLICE_X102Y286       net (fo=1, unset)            0.000    13.091    or1200_mult_mac/n_0_mul_prod_r_reg[59]_i_2
    SLICE_X102Y286       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    13.272    or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[3]
    SLICE_X101Y288       net (fo=1, unset)            0.354    13.626    or1200_mult_mac/mul_prod__3[63]
    SLICE_X101Y288       LUT6 (Prop_lut6_I4_O)        0.142    13.768    or1200_mult_mac/mul_prod_r[63]_i_2/O
    SLICE_X101Y288       net (fo=1, routed)           0.000    13.768    or1200_mult_mac/n_0_mul_prod_r[63]_i_2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X101Y288       net (fo=683, unset)          1.282    12.214    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.499    
                         clock uncertainty           -0.035    12.463    
    SLICE_X101Y288       FDRE (Setup_fdre_C_D)        0.035    12.498    or1200_mult_mac/mul_prod_r_reg[63]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                 -1.269    

Slack (VIOLATED) :        -1.237ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 6.884ns (75.055%)  route 2.288ns (24.945%))
  Logic Levels:           18  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 12.214 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.911    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X102Y283       net (fo=1, unset)            0.000    12.911    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.971    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X102Y284       net (fo=1, unset)            0.000    12.971    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    13.152    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[3]
    SLICE_X100Y288       net (fo=1, unset)            0.480    13.632    or1200_mult_mac/mul_prod__3[55]
    SLICE_X100Y288       LUT6 (Prop_lut6_I4_O)        0.142    13.774    or1200_mult_mac/mul_prod_r[55]_i_1/O
    SLICE_X100Y288       net (fo=1, routed)           0.000    13.774    or1200_mult_mac/n_0_mul_prod_r[55]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X100Y288       net (fo=683, unset)          1.282    12.214    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.499    
                         clock uncertainty           -0.035    12.463    
    SLICE_X100Y288       FDRE (Setup_fdre_C_D)        0.073    12.536    or1200_mult_mac/mul_prod_r_reg[55]
  -------------------------------------------------------------------
                         required time                         12.536    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                                 -1.237    

Slack (VIOLATED) :        -1.218ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 6.988ns (76.388%)  route 2.160ns (23.612%))
  Logic Levels:           19  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 12.210 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.911    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X102Y283       net (fo=1, unset)            0.000    12.911    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.971    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X102Y284       net (fo=1, unset)            0.000    12.971    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.031    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X102Y285       net (fo=1, unset)            0.000    13.031    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X102Y285       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    13.243    or1200_mult_mac/mul_prod_r_reg[59]_i_2/O[1]
    SLICE_X102Y288       net (fo=1, unset)            0.352    13.595    or1200_mult_mac/mul_prod__3[57]
    SLICE_X102Y288       LUT6 (Prop_lut6_I4_O)        0.155    13.750    or1200_mult_mac/mul_prod_r[57]_i_1/O
    SLICE_X102Y288       net (fo=1, routed)           0.000    13.750    or1200_mult_mac/n_0_mul_prod_r[57]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X102Y288       net (fo=683, unset)          1.278    12.210    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.495    
                         clock uncertainty           -0.035    12.459    
    SLICE_X102Y288       FDRE (Setup_fdre_C_D)        0.072    12.531    or1200_mult_mac/mul_prod_r_reg[57]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -13.750    
  -------------------------------------------------------------------
                         slack                                 -1.218    

Slack (VIOLATED) :        -1.208ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 6.909ns (75.890%)  route 2.195ns (24.110%))
  Logic Levels:           19  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 12.214 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.911    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X102Y283       net (fo=1, unset)            0.000    12.911    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.971    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X102Y284       net (fo=1, unset)            0.000    12.971    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.031    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X102Y285       net (fo=1, unset)            0.000    13.031    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X102Y285       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.166    or1200_mult_mac/mul_prod_r_reg[59]_i_2/O[0]
    SLICE_X101Y288       net (fo=1, unset)            0.387    13.553    or1200_mult_mac/mul_prod__3[56]
    SLICE_X101Y288       LUT6 (Prop_lut6_I4_O)        0.153    13.706    or1200_mult_mac/mul_prod_r[56]_i_1/O
    SLICE_X101Y288       net (fo=1, routed)           0.000    13.706    or1200_mult_mac/n_0_mul_prod_r[56]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X101Y288       net (fo=683, unset)          1.282    12.214    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.499    
                         clock uncertainty           -0.035    12.463    
    SLICE_X101Y288       FDRE (Setup_fdre_C_D)        0.034    12.497    or1200_mult_mac/mul_prod_r_reg[56]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                         -13.706    
  -------------------------------------------------------------------
                         slack                                 -1.208    

Slack (VIOLATED) :        -1.186ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 6.970ns (76.467%)  route 2.145ns (23.533%))
  Logic Levels:           20  (CARRY4=14 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.209 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.911    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X102Y283       net (fo=1, unset)            0.000    12.911    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.971    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X102Y284       net (fo=1, unset)            0.000    12.971    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.031    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X102Y285       net (fo=1, unset)            0.000    13.031    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X102Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.091    or1200_mult_mac/mul_prod_r_reg[59]_i_2/CO[3]
    SLICE_X102Y286       net (fo=1, unset)            0.000    13.091    or1200_mult_mac/n_0_mul_prod_r_reg[59]_i_2
    SLICE_X102Y286       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    13.228    or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[2]
    SLICE_X102Y287       net (fo=1, unset)            0.337    13.565    or1200_mult_mac/mul_prod__3[62]
    SLICE_X102Y287       LUT6 (Prop_lut6_I4_O)        0.152    13.717    or1200_mult_mac/mul_prod_r[62]_i_1/O
    SLICE_X102Y287       net (fo=1, routed)           0.000    13.717    or1200_mult_mac/n_0_mul_prod_r[62]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X102Y287       net (fo=683, unset)          1.277    12.209    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.494    
                         clock uncertainty           -0.035    12.458    
    SLICE_X102Y287       FDRE (Setup_fdre_C_D)        0.072    12.530    or1200_mult_mac/mul_prod_r_reg[62]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                         -13.717    
  -------------------------------------------------------------------
                         slack                                 -1.186    

Slack (VIOLATED) :        -1.174ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.065ns  (logic 6.910ns (76.227%)  route 2.155ns (23.773%))
  Logic Levels:           19  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 12.208 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.911    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X102Y283       net (fo=1, unset)            0.000    12.911    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.971    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X102Y284       net (fo=1, unset)            0.000    12.971    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.031    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X102Y285       net (fo=1, unset)            0.000    13.031    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X102Y285       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    13.168    or1200_mult_mac/mul_prod_r_reg[59]_i_2/O[2]
    SLICE_X103Y286       net (fo=1, unset)            0.347    13.515    or1200_mult_mac/mul_prod__3[58]
    SLICE_X103Y286       LUT6 (Prop_lut6_I4_O)        0.152    13.667    or1200_mult_mac/mul_prod_r[58]_i_1/O
    SLICE_X103Y286       net (fo=1, routed)           0.000    13.667    or1200_mult_mac/n_0_mul_prod_r[58]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X103Y286       net (fo=683, unset)          1.276    12.208    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.493    
                         clock uncertainty           -0.035    12.457    
    SLICE_X103Y286       FDRE (Setup_fdre_C_D)        0.035    12.492    or1200_mult_mac/mul_prod_r_reg[58]
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                 -1.174    

Slack (VIOLATED) :        -1.168ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 7.048ns (77.485%)  route 2.048ns (22.515%))
  Logic Levels:           20  (CARRY4=14 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.209 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.911    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X102Y283       net (fo=1, unset)            0.000    12.911    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.971    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X102Y284       net (fo=1, unset)            0.000    12.971    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.031    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X102Y285       net (fo=1, unset)            0.000    13.031    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X102Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.091    or1200_mult_mac/mul_prod_r_reg[59]_i_2/CO[3]
    SLICE_X102Y286       net (fo=1, unset)            0.000    13.091    or1200_mult_mac/n_0_mul_prod_r_reg[59]_i_2
    SLICE_X102Y286       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    13.303    or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[1]
    SLICE_X102Y287       net (fo=1, unset)            0.240    13.543    or1200_mult_mac/mul_prod__3[61]
    SLICE_X102Y287       LUT6 (Prop_lut6_I4_O)        0.155    13.698    or1200_mult_mac/mul_prod_r[61]_i_1/O
    SLICE_X102Y287       net (fo=1, routed)           0.000    13.698    or1200_mult_mac/n_0_mul_prod_r[61]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X102Y287       net (fo=683, unset)          1.277    12.209    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.494    
                         clock uncertainty           -0.035    12.458    
    SLICE_X102Y287       FDRE (Setup_fdre_C_D)        0.071    12.529    or1200_mult_mac/mul_prod_r_reg[61]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -13.698    
  -------------------------------------------------------------------
                         slack                                 -1.168    

Slack (VIOLATED) :        -1.165ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 6.944ns (76.350%)  route 2.151ns (23.650%))
  Logic Levels:           19  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.209 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.911    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X102Y283       net (fo=1, unset)            0.000    12.911    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.971    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X102Y284       net (fo=1, unset)            0.000    12.971    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.031    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X102Y285       net (fo=1, unset)            0.000    13.031    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X102Y285       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    13.212    or1200_mult_mac/mul_prod_r_reg[59]_i_2/O[3]
    SLICE_X102Y287       net (fo=1, unset)            0.343    13.555    or1200_mult_mac/mul_prod__3[59]
    SLICE_X102Y287       LUT6 (Prop_lut6_I4_O)        0.142    13.697    or1200_mult_mac/mul_prod_r[59]_i_1/O
    SLICE_X102Y287       net (fo=1, routed)           0.000    13.697    or1200_mult_mac/n_0_mul_prod_r[59]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X102Y287       net (fo=683, unset)          1.277    12.209    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.494    
                         clock uncertainty           -0.035    12.458    
    SLICE_X102Y287       FDRE (Setup_fdre_C_D)        0.073    12.531    or1200_mult_mac/mul_prod_r_reg[59]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -13.697    
  -------------------------------------------------------------------
                         slack                                 -1.165    

Slack (VIOLATED) :        -1.164ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.094ns  (logic 6.928ns (76.182%)  route 2.166ns (23.818%))
  Logic Levels:           18  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.209 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.911    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X102Y283       net (fo=1, unset)            0.000    12.911    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.971    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X102Y284       net (fo=1, unset)            0.000    12.971    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    13.183    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[1]
    SLICE_X102Y287       net (fo=1, unset)            0.358    13.541    or1200_mult_mac/mul_prod__3[53]
    SLICE_X102Y287       LUT6 (Prop_lut6_I4_O)        0.155    13.696    or1200_mult_mac/mul_prod_r[53]_i_1/O
    SLICE_X102Y287       net (fo=1, routed)           0.000    13.696    or1200_mult_mac/n_0_mul_prod_r[53]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X102Y287       net (fo=683, unset)          1.277    12.209    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.494    
                         clock uncertainty           -0.035    12.458    
    SLICE_X102Y287       FDRE (Setup_fdre_C_D)        0.073    12.531    or1200_mult_mac/mul_prod_r_reg[53]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                 -1.164    

Slack (VIOLATED) :        -1.158ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 6.850ns (75.699%)  route 2.199ns (24.301%))
  Logic Levels:           18  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 12.208 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.911    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X102Y283       net (fo=1, unset)            0.000    12.911    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.971    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X102Y284       net (fo=1, unset)            0.000    12.971    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    13.108    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[2]
    SLICE_X103Y286       net (fo=1, unset)            0.391    13.499    or1200_mult_mac/mul_prod__3[54]
    SLICE_X103Y286       LUT6 (Prop_lut6_I4_O)        0.152    13.651    or1200_mult_mac/mul_prod_r[54]_i_1/O
    SLICE_X103Y286       net (fo=1, routed)           0.000    13.651    or1200_mult_mac/n_0_mul_prod_r[54]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X103Y286       net (fo=683, unset)          1.276    12.208    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.493    
                         clock uncertainty           -0.035    12.457    
    SLICE_X103Y286       FDRE (Setup_fdre_C_D)        0.035    12.492    or1200_mult_mac/mul_prod_r_reg[54]
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                         -13.651    
  -------------------------------------------------------------------
                         slack                                 -1.158    

Slack (VIOLATED) :        -1.157ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 6.808ns (74.928%)  route 2.278ns (25.072%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 12.210 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    13.063    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[1]
    SLICE_X102Y288       net (fo=1, unset)            0.470    13.533    or1200_mult_mac/mul_prod__3[45]
    SLICE_X102Y288       LUT6 (Prop_lut6_I4_O)        0.155    13.688    or1200_mult_mac/mul_prod_r[45]_i_1/O
    SLICE_X102Y288       net (fo=1, routed)           0.000    13.688    or1200_mult_mac/n_0_mul_prod_r[45]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X102Y288       net (fo=683, unset)          1.278    12.210    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.495    
                         clock uncertainty           -0.035    12.459    
    SLICE_X102Y288       FDRE (Setup_fdre_C_D)        0.071    12.530    or1200_mult_mac/mul_prod_r_reg[45]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                         -13.688    
  -------------------------------------------------------------------
                         slack                                 -1.157    

Slack (VIOLATED) :        -1.156ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 6.824ns (75.437%)  route 2.222ns (24.563%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 12.208 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.911    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X102Y283       net (fo=1, unset)            0.000    12.911    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    13.092    or1200_mult_mac/mul_prod_r_reg[51]_i_2/O[3]
    SLICE_X103Y286       net (fo=1, unset)            0.414    13.506    or1200_mult_mac/mul_prod__3[51]
    SLICE_X103Y286       LUT6 (Prop_lut6_I4_O)        0.142    13.648    or1200_mult_mac/mul_prod_r[51]_i_1/O
    SLICE_X103Y286       net (fo=1, routed)           0.000    13.648    or1200_mult_mac/n_0_mul_prod_r[51]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X103Y286       net (fo=683, unset)          1.276    12.208    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.493    
                         clock uncertainty           -0.035    12.457    
    SLICE_X103Y286       FDRE (Setup_fdre_C_D)        0.034    12.491    or1200_mult_mac/mul_prod_r_reg[51]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                 -1.156    

Slack (VIOLATED) :        -1.153ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 6.729ns (74.403%)  route 2.315ns (25.597%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 12.208 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    12.986    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[0]
    SLICE_X103Y286       net (fo=1, unset)            0.507    13.493    or1200_mult_mac/mul_prod__3[44]
    SLICE_X103Y286       LUT6 (Prop_lut6_I4_O)        0.153    13.646    or1200_mult_mac/mul_prod_r[44]_i_1/O
    SLICE_X103Y286       net (fo=1, routed)           0.000    13.646    or1200_mult_mac/n_0_mul_prod_r[44]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X103Y286       net (fo=683, unset)          1.276    12.208    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.493    
                         clock uncertainty           -0.035    12.457    
    SLICE_X103Y286       FDRE (Setup_fdre_C_D)        0.035    12.492    or1200_mult_mac/mul_prod_r_reg[44]
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                         -13.646    
  -------------------------------------------------------------------
                         slack                                 -1.153    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.041ns  (logic 6.764ns (74.815%)  route 2.277ns (25.185%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 12.210 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    13.032    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[3]
    SLICE_X102Y288       net (fo=1, unset)            0.469    13.501    or1200_mult_mac/mul_prod__3[47]
    SLICE_X102Y288       LUT6 (Prop_lut6_I4_O)        0.142    13.643    or1200_mult_mac/mul_prod_r[47]_i_1/O
    SLICE_X102Y288       net (fo=1, routed)           0.000    13.643    or1200_mult_mac/n_0_mul_prod_r[47]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X102Y288       net (fo=683, unset)          1.278    12.210    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.495    
                         clock uncertainty           -0.035    12.459    
    SLICE_X102Y288       FDRE (Setup_fdre_C_D)        0.073    12.532    or1200_mult_mac/mul_prod_r_reg[47]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.032ns  (logic 6.969ns (77.159%)  route 2.063ns (22.841%))
  Logic Levels:           20  (CARRY4=14 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 12.210 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.911    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X102Y283       net (fo=1, unset)            0.000    12.911    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.971    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X102Y284       net (fo=1, unset)            0.000    12.971    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.031    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X102Y285       net (fo=1, unset)            0.000    13.031    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X102Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.091    or1200_mult_mac/mul_prod_r_reg[59]_i_2/CO[3]
    SLICE_X102Y286       net (fo=1, unset)            0.000    13.091    or1200_mult_mac/n_0_mul_prod_r_reg[59]_i_2
    SLICE_X102Y286       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.226    or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[0]
    SLICE_X102Y288       net (fo=1, unset)            0.255    13.481    or1200_mult_mac/mul_prod__3[60]
    SLICE_X102Y288       LUT6 (Prop_lut6_I4_O)        0.153    13.634    or1200_mult_mac/mul_prod_r[60]_i_1/O
    SLICE_X102Y288       net (fo=1, routed)           0.000    13.634    or1200_mult_mac/n_0_mul_prod_r[60]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X102Y288       net (fo=683, unset)          1.278    12.210    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.495    
                         clock uncertainty           -0.035    12.459    
    SLICE_X102Y288       FDRE (Setup_fdre_C_D)        0.073    12.532    or1200_mult_mac/mul_prod_r_reg[60]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -13.634    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (VIOLATED) :        -1.100ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 6.704ns (74.258%)  route 2.324ns (25.742%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 12.207 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    12.972    or1200_mult_mac/mul_prod_r_reg[43]_i_2/O[3]
    SLICE_X98Y280        net (fo=1, unset)            0.516    13.488    or1200_mult_mac/mul_prod__3[43]
    SLICE_X98Y280        LUT6 (Prop_lut6_I4_O)        0.142    13.630    or1200_mult_mac/mul_prod_r[43]_i_1/O
    SLICE_X98Y280        net (fo=1, routed)           0.000    13.630    or1200_mult_mac/n_0_mul_prod_r[43]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X98Y280        net (fo=683, unset)          1.275    12.207    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.492    
                         clock uncertainty           -0.035    12.456    
    SLICE_X98Y280        FDRE (Setup_fdre_C_D)        0.073    12.529    or1200_mult_mac/mul_prod_r_reg[43]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -13.630    
  -------------------------------------------------------------------
                         slack                                 -1.100    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 6.790ns (75.244%)  route 2.234ns (24.756%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 12.210 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.911    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X102Y283       net (fo=1, unset)            0.000    12.911    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    13.048    or1200_mult_mac/mul_prod_r_reg[51]_i_2/O[2]
    SLICE_X98Y283        net (fo=1, unset)            0.426    13.474    or1200_mult_mac/mul_prod__3[50]
    SLICE_X98Y283        LUT6 (Prop_lut6_I4_O)        0.152    13.626    or1200_mult_mac/mul_prod_r[50]_i_1/O
    SLICE_X98Y283        net (fo=1, routed)           0.000    13.626    or1200_mult_mac/n_0_mul_prod_r[50]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X98Y283        net (fo=683, unset)          1.278    12.210    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.495    
                         clock uncertainty           -0.035    12.459    
    SLICE_X98Y283        FDRE (Setup_fdre_C_D)        0.072    12.531    or1200_mult_mac/mul_prod_r_reg[50]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.092ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 6.849ns (75.923%)  route 2.172ns (24.077%))
  Logic Levels:           18  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 12.210 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.911    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X102Y283       net (fo=1, unset)            0.000    12.911    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.971    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X102Y284       net (fo=1, unset)            0.000    12.971    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.106    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[0]
    SLICE_X100Y283       net (fo=1, unset)            0.364    13.470    or1200_mult_mac/mul_prod__3[52]
    SLICE_X100Y283       LUT6 (Prop_lut6_I4_O)        0.153    13.623    or1200_mult_mac/mul_prod_r[52]_i_1/O
    SLICE_X100Y283       net (fo=1, routed)           0.000    13.623    or1200_mult_mac/n_0_mul_prod_r[52]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X100Y283       net (fo=683, unset)          1.278    12.210    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.495    
                         clock uncertainty           -0.035    12.459    
    SLICE_X100Y283       FDRE (Setup_fdre_C_D)        0.071    12.530    or1200_mult_mac/mul_prod_r_reg[52]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                         -13.623    
  -------------------------------------------------------------------
                         slack                                 -1.092    

Slack (VIOLATED) :        -1.077ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.007ns  (logic 6.789ns (75.375%)  route 2.218ns (24.625%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 12.210 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.911    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X102Y283       net (fo=1, unset)            0.000    12.911    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.046    or1200_mult_mac/mul_prod_r_reg[51]_i_2/O[0]
    SLICE_X100Y283       net (fo=1, unset)            0.410    13.456    or1200_mult_mac/mul_prod__3[48]
    SLICE_X100Y283       LUT6 (Prop_lut6_I4_O)        0.153    13.609    or1200_mult_mac/mul_prod_r[48]_i_1/O
    SLICE_X100Y283       net (fo=1, routed)           0.000    13.609    or1200_mult_mac/n_0_mul_prod_r[48]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X100Y283       net (fo=683, unset)          1.278    12.210    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.495    
                         clock uncertainty           -0.035    12.459    
    SLICE_X100Y283       FDRE (Setup_fdre_C_D)        0.072    12.531    or1200_mult_mac/mul_prod_r_reg[48]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -13.609    
  -------------------------------------------------------------------
                         slack                                 -1.077    

Slack (VIOLATED) :        -1.069ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 6.868ns (76.320%)  route 2.131ns (23.680%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 12.211 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.911    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X102Y283       net (fo=1, unset)            0.000    12.911    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    13.123    or1200_mult_mac/mul_prod_r_reg[51]_i_2/O[1]
    SLICE_X100Y284       net (fo=1, unset)            0.323    13.446    or1200_mult_mac/mul_prod__3[49]
    SLICE_X100Y284       LUT6 (Prop_lut6_I4_O)        0.155    13.601    or1200_mult_mac/mul_prod_r[49]_i_1/O
    SLICE_X100Y284       net (fo=1, routed)           0.000    13.601    or1200_mult_mac/n_0_mul_prod_r[49]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X100Y284       net (fo=683, unset)          1.279    12.211    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.496    
                         clock uncertainty           -0.035    12.460    
    SLICE_X100Y284       FDRE (Setup_fdre_C_D)        0.071    12.531    or1200_mult_mac/mul_prod_r_reg[49]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                 -1.069    

Slack (VIOLATED) :        -1.069ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        8.987ns  (logic 6.748ns (75.086%)  route 2.239ns (24.914%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 12.199 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    13.003    or1200_mult_mac/mul_prod_r_reg[43]_i_2/O[1]
    SLICE_X104Y279       net (fo=1, unset)            0.431    13.434    or1200_mult_mac/mul_prod__3[41]
    SLICE_X104Y279       LUT6 (Prop_lut6_I4_O)        0.155    13.589    or1200_mult_mac/mul_prod_r[41]_i_1/O
    SLICE_X104Y279       net (fo=1, routed)           0.000    13.589    or1200_mult_mac/n_0_mul_prod_r[41]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X104Y279       net (fo=683, unset)          1.267    12.199    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.484    
                         clock uncertainty           -0.035    12.448    
    SLICE_X104Y279       FDRE (Setup_fdre_C_D)        0.071    12.519    or1200_mult_mac/mul_prod_r_reg[41]
  -------------------------------------------------------------------
                         required time                         12.519    
                         arrival time                         -13.589    
  -------------------------------------------------------------------
                         slack                                 -1.069    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        8.953ns  (logic 6.584ns (73.540%)  route 2.369ns (26.460%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 12.197 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    12.852    or1200_mult_mac/mul_prod_r_reg[35]_i_2/O[3]
    SLICE_X102Y274       net (fo=1, unset)            0.561    13.413    or1200_mult_mac/mul_prod__3[35]
    SLICE_X102Y274       LUT6 (Prop_lut6_I4_O)        0.142    13.555    or1200_mult_mac/mul_prod_r[35]_i_1/O
    SLICE_X102Y274       net (fo=1, routed)           0.000    13.555    or1200_mult_mac/n_0_mul_prod_r[35]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X102Y274       net (fo=683, unset)          1.265    12.197    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.482    
                         clock uncertainty           -0.035    12.446    
    SLICE_X102Y274       FDRE (Setup_fdre_C_D)        0.073    12.519    or1200_mult_mac/mul_prod_r_reg[35]
  -------------------------------------------------------------------
                         required time                         12.519    
                         arrival time                         -13.555    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -1.034ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 6.730ns (75.078%)  route 2.234ns (24.922%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 12.210 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.851    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X102Y282       net (fo=1, unset)            0.000    12.851    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    12.988    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[2]
    SLICE_X98Y282        net (fo=1, unset)            0.426    13.414    or1200_mult_mac/mul_prod__3[46]
    SLICE_X98Y282        LUT6 (Prop_lut6_I4_O)        0.152    13.566    or1200_mult_mac/mul_prod_r[46]_i_1/O
    SLICE_X98Y282        net (fo=1, routed)           0.000    13.566    or1200_mult_mac/n_0_mul_prod_r[46]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X98Y282        net (fo=683, unset)          1.278    12.210    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.495    
                         clock uncertainty           -0.035    12.459    
    SLICE_X98Y282        FDRE (Setup_fdre_C_D)        0.072    12.531    or1200_mult_mac/mul_prod_r_reg[46]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -13.566    
  -------------------------------------------------------------------
                         slack                                 -1.034    

Slack (VIOLATED) :        -1.033ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 6.688ns (75.036%)  route 2.225ns (24.964%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 12.197 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    12.943    or1200_mult_mac/mul_prod_r_reg[39]_i_2/O[1]
    SLICE_X105Y277       net (fo=1, unset)            0.417    13.360    or1200_mult_mac/mul_prod__3[37]
    SLICE_X105Y277       LUT6 (Prop_lut6_I4_O)        0.155    13.515    or1200_mult_mac/mul_prod_r[37]_i_1/O
    SLICE_X105Y277       net (fo=1, routed)           0.000    13.515    or1200_mult_mac/n_0_mul_prod_r[37]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X105Y277       net (fo=683, unset)          1.265    12.197    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.482    
                         clock uncertainty           -0.035    12.446    
    SLICE_X105Y277       FDRE (Setup_fdre_C_D)        0.035    12.481    or1200_mult_mac/mul_prod_r_reg[37]
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                 -1.033    

Slack (VIOLATED) :        -1.029ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        8.909ns  (logic 6.550ns (73.521%)  route 2.359ns (26.479%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 12.197 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    12.808    or1200_mult_mac/mul_prod_r_reg[35]_i_2/O[2]
    SLICE_X103Y274       net (fo=1, unset)            0.551    13.359    or1200_mult_mac/mul_prod__3[34]
    SLICE_X103Y274       LUT6 (Prop_lut6_I4_O)        0.152    13.511    or1200_mult_mac/mul_prod_r[34]_i_1/O
    SLICE_X103Y274       net (fo=1, routed)           0.000    13.511    or1200_mult_mac/n_0_mul_prod_r[34]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X103Y274       net (fo=683, unset)          1.265    12.197    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.482    
                         clock uncertainty           -0.035    12.446    
    SLICE_X103Y274       FDRE (Setup_fdre_C_D)        0.035    12.481    or1200_mult_mac/mul_prod_r_reg[34]
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -13.511    
  -------------------------------------------------------------------
                         slack                                 -1.029    

Slack (VIOLATED) :        -1.019ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 6.549ns (73.601%)  route 2.349ns (26.399%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 12.197 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    12.806    or1200_mult_mac/mul_prod_r_reg[35]_i_2/O[0]
    SLICE_X103Y275       net (fo=1, unset)            0.541    13.347    or1200_mult_mac/mul_prod__3[32]
    SLICE_X103Y275       LUT5 (Prop_lut5_I3_O)        0.153    13.500    or1200_mult_mac/mul_prod_r[32]_i_1/O
    SLICE_X103Y275       net (fo=1, routed)           0.000    13.500    or1200_mult_mac/n_0_mul_prod_r[32]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X103Y275       net (fo=683, unset)          1.265    12.197    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.482    
                         clock uncertainty           -0.035    12.446    
    SLICE_X103Y275       FDRE (Setup_fdre_C_D)        0.034    12.480    or1200_mult_mac/mul_prod_r_reg[32]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                 -1.019    

Slack (VIOLATED) :        -0.999ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 6.568ns (73.665%)  route 2.348ns (26.335%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 12.197 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    12.823    or1200_mult_mac/mul_prod_r_reg[31]_i_2/O[1]
    SLICE_X102Y274       net (fo=1, unset)            0.540    13.363    or1200_mult_mac/mul_prod__3[29]
    SLICE_X102Y274       LUT5 (Prop_lut5_I3_O)        0.155    13.518    or1200_mult_mac/mul_prod_r[29]_i_1/O
    SLICE_X102Y274       net (fo=1, routed)           0.000    13.518    or1200_mult_mac/n_0_mul_prod_r[29]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X102Y274       net (fo=683, unset)          1.265    12.197    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.482    
                         clock uncertainty           -0.035    12.446    
    SLICE_X102Y274       FDRE (Setup_fdre_C_D)        0.072    12.518    or1200_mult_mac/mul_prod_r_reg[29]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                         -13.518    
  -------------------------------------------------------------------
                         slack                                 -0.999    

Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 6.669ns (74.874%)  route 2.238ns (25.126%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 12.199 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    12.926    or1200_mult_mac/mul_prod_r_reg[43]_i_2/O[0]
    SLICE_X104Y279       net (fo=1, unset)            0.430    13.356    or1200_mult_mac/mul_prod__3[40]
    SLICE_X104Y279       LUT6 (Prop_lut6_I4_O)        0.153    13.509    or1200_mult_mac/mul_prod_r[40]_i_1/O
    SLICE_X104Y279       net (fo=1, routed)           0.000    13.509    or1200_mult_mac/n_0_mul_prod_r[40]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X104Y279       net (fo=683, unset)          1.267    12.199    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.484    
                         clock uncertainty           -0.035    12.448    
    SLICE_X104Y279       FDRE (Setup_fdre_C_D)        0.073    12.521    or1200_mult_mac/mul_prod_r_reg[40]
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -13.509    
  -------------------------------------------------------------------
                         slack                                 -0.987    

Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 6.670ns (75.003%)  route 2.223ns (24.997%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 12.199 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.671    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
    SLICE_X102Y279       net (fo=1, unset)            0.000    12.671    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.731    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X102Y280       net (fo=1, unset)            0.000    12.731    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.791    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X102Y281       net (fo=1, unset)            0.000    12.791    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    12.928    or1200_mult_mac/mul_prod_r_reg[43]_i_2/O[2]
    SLICE_X104Y279       net (fo=1, unset)            0.415    13.343    or1200_mult_mac/mul_prod__3[42]
    SLICE_X104Y279       LUT6 (Prop_lut6_I4_O)        0.152    13.495    or1200_mult_mac/mul_prod_r[42]_i_1/O
    SLICE_X104Y279       net (fo=1, routed)           0.000    13.495    or1200_mult_mac/n_0_mul_prod_r[42]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X104Y279       net (fo=683, unset)          1.267    12.199    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.484    
                         clock uncertainty           -0.035    12.448    
    SLICE_X104Y279       FDRE (Setup_fdre_C_D)        0.073    12.521    or1200_mult_mac/mul_prod_r_reg[42]
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.962ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 6.524ns (73.784%)  route 2.318ns (26.216%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 12.197 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AE39                                              0.000     0.000    clk
    AE39                 net (fo=0)                   0.000     0.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.293     3.097    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.217    clk_IBUF_BUFG_inst/O
    SLICE_X103Y277       net (fo=683, unset)          1.385     4.602    or1200_operandmuxes/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y277       FDRE (Prop_fdre_C_Q)         0.269     4.871    or1200_operandmuxes/operand_a_reg[5]/Q
    SLICE_X103Y279       net (fo=24, unset)           0.335     5.206    or1200_operandmuxes/O4[5]
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.259    or1200_operandmuxes/mul_prod_i_32__0/O
    SLICE_X103Y279       net (fo=1, routed)           0.000     5.259    or1200_operandmuxes/n_0_mul_prod_i_32__0
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.583    or1200_operandmuxes/mul_prod_i_20__0/CO[3]
    SLICE_X103Y280       net (fo=1, unset)            0.000     5.583    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.796    or1200_operandmuxes/mul_prod_i_19__0/O[1]
    SLICE_X104Y276       net (fo=1, unset)            0.535     6.331    or1200_ctrl/x0[9]
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.483    or1200_ctrl/mul_prod_i_8/O
    DSP48_X6Y110         net (fo=3, unset)            0.385     6.868    or1200_mult_mac/x[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.289    or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
    DSP48_X6Y111         net (fo=1, unset)            0.000    10.289    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286    11.575    or1200_mult_mac/mul_prod__2/mul_prod/P[0]
    SLICE_X102Y275       net (fo=2, unset)            0.553    12.128    or1200_mult_mac/n_105_mul_prod__2/mul_prod
    SLICE_X102Y275       LUT2 (Prop_lut2_I0_O)        0.053    12.181    or1200_mult_mac/mul_prod_r[19]_i_5/O
    SLICE_X102Y275       net (fo=1, routed)           0.000    12.181    or1200_mult_mac/n_0_mul_prod_r[19]_i_5
    SLICE_X102Y275       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.491    or1200_mult_mac/mul_prod_r_reg[19]_i_2/CO[3]
    SLICE_X102Y276       net (fo=1, unset)            0.000    12.491    or1200_mult_mac/n_0_mul_prod_r_reg[19]_i_2
    SLICE_X102Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.551    or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
    SLICE_X102Y277       net (fo=1, unset)            0.000    12.551    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.611    or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
    SLICE_X102Y278       net (fo=1, unset)            0.000    12.611    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    12.792    or1200_mult_mac/mul_prod_r_reg[31]_i_2/O[3]
    SLICE_X103Y274       net (fo=1, unset)            0.510    13.302    or1200_mult_mac/mul_prod__3[31]
    SLICE_X103Y274       LUT5 (Prop_lut5_I3_O)        0.142    13.444    or1200_mult_mac/mul_prod_r[31]_i_1/O
    SLICE_X103Y274       net (fo=1, routed)           0.000    13.444    or1200_mult_mac/n_0_mul_prod_r[31]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000    
    AE39                                              0.000     8.000    clk
    AE39                 net (fo=0)                   0.000     8.000    clk
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932    clk_IBUF_BUFG_inst/O
    SLICE_X103Y274       net (fo=683, unset)          1.265    12.197    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism              0.285    12.482    
                         clock uncertainty           -0.035    12.446    
    SLICE_X103Y274       FDRE (Setup_fdre_C_D)        0.035    12.481    or1200_mult_mac/mul_prod_r_reg[31]
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -13.444    
  -------------------------------------------------------------------
                         slack                                 -0.962    




