# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
# File: C:\intelFPGA_lite\17.0\Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master\verilog\imp\cam_proj_de0_cv.csv
# Generated on: Mon Nov 11 20:00:52 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
clk50,Unknown,PIN_H13,7A,B7A_N0,,,,,,,,,,,,,,
sdram_clk,Unknown,PIN_AB11,3B,B3B_N0,,,,,,,,,,,,,,
tft_cs,Unknown,PIN_H15,7A,B7A_N0,,,,,,,,,,,,,,
tft_dc,Unknown,PIN_B12,7A,B7A_N0,,,,,,,,,,,,,,
tft_reset,Unknown,PIN_A13,7A,B7A_N0,,,,,,,,,,,,,,
tft_sck,Unknown,PIN_B13,7A,B7A_N0,,,,,,,,,,,,,,
tft_sdi,Unknown,PIN_C13,7A,B7A_N0,,,,,,,,,,,,,,
tft_sdo,Unknown,PIN_D13,7A,B7A_N0,,,,,,,,,,,,,,
sd_addr[11],Unknown,PIN_P6,3A,B3A_N0,,,,,,,,,,,,,,
sd_addr[10],Unknown,PIN_U8,3A,B3A_N0,,,,,,,,,,,,,,
sd_addr[9],Unknown,PIN_R5,3A,B3A_N0,,,,,,,,,,,,,,
sd_addr[8],Unknown,PIN_P8,3B,B3B_N0,,,,,,,,,,,,,,
sd_addr[6],Unknown,PIN_P12,3B,B3B_N0,,,,,,,,,,,,,,
sd_addr[7],Unknown,PIN_P7,3A,B3A_N0,,,,,,,,,,,,,,
sd_addr[5],Unknown,PIN_AB10,3B,B3B_N0,,,,,,,,,,,,,,
sd_addr[4],Unknown,PIN_N6,3A,B3A_N0,,,,,,,,,,,,,,
sd_addr[3],Unknown,PIN_Y10,3B,B3B_N0,,,,,,,,,,,,,,
sd_addr[2],Unknown,PIN_U11,3B,B3B_N0,,,,,,,,,,,,,,
sd_addr[1],Unknown,PIN_T8,3A,B3A_N0,,,,,,,,,,,,,,
sd_addr[0],Unknown,PIN_W8,3A,B3A_N0,,,,,,,,,,,,,,
sd_data[15],Unknown,PIN_T9,3B,B3B_N0,,,,,,,,,,,,,,
sd_data[14],Unknown,PIN_U10,3B,B3B_N0,,,,,,,,,,,,,,
sd_data[13],Unknown,PIN_V9,3B,B3B_N0,,,,,,,,,,,,,,
sd_data[12],Unknown,PIN_V10,3B,B3B_N0,,,,,,,,,,,,,,
sd_data[11],Unknown,PIN_AA7,3B,B3B_N0,,,,,,,,,,,,,,
sd_data[10],Unknown,PIN_AA8,3B,B3B_N0,,,,,,,,,,,,,,
sd_data[9],Unknown,PIN_AB8,3B,B3B_N0,,,,,,,,,,,,,,
sd_data[8],Unknown,PIN_AA9,3B,B3B_N0,,,,,,,,,,,,,,
sd_data[7],Unknown,PIN_AA12,3B,B3B_N0,,,,,,,,,,,,,,
sd_data[6],Unknown,PIN_R12,3B,B3B_N0,,,,,,,,,,,,,,
sd_data[5],Unknown,PIN_R11,3B,B3B_N0,,,,,,,,,,,,,,
sd_data[4],Unknown,PIN_R10,3B,B3B_N0,,,,,,,,,,,,,,
sd_data[3],Unknown,PIN_Y11,3B,B3B_N0,,,,,,,,,,,,,,
sd_data[2],Unknown,PIN_R9,3B,B3B_N0,,,,,,,,,,,,,,
sd_data[1],Unknown,PIN_T10,3B,B3B_N0,,,,,,,,,,,,,,
sd_data[0],Unknown,PIN_Y9,3B,B3B_N0,,,,,,,,,,,,,,
ba[1],Unknown,PIN_AB7,3B,B3B_N0,,,,,,,,,,,,,,
ba[0],Unknown,PIN_T7,3A,B3A_N0,,,,,,,,,,,,,,
dqm[1],Unknown,PIN_N8,3B,B3B_N0,,,,,,,,,,,,,,
dqm[0],Unknown,PIN_U12,3B,B3B_N0,,,,,,,,,,,,,,
ras_n,Unknown,PIN_AB6,3B,B3B_N0,,,,,,,,,,,,,,
we_n,Unknown,PIN_AB5,3B,B3B_N0,,,,,,,,,,,,,,
cas_n,Unknown,PIN_V6,3A,B3A_N0,,,,,,,,,,,,,,
Cke,Unknown,PIN_R6,3A,B3A_N0,,,,,,,,,,,,,,
cs_n,Unknown,PIN_U6,3A,B3A_N0,,,,,,,,,,,,,,
data_cam[7],Unknown,PIN_K20,7A,B7A_N0,,,,,,,,,,,,,,
data_cam[6],Unknown,PIN_K21,5B,B5B_N0,,,,,,,,,,,,,,
data_cam[5],Unknown,PIN_K22,5B,B5B_N0,,,,,,,,,,,,,,
data_cam[4],Unknown,PIN_M20,5B,B5B_N0,,,,,,,,,,,,,,
data_cam[3],Unknown,PIN_M21,5B,B5B_N0,,,,,,,,,,,,,,
data_cam[2],Unknown,PIN_N21,5B,B5B_N0,,,,,,,,,,,,,,
data_cam[1],Unknown,PIN_R22,5A,B5A_N0,,,,,,,,,,,,,,
data_cam[0],Unknown,PIN_R21,5A,B5A_N0,,,,,,,,,,,,,,
HREF_cam,Unknown,PIN_N16,5B,B5B_N0,,,,,,,,,,,,,,
PCLK_cam,Unknown,PIN_B16,7A,B7A_N0,,,,,,,,,,,,,,
VSYNC_cam,Unknown,PIN_M16,5B,B5B_N0,,,,,,,,,,,,,,
XCLK_cam,Unknown,PIN_C16,7A,B7A_N0,,,,,,,,,,,,,,
on_off_cam,Unknown,PIN_T22,5A,B5A_N0,,,,,,,,,,,,,,
res_cam,Unknown,PIN_N19,5B,B5B_N0,,,,,,,,,,,,,,
sioc,Unknown,PIN_H16,7A,B7A_N0,,,,,,,,,,,,,,
siod,Unknown,PIN_A12,7A,B7A_N0,,,,,,,,,,,,,,
rst,Unknown,PIN_U7,3A,B3A_N0,,,,,,,,,,,,,,
LED[7],Unknown,PIN_U1,2A,B2A_N0,,,,,,,,,,,,,,
LED[6],Unknown,PIN_U2,2A,B2A_N0,,,,,,,,,,,,,,
LED[5],Unknown,PIN_N1,2A,B2A_N0,,,,,,,,,,,,,,
LED[4],Unknown,PIN_N2,2A,B2A_N0,,,,,,,,,,,,,,
LED[3],Unknown,PIN_Y3,2A,B2A_N0,,,,,,,,,,,,,,
LED[2],Unknown,PIN_W2,2A,B2A_N0,,,,,,,,,,,,,,
LED[1],Unknown,PIN_AA1,2A,B2A_N0,,,,,,,,,,,,,,
LED[0],Unknown,PIN_AA2,2A,B2A_N0,,,,,,,,,,,,,,
b[4],Unknown,PIN_D17,7A,B7A_N0,,,,,,,,,,,,,,
g[5],Unknown,PIN_N20,5B,B5B_N0,,,,,,,,,,,,,,
r[4],Unknown,PIN_M22,5B,B5B_N0,,,,,,,,,,,,,,
start_gray_kn,Unknown,PIN_W9,3A,B3A_N0,,,,,,,,,,,,,,
