# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Documents/Elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/Elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_halfadder.all_2a9f30afe01faed90d95ca9cf2cee2354e984c4c/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_halfadder(tb) -L vunit_lib -L lib -g/tb_halfadder/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/Elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_halfadder.all_2a9f30afe01faed90d95ca9cf2cee2354e984c4c/,tb path : /home/borg/Documents/Elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : true" 
# Start time: 14:27:49 on Sep 16,2021
# ** Warning: Design size of 21394 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 14:27:49 on Sep 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/borg/Documents/Elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/Elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_alu.all_776e1fb2296393bd00b7230172cd9214b3490146/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_alu(tb) -L vunit_lib -L lib -g/tb_alu/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/Elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_alu.all_776e1fb2296393bd00b7230172cd9214b3490146/,tb path : /home/borg/Documents/Elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : true" 
# Start time: 14:27:49 on Sep 16,2021
# ** Warning: Design size of 22369 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_alu/mapping/u8/zr has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_alu/mapping/u8/ng has no driver.
# This port will contribute value (U) to the signal network.
# ** Error: Falha em teste: 1
#    Time: 100 ps  Iteration: 0  Process: /tb_alu/main File: /home/borg/Desktop/Elementos/repositorioDoGrupo/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd
# Break in Process main at /home/borg/Desktop/Elementos/repositorioDoGrupo/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd line 60
# Stopped at /home/borg/Desktop/Elementos/repositorioDoGrupo/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd line 60
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Desktop/Elementos/repositorioDoGrupo/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd 60 return [address 0xf6d4b93b] Process main
# 
# 
# Surrounding code from 'see' command
# End time: 14:27:49 on Sep 16,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
