{"Source Block": ["verilog-ethernet/rtl/arp_eth_rx.v@178:332@HdlStmProcess", "\nassign busy = busy_reg;\nassign error_header_early_termination = error_header_early_termination_reg;\nassign error_invalid_header = error_invalid_header_reg;\n\nalways @* begin\n    state_next = 2'bz;\n\n    input_eth_hdr_ready_next = 0;\n    input_eth_payload_tready_next = 0;\n\n    store_eth_hdr = 0;\n    store_arp_htype_0 = 0;\n    store_arp_htype_1 = 0;\n    store_arp_ptype_0 = 0;\n    store_arp_ptype_1 = 0;\n    store_arp_hlen = 0;\n    store_arp_plen = 0;\n    store_arp_oper_0 = 0;\n    store_arp_oper_1 = 0;\n    store_arp_sha_0 = 0;\n    store_arp_sha_1 = 0;\n    store_arp_sha_2 = 0;\n    store_arp_sha_3 = 0;\n    store_arp_sha_4 = 0;\n    store_arp_sha_5 = 0;\n    store_arp_spa_0 = 0;\n    store_arp_spa_1 = 0;\n    store_arp_spa_2 = 0;\n    store_arp_spa_3 = 0;\n    store_arp_tha_0 = 0;\n    store_arp_tha_1 = 0;\n    store_arp_tha_2 = 0;\n    store_arp_tha_3 = 0;\n    store_arp_tha_4 = 0;\n    store_arp_tha_5 = 0;\n    store_arp_tpa_0 = 0;\n    store_arp_tpa_1 = 0;\n    store_arp_tpa_2 = 0;\n    store_arp_tpa_3 = 0;\n\n    frame_ptr_next = frame_ptr_reg;\n\n    output_frame_valid_next = output_frame_valid_reg & ~output_frame_ready;\n\n    error_header_early_termination_next = 0;\n    error_invalid_header_next = 0;\n\n    case (state_reg)\n        STATE_IDLE: begin\n            // idle state - wait for data\n            frame_ptr_next = 0;\n            input_eth_hdr_ready_next = ~output_frame_valid_reg;\n\n            if (input_eth_hdr_ready & input_eth_hdr_valid) begin\n                input_eth_hdr_ready_next = 0;\n                input_eth_payload_tready_next = 1;\n                store_eth_hdr = 1;\n                state_next = STATE_READ_HEADER;\n            end else begin\n                state_next = STATE_IDLE;\n            end\n        end\n        STATE_READ_HEADER: begin\n            // read header state\n            input_eth_payload_tready_next = 1;\n\n            if (input_eth_payload_tvalid) begin\n                // word transfer in - store it\n                frame_ptr_next = frame_ptr_reg+1;\n                state_next = STATE_READ_HEADER;\n                case (frame_ptr_reg)\n                    8'h00: store_arp_htype_1 = 1;\n                    8'h01: store_arp_htype_0 = 1;\n                    8'h02: store_arp_ptype_1 = 1;\n                    8'h03: store_arp_ptype_0 = 1;\n                    8'h04: store_arp_hlen = 1;\n                    8'h05: store_arp_plen = 1;\n                    8'h06: store_arp_oper_1 = 1;\n                    8'h07: store_arp_oper_0 = 1;\n                    8'h08: store_arp_sha_5 = 1;\n                    8'h09: store_arp_sha_4 = 1;\n                    8'h0A: store_arp_sha_3 = 1;\n                    8'h0B: store_arp_sha_2 = 1;\n                    8'h0C: store_arp_sha_1 = 1;\n                    8'h0D: store_arp_sha_0 = 1;\n                    8'h0E: store_arp_spa_3 = 1;\n                    8'h0F: store_arp_spa_2 = 1;\n                    8'h10: store_arp_spa_1 = 1;\n                    8'h11: store_arp_spa_0 = 1;\n                    8'h12: store_arp_tha_5 = 1;\n                    8'h13: store_arp_tha_4 = 1;\n                    8'h14: store_arp_tha_3 = 1;\n                    8'h15: store_arp_tha_2 = 1;\n                    8'h16: store_arp_tha_1 = 1;\n                    8'h17: store_arp_tha_0 = 1;\n                    8'h18: store_arp_tpa_3 = 1;\n                    8'h19: store_arp_tpa_2 = 1;\n                    8'h1A: store_arp_tpa_1 = 1;\n                    8'h1B: begin\n                        store_arp_tpa_0 = 1;\n                        state_next = STATE_WAIT_LAST;\n                    end\n                endcase\n                if (input_eth_payload_tlast) begin\n                    // end of frame\n                    if (frame_ptr_reg != 8'h1B) begin\n                        // don't have the whole header\n                        error_header_early_termination_next = 1;\n                    end else if (output_arp_hlen != 6 || output_arp_plen != 4) begin\n                        // lengths not valid\n                        error_invalid_header_next = 1;\n                    end else begin\n                        // otherwise, transfer tuser\n                        output_frame_valid_next = ~input_eth_payload_tuser;\n                    end\n                    input_eth_hdr_ready_next = ~output_frame_valid_reg;\n                    input_eth_payload_tready_next = 0;\n                    state_next = STATE_IDLE;\n                end\n            end else begin\n                state_next = STATE_READ_HEADER;\n            end\n        end\n        STATE_WAIT_LAST: begin\n            // wait for end of frame; read and discard\n            input_eth_payload_tready_next = 1;\n\n            if (input_eth_payload_tvalid) begin\n                if (input_eth_payload_tlast) begin\n                    if (output_arp_hlen != 6 || output_arp_plen != 4) begin\n                        // lengths not valid\n                        error_invalid_header_next = 1;\n                    end else begin\n                        // otherwise, transfer tuser\n                        output_frame_valid_next = ~input_eth_payload_tuser;\n                    end\n                    input_eth_hdr_ready_next = ~output_frame_valid_reg;\n                    input_eth_payload_tready_next = 0;\n                    state_next = STATE_IDLE;\n                end else begin\n                    state_next = STATE_WAIT_LAST;\n                end\n            end else begin\n                // wait for end of frame; read and discard\n                state_next = STATE_WAIT_LAST;\n            end\n        end\n    endcase\nend\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        frame_ptr_reg <= 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[184, "    state_next = 2'bz;\n"]], "Add": [[184, "    state_next = STATE_IDLE;\n"]]}}