Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: lab5.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab5.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab5"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : lab5
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "uart.v" in library work
Compiling verilog file "debounce.v" in library work
Module <uart> compiled
Compiling verilog file "lab5.v" in library work
Module <debounce> compiled
Module <lab5> compiled
No errors in compilation
Analysis of file <"lab5.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lab5> in library <work> with parameters.
	MEM_SIZE = "00000000000000000000000100000000"
	S_IDLE = "00"
	S_INCR = "11"
	S_SEND = "10"
	S_WAIT = "01"

Analyzing hierarchy for module <debounce> in library <work> with parameters.
	DEBOUNCE_PERIOD = "00000000000011110100001001000000"

Analyzing hierarchy for module <uart> in library <work> with parameters.
	CLOCK_DIVIDE = "00000000000000000000010100010110"
	RX_CHECK_START = "00000000000000000000000000000001"
	RX_CHECK_STOP = "00000000000000000000000000000011"
	RX_DELAY_RESTART = "00000000000000000000000000000100"
	RX_ERROR = "00000000000000000000000000000101"
	RX_IDLE = "00000000000000000000000000000000"
	RX_READ_BITS = "00000000000000000000000000000010"
	RX_RECEIVED = "00000000000000000000000000000110"
	TX_DELAY_RESTART = "00000000000000000000000000000010"
	TX_IDLE = "00000000000000000000000000000000"
	TX_SENDING = "00000000000000000000000000000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lab5>.
	MEM_SIZE = 32'sb00000000000000000000000100000000
	S_IDLE = 2'b00
	S_INCR = 2'b11
	S_SEND = 2'b10
	S_WAIT = 2'b01
Module <lab5> is correct for synthesis.
 
Analyzing module <debounce> in library <work>.
	DEBOUNCE_PERIOD = 32'sb00000000000011110100001001000000
Module <debounce> is correct for synthesis.
 
Analyzing module <uart> in library <work>.
	CLOCK_DIVIDE = 32'sb00000000000000000000010100010110
	RX_CHECK_START = 32'sb00000000000000000000000000000001
	RX_CHECK_STOP = 32'sb00000000000000000000000000000011
	RX_DELAY_RESTART = 32'sb00000000000000000000000000000100
	RX_ERROR = 32'sb00000000000000000000000000000101
	RX_IDLE = 32'sb00000000000000000000000000000000
	RX_READ_BITS = 32'sb00000000000000000000000000000010
	RX_RECEIVED = 32'sb00000000000000000000000000000110
	TX_DELAY_RESTART = 32'sb00000000000000000000000000000010
	TX_IDLE = 32'sb00000000000000000000000000000000
	TX_SENDING = 32'sb00000000000000000000000000000001
Module <uart> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <idx> in unit <lab5> has a constant value of 100000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pressed> in unit <debounce> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <debounce>.
    Related source file is "debounce.v".
WARNING:Xst:646 - Signal <pressed> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 21-bit up counter for signal <counter>.
    Found 21-bit comparator less for signal <counter$cmp_lt0000> created at line 17.
    Found 1-bit register for signal <debounced_btn_state>.
    Found 21-bit comparator lessequal for signal <debounced_btn_state$cmp_le0000> created at line 22.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <debounce> synthesized.


Synthesizing Unit <uart>.
    Related source file is "uart.v".
    Found 4-bit subtractor for signal <old_rx_bits_remaining_7$sub0000> created at line 137.
    Found 11-bit subtractor for signal <old_rx_clk_divider_2$sub0000> created at line 89.
    Found 6-bit subtractor for signal <old_rx_countdown_5$sub0000> created at line 92.
    Found 11-bit subtractor for signal <old_tx_clk_divider_3$sub0000> created at line 94.
    Found 6-bit subtractor for signal <old_tx_countdown_13$sub0000> created at line 97.
    Found 3-bit register for signal <recv_state>.
    Found 4-bit register for signal <rx_bits_remaining>.
    Found 11-bit register for signal <rx_clk_divider>.
    Found 6-bit register for signal <rx_countdown>.
    Found 8-bit register for signal <rx_data>.
    Found 4-bit register for signal <tx_bits_remaining>.
    Found 4-bit subtractor for signal <tx_bits_remaining$addsub0000> created at line 191.
    Found 11-bit register for signal <tx_clk_divider>.
    Found 6-bit register for signal <tx_countdown>.
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <tx_out>.
    Found 2-bit register for signal <tx_state>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <uart> synthesized.


Synthesizing Unit <lab5>.
    Related source file is "lab5.v".
WARNING:Xst:1780 - Signal <rx_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <recv_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <is_receiving> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <Q> of Case statement line 84 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <Q> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <Q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit up counter for signal <count>.
    Found 2048-bit register for signal <data>.
    Found 8-bit comparator less for signal <data_0$cmp_gt0000> created at line 125.
    Found 8-bit comparator greater for signal <data_0$cmp_gt0001> created at line 125.
    Found 8-bit comparator greatequal for signal <data_0$cmp_le0000> created at line 125.
    Found 8-bit comparator lessequal for signal <data_0$cmp_le0001> created at line 125.
    Found 8-bit up counter for signal <send_counter>.
    Found 8-bit 256-to-1 multiplexer for signal <tx_byte>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 2048 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <lab5> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 11-bit subtractor                                     : 2
 4-bit subtractor                                      : 2
 6-bit subtractor                                      : 2
 9-bit subtractor                                      : 1
# Counters                                             : 3
 21-bit up counter                                     : 1
 32-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 268
 1-bit register                                        : 2
 11-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
 6-bit register                                        : 2
 8-bit register                                        : 258
# Comparators                                          : 6
 21-bit comparator less                                : 1
 21-bit comparator lessequal                           : 1
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 8-bit 256-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Q/FSM> on signal <Q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 7
 11-bit subtractor                                     : 2
 4-bit subtractor                                      : 2
 6-bit subtractor                                      : 2
 8-bit subtractor                                      : 1
# Counters                                             : 3
 21-bit up counter                                     : 1
 32-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 2113
 Flip-Flops                                            : 2113
# Comparators                                          : 6
 21-bit comparator less                                : 1
 21-bit comparator lessequal                           : 1
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 8-bit 256-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <count_8> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_9> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_10> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_11> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_12> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_13> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_14> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_15> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_16> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_17> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_18> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_19> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_20> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_21> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_22> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_23> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_24> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_25> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_26> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_27> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_28> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_29> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_30> of sequential type is unconnected in block <lab5>.
WARNING:Xst:2677 - Node <count_31> of sequential type is unconnected in block <lab5>.

Optimizing unit <lab5> ...

Optimizing unit <debounce> ...

Optimizing unit <uart> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab5, actual ratio is 40.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2152
 Flip-Flops                                            : 2152

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab5.ngr
Top Level Output File Name         : lab5
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 2731
#      GND                         : 1
#      INV                         : 30
#      LUT1                        : 42
#      LUT2                        : 21
#      LUT2_D                      : 5
#      LUT3                        : 1336
#      LUT4                        : 146
#      LUT4_D                      : 7
#      LUT4_L                      : 7
#      MUXCY                       : 78
#      MUXF5                       : 542
#      MUXF6                       : 264
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 59
# FlipFlops/Latches                : 2152
#      FD                          : 29
#      FDE                         : 9
#      FDR                         : 7
#      FDRE                        : 2077
#      FDRS                        : 1
#      FDRSE                       : 8
#      FDS                         : 21
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 3
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     1872  out of   4656    40%  
 Number of Slice Flip Flops:           2152  out of   9312    23%  
 Number of 4 input LUTs:               1594  out of   9312    17%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2152  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.756ns (Maximum Frequency: 85.063MHz)
   Minimum input arrival time before clock: 9.383ns
   Maximum output required time after clock: 5.126ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.756ns (frequency: 85.063MHz)
  Total number of paths / destination ports: 49193 / 4302
-------------------------------------------------------------------------
Delay:               11.756ns (Levels of Logic = 15)
  Source:            uart/tx_clk_divider_0 (FF)
  Destination:       uart/tx_data_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: uart/tx_clk_divider_0 to uart/tx_data_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  uart/tx_clk_divider_0 (uart/tx_clk_divider_0)
     LUT1:I0->O            1   0.704   0.000  uart/Msub_old_tx_clk_divider_3_sub0000_cy<0>_rt (uart/Msub_old_tx_clk_divider_3_sub0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  uart/Msub_old_tx_clk_divider_3_sub0000_cy<0> (uart/Msub_old_tx_clk_divider_3_sub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  uart/Msub_old_tx_clk_divider_3_sub0000_cy<1> (uart/Msub_old_tx_clk_divider_3_sub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  uart/Msub_old_tx_clk_divider_3_sub0000_cy<2> (uart/Msub_old_tx_clk_divider_3_sub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  uart/Msub_old_tx_clk_divider_3_sub0000_cy<3> (uart/Msub_old_tx_clk_divider_3_sub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  uart/Msub_old_tx_clk_divider_3_sub0000_cy<4> (uart/Msub_old_tx_clk_divider_3_sub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  uart/Msub_old_tx_clk_divider_3_sub0000_cy<5> (uart/Msub_old_tx_clk_divider_3_sub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  uart/Msub_old_tx_clk_divider_3_sub0000_cy<6> (uart/Msub_old_tx_clk_divider_3_sub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  uart/Msub_old_tx_clk_divider_3_sub0000_cy<7> (uart/Msub_old_tx_clk_divider_3_sub0000_cy<7>)
     XORCY:CI->O           2   0.804   0.451  uart/Msub_old_tx_clk_divider_3_sub0000_xor<8> (uart/old_tx_clk_divider_3_sub0000<8>)
     LUT4:I3->O            3   0.704   0.566  uart/old_tx_countdown_13_cmp_eq0000148 (uart/old_tx_countdown_13_cmp_eq0000148)
     LUT4:I2->O            7   0.704   0.743  uart/old_tx_countdown_13_cmp_eq0000150 (uart/old_tx_countdown_13_cmp_eq0000)
     LUT3:I2->O            5   0.704   0.637  uart/tx_state_and000153_SW0 (N521)
     LUT4:I3->O           11   0.704   0.937  uart/tx_bits_remaining_mux0000<2>11 (uart/N13)
     LUT4:I3->O            1   0.704   0.420  uart/tx_data_mux0000<6>_SW0 (N201)
     FDS:S                     0.911          uart/tx_data_6
    ----------------------------------------
    Total                     11.756ns (7.407ns logic, 4.349ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2345 / 2172
-------------------------------------------------------------------------
Offset:              9.383ns (Levels of Logic = 5)
  Source:            reset (PAD)
  Destination:       uart/tx_data_6 (FF)
  Destination Clock: clk rising

  Data Path: reset to uart/tx_data_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2081   1.218   1.489  reset_IBUF (reset_IBUF)
     LUT2_D:I1->O         20   0.704   1.137  uart/_old_tx_state_12<1>1 (uart/_old_tx_state_12<1>)
     LUT4:I2->O            1   0.704   0.455  uart/tx_state_and000170_SW0 (N70)
     LUT4:I2->O           11   0.704   0.937  uart/tx_bits_remaining_mux0000<2>11 (uart/N13)
     LUT4:I3->O            1   0.704   0.420  uart/tx_data_mux0000<6>_SW0 (N201)
     FDS:S                     0.911          uart/tx_data_6
    ----------------------------------------
    Total                      9.383ns (4.945ns logic, 4.438ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              5.126ns (Levels of Logic = 1)
  Source:            count_6 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      clk rising

  Data Path: count_6 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            34   0.591   1.263  count_6 (count_6)
     OBUF:I->O                 3.272          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      5.126ns (3.863ns logic, 1.263ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.21 secs
 
--> 

Total memory usage is 308772 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    4 (   0 filtered)

