# build_all_args = "MIPS.HazardUnit MIPS.ArithmeticModule MIPS.PC MIPS.WriteBack MIPS.DecodeModule MIPS.RAM"
stack_args = repl --with-ghc clash

all_list = MIPS.HazardUnit MIPS.ControlUnit MIPS.RegisterFile MIPS.RAM MIPS.DecodeModule MIPS.WriteBack MIPS.Forward MIPS.PC MIPS.MemoryModule MIPS.ArithmeticModule MIPS.ALU

rule gen-verilog
    command = echo ":verilog $all_list" | stack $stack_args $in

rule iverilog
  command = iverilog -Wall $in -o $out

build verilog: gen-verilog src/MIPS/ALU.hs src/MIPS/ArithmeticModule.hs src/MIPS/ControlUnit.hs src/MIPS/DecodeModule.hs src/MIPS/Forward.hs src/MIPS/HazardUnit.hs src/MIPS/MemoryModule.hs src/MIPS/PC.hs src/MIPS/RAM.hs src/MIPS/RegisterFile.hs src/MIPS/WriteBack.hs src/MIPS/Instruction/Format.hs src/MIPS/Instruction/Type.hs src/MIPS/Utils/Arithmetic.hs src/MIPS/Utils/State.hs 

build test: iverilog verilog/MIPS/AithmeticModule/AithmeticModule.v verilog/MIPS/ArithmeticUnit/ArithmeticUnit.v verilog/MIPS/ControlUnit/ControlUnit.v verilog/MIPS/DecodeModule/DecodeModule.v verilog/MIPS/ForwardUnit/ForwardUnit.v verilog/MIPS/HazardUnit/HazardUnit.v verilog/MIPS/InstructionModule/InstructionModule.v verilog/MIPS/MainMemory/MainMemory.v verilog/MIPS/MemoryModule/MemoryModule.v verilog/MIPS/RegisterFile/RegisterFile.v verilog/MIPS/WriteBack/WriteBack.v src/MIPS/TEST.v src/MIPS/CPU.v

default test
