<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: SPD4_MODULE_LOADREDUCED Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SPD4_MODULE_LOADREDUCED Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ae167bced8b35b032053a87a029932aaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___m_o_d_u_l_e___n_o_m_i_n_a_l___h_e_i_g_h_t.html">SPD4_LRDIMM_MODULE_NOMINAL_HEIGHT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#ae167bced8b35b032053a87a029932aaa">ModuleNominalHeight</a></td></tr>
<tr class="memdesc:ae167bced8b35b032053a87a029932aaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">128 Module Nominal Height  <a href="#ae167bced8b35b032053a87a029932aaa">More...</a><br/></td></tr>
<tr class="separator:ae167bced8b35b032053a87a029932aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3685d816868879bfb6aae9565a658c3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___m_o_d_u_l_e___n_o_m_i_n_a_l___t_h_i_c_k_n_e_s_s.html">SPD4_LRDIMM_MODULE_NOMINAL_THICKNESS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a3685d816868879bfb6aae9565a658c3d">ModuleMaximumThickness</a></td></tr>
<tr class="memdesc:a3685d816868879bfb6aae9565a658c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">129 Module Maximum Thickness  <a href="#a3685d816868879bfb6aae9565a658c3d">More...</a><br/></td></tr>
<tr class="separator:a3685d816868879bfb6aae9565a658c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db5e5484ffa9c53a7481f1d8cb0ede5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___r_e_f_e_r_e_n_c_e___r_a_w___c_a_r_d.html">SPD4_LRDIMM_REFERENCE_RAW_CARD</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a8db5e5484ffa9c53a7481f1d8cb0ede5">ReferenceRawCardUsed</a></td></tr>
<tr class="memdesc:a8db5e5484ffa9c53a7481f1d8cb0ede5"><td class="mdescLeft">&#160;</td><td class="mdescRight">130 Reference Raw Card Used  <a href="#a8db5e5484ffa9c53a7481f1d8cb0ede5">More...</a><br/></td></tr>
<tr class="separator:a8db5e5484ffa9c53a7481f1d8cb0ede5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e87cf1ba924dca76bc658bd9a791eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___m_o_d_u_l_e___a_t_t_r_i_b_u_t_e_s.html">SPD4_LRDIMM_MODULE_ATTRIBUTES</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a72e87cf1ba924dca76bc658bd9a791eb">DimmModuleAttributes</a></td></tr>
<tr class="memdesc:a72e87cf1ba924dca76bc658bd9a791eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">131 DIMM Module Attributes  <a href="#a72e87cf1ba924dca76bc658bd9a791eb">More...</a><br/></td></tr>
<tr class="separator:a72e87cf1ba924dca76bc658bd9a791eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25de0792b3706e35a2358c932afdccdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___t_h_e_r_m_a_l___h_e_a_t___s_p_r_e_a_d_e_r___s_o_l_u_t_i_o_n.html">SPD4_LRDIMM_THERMAL_HEAT_SPREADER_SOLUTION</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a25de0792b3706e35a2358c932afdccdc">ThermalHeatSpreaderSolution</a></td></tr>
<tr class="memdesc:a25de0792b3706e35a2358c932afdccdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">132 RDIMM Thermal Heat Spreader Solution  <a href="#a25de0792b3706e35a2358c932afdccdc">More...</a><br/></td></tr>
<tr class="separator:a25de0792b3706e35a2358c932afdccdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bdca331d4234f1446f9570f33b98866"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___m_a_n_u_f_a_c_t_u_r_e_r___i_d___c_o_d_e.html">SPD4_MANUFACTURER_ID_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a3bdca331d4234f1446f9570f33b98866">RegisterManufacturerIdCode</a></td></tr>
<tr class="memdesc:a3bdca331d4234f1446f9570f33b98866"><td class="mdescLeft">&#160;</td><td class="mdescRight">133-134 Register Manufacturer ID Code  <a href="#a3bdca331d4234f1446f9570f33b98866">More...</a><br/></td></tr>
<tr class="separator:a3bdca331d4234f1446f9570f33b98866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fed98028901ca88da90b186b6e54229"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___r_e_g_i_s_t_e_r___r_e_v_i_s_i_o_n___n_u_m_b_e_r.html">SPD4_LRDIMM_REGISTER_REVISION_NUMBER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a3fed98028901ca88da90b186b6e54229">RegisterRevisionNumber</a></td></tr>
<tr class="memdesc:a3fed98028901ca88da90b186b6e54229"><td class="mdescLeft">&#160;</td><td class="mdescRight">135 Register Revision Number  <a href="#a3fed98028901ca88da90b186b6e54229">More...</a><br/></td></tr>
<tr class="separator:a3fed98028901ca88da90b186b6e54229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27085ad01723129253f5a669a647a030"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___a_d_d_r_e_s_s___m_a_p_p_i_n_g___f_r_o_m___r_e_g_i_s_t_e_r___t_o___d_r_a_m.html">SPD4_LRDIMM_ADDRESS_MAPPING_FROM_REGISTER_TO_DRAM</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a27085ad01723129253f5a669a647a030">AddressMappingFromRegisterToDram</a></td></tr>
<tr class="memdesc:a27085ad01723129253f5a669a647a030"><td class="mdescLeft">&#160;</td><td class="mdescRight">136 Address Mapping from Register to DRAM  <a href="#a27085ad01723129253f5a669a647a030">More...</a><br/></td></tr>
<tr class="separator:a27085ad01723129253f5a669a647a030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd44b0c4e1b184d32891f516b13918b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___r_e_g_i_s_t_e_r___o_u_t_p_u_t___d_r_i_v_e___s_t_r_e_n_g_t_h___f_o_r9e32fb39bb159944616385a9f3a52e63.html">SPD4_LRDIMM_REGISTER_OUTPUT_DRIVE_STRENGTH_FOR_CONTROL_COMMAND_ADDRESS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#afd44b0c4e1b184d32891f516b13918b1">RegisterOutputDriveStrengthForControlCommandAddress</a></td></tr>
<tr class="memdesc:afd44b0c4e1b184d32891f516b13918b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">137 Register Output Drive Strength for Control and Command Address  <a href="#afd44b0c4e1b184d32891f516b13918b1">More...</a><br/></td></tr>
<tr class="separator:afd44b0c4e1b184d32891f516b13918b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e0640e540693a5bba43f6db29c262c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___r_e_g_i_s_t_e_r___o_u_t_p_u_t___d_r_i_v_e___s_t_r_e_n_g_t_h___f_o_r___c_l_o_c_k.html">SPD4_LRDIMM_REGISTER_OUTPUT_DRIVE_STRENGTH_FOR_CLOCK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a6e0640e540693a5bba43f6db29c262c4">RegisterOutputDriveStrengthForClock</a></td></tr>
<tr class="memdesc:a6e0640e540693a5bba43f6db29c262c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">138 Register Output Drive Strength for Clock  <a href="#a6e0640e540693a5bba43f6db29c262c4">More...</a><br/></td></tr>
<tr class="separator:a6e0640e540693a5bba43f6db29c262c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a507bde61ff25895e0ffe6b6d63d1fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___r_e_v_i_s_i_o_n___n_u_m_b_e_r.html">SPD4_LRDIMM_DATA_BUFFER_REVISION_NUMBER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a8a507bde61ff25895e0ffe6b6d63d1fc">DataBufferRevisionNumber</a></td></tr>
<tr class="memdesc:a8a507bde61ff25895e0ffe6b6d63d1fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">139 Data Buffer Revision Number  <a href="#a8a507bde61ff25895e0ffe6b6d63d1fc">More...</a><br/></td></tr>
<tr class="separator:a8a507bde61ff25895e0ffe6b6d63d1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb15ac44775ec4f7d415210dc7bc6a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___v_r_e_f_d_q___f_o_r___p_a_c_k_a_g_e___r_a_n_k.html">SPD4_LRDIMM_DRAM_VREFDQ_FOR_PACKAGE_RANK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a8eb15ac44775ec4f7d415210dc7bc6a9">DramVrefDQForPackageRank0</a></td></tr>
<tr class="memdesc:a8eb15ac44775ec4f7d415210dc7bc6a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">140 DRAM VrefDQ for Package Rank 0  <a href="#a8eb15ac44775ec4f7d415210dc7bc6a9">More...</a><br/></td></tr>
<tr class="separator:a8eb15ac44775ec4f7d415210dc7bc6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80306acbb0d677f0b360e07b2b04bb5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___v_r_e_f_d_q___f_o_r___p_a_c_k_a_g_e___r_a_n_k.html">SPD4_LRDIMM_DRAM_VREFDQ_FOR_PACKAGE_RANK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a80306acbb0d677f0b360e07b2b04bb5a">DramVrefDQForPackageRank1</a></td></tr>
<tr class="memdesc:a80306acbb0d677f0b360e07b2b04bb5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">141 DRAM VrefDQ for Package Rank 1  <a href="#a80306acbb0d677f0b360e07b2b04bb5a">More...</a><br/></td></tr>
<tr class="separator:a80306acbb0d677f0b360e07b2b04bb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7005b0424d70418a6ef406e9504c933a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___v_r_e_f_d_q___f_o_r___p_a_c_k_a_g_e___r_a_n_k.html">SPD4_LRDIMM_DRAM_VREFDQ_FOR_PACKAGE_RANK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a7005b0424d70418a6ef406e9504c933a">DramVrefDQForPackageRank2</a></td></tr>
<tr class="memdesc:a7005b0424d70418a6ef406e9504c933a"><td class="mdescLeft">&#160;</td><td class="mdescRight">142 DRAM VrefDQ for Package Rank 2  <a href="#a7005b0424d70418a6ef406e9504c933a">More...</a><br/></td></tr>
<tr class="separator:a7005b0424d70418a6ef406e9504c933a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1531128092343df611efa831205e5f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___v_r_e_f_d_q___f_o_r___p_a_c_k_a_g_e___r_a_n_k.html">SPD4_LRDIMM_DRAM_VREFDQ_FOR_PACKAGE_RANK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#ac1531128092343df611efa831205e5f5">DramVrefDQForPackageRank3</a></td></tr>
<tr class="memdesc:ac1531128092343df611efa831205e5f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">143 DRAM VrefDQ for Package Rank 3  <a href="#ac1531128092343df611efa831205e5f5">More...</a><br/></td></tr>
<tr class="separator:ac1531128092343df611efa831205e5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae160e9fe7c8155b65795ed29ee30551d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___v_r_e_f_d_q___f_o_r___d_r_a_m___i_n_t_e_r_f_a_c_e.html">SPD4_LRDIMM_DATA_BUFFER_VREFDQ_FOR_DRAM_INTERFACE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#ae160e9fe7c8155b65795ed29ee30551d">DataBufferVrefDQForDramInterface</a></td></tr>
<tr class="memdesc:ae160e9fe7c8155b65795ed29ee30551d"><td class="mdescLeft">&#160;</td><td class="mdescRight">144 Data Buffer VrefDQ for DRAM Interface  <a href="#ae160e9fe7c8155b65795ed29ee30551d">More...</a><br/></td></tr>
<tr class="separator:ae160e9fe7c8155b65795ed29ee30551d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c5659ecc091fc0ee242cd1f391e9a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___m_d_q___d_r_i_v_e___s_t_r_e_n_g_t_h___r_t_t___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DATA_BUFFER_MDQ_DRIVE_STRENGTH_RTT_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a91c5659ecc091fc0ee242cd1f391e9a2">DataBufferMdqDriveStrengthRttForDataRateLe1866</a></td></tr>
<tr class="memdesc:a91c5659ecc091fc0ee242cd1f391e9a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">145 Data Buffer MDQ Drive Strength and RTT for data rate &lt;= 1866  <a href="#a91c5659ecc091fc0ee242cd1f391e9a2">More...</a><br/></td></tr>
<tr class="separator:a91c5659ecc091fc0ee242cd1f391e9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e62384a090fcce0d849e5eff75befe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___m_d_q___d_r_i_v_e___s_t_r_e_n_g_t_h___r_t_t___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DATA_BUFFER_MDQ_DRIVE_STRENGTH_RTT_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#ab4e62384a090fcce0d849e5eff75befe">DataBufferMdqDriveStrengthRttForDataRateLe2400</a></td></tr>
<tr class="memdesc:ab4e62384a090fcce0d849e5eff75befe"><td class="mdescLeft">&#160;</td><td class="mdescRight">146 Data Buffer MDQ Drive Strength and RTT for data rate &lt;=2400  <a href="#ab4e62384a090fcce0d849e5eff75befe">More...</a><br/></td></tr>
<tr class="separator:ab4e62384a090fcce0d849e5eff75befe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41413f1bbc8226ed377bf4d7a1136e26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___m_d_q___d_r_i_v_e___s_t_r_e_n_g_t_h___r_t_t___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DATA_BUFFER_MDQ_DRIVE_STRENGTH_RTT_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a41413f1bbc8226ed377bf4d7a1136e26">DataBufferMdqDriveStrengthRttForDataRateLe3200</a></td></tr>
<tr class="memdesc:a41413f1bbc8226ed377bf4d7a1136e26"><td class="mdescLeft">&#160;</td><td class="mdescRight">147 Data Buffer MDQ Drive Strength and RTT for data rate &lt;=3200  <a href="#a41413f1bbc8226ed377bf4d7a1136e26">More...</a><br/></td></tr>
<tr class="separator:a41413f1bbc8226ed377bf4d7a1136e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af919a2d55da0b335222148b2e4d679d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___d_r_i_v_e___s_t_r_e_n_g_t_h.html">SPD4_LRDIMM_DRAM_DRIVE_STRENGTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#af919a2d55da0b335222148b2e4d679d3">DramDriveStrength</a></td></tr>
<tr class="memdesc:af919a2d55da0b335222148b2e4d679d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">148 DRAM Drive Strength  <a href="#af919a2d55da0b335222148b2e4d679d3">More...</a><br/></td></tr>
<tr class="separator:af919a2d55da0b335222148b2e4d679d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2623f457e07497e49cf0eb55f57c4a8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___o_d_t___r_t_t___w_r___r_t_t___n_o_m___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DRAM_ODT_RTT_WR_RTT_NOM_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a2623f457e07497e49cf0eb55f57c4a8c">DramOdtRttWrRttNomForDataRateLe1866</a></td></tr>
<tr class="memdesc:a2623f457e07497e49cf0eb55f57c4a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">149 DRAM ODT (RTT_WR and RTT_NOM) for data rate &lt;= 1866  <a href="#a2623f457e07497e49cf0eb55f57c4a8c">More...</a><br/></td></tr>
<tr class="separator:a2623f457e07497e49cf0eb55f57c4a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd65164bcd5e4180608444c4ca085c2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___o_d_t___r_t_t___w_r___r_t_t___n_o_m___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DRAM_ODT_RTT_WR_RTT_NOM_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#afd65164bcd5e4180608444c4ca085c2d">DramOdtRttWrRttNomForDataRateLe2400</a></td></tr>
<tr class="memdesc:afd65164bcd5e4180608444c4ca085c2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">150 DRAM ODT (RTT_WR and RTT_NOM) for data rate &lt;= 2400  <a href="#afd65164bcd5e4180608444c4ca085c2d">More...</a><br/></td></tr>
<tr class="separator:afd65164bcd5e4180608444c4ca085c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93529c758dfdb7a3a0f7dac646d7e6e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___o_d_t___r_t_t___w_r___r_t_t___n_o_m___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DRAM_ODT_RTT_WR_RTT_NOM_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a93529c758dfdb7a3a0f7dac646d7e6e2">DramOdtRttWrRttNomForDataRateLe3200</a></td></tr>
<tr class="memdesc:a93529c758dfdb7a3a0f7dac646d7e6e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">151 DRAM ODT (RTT_WR and RTT_NOM) for data rate &lt;= 3200  <a href="#a93529c758dfdb7a3a0f7dac646d7e6e2">More...</a><br/></td></tr>
<tr class="separator:a93529c758dfdb7a3a0f7dac646d7e6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a746555c60385f84ba05bf2522b6f7ce7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___o_d_t___r_t_t___p_a_r_k___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DRAM_ODT_RTT_PARK_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a746555c60385f84ba05bf2522b6f7ce7">DramOdtRttParkForDataRateLe1866</a></td></tr>
<tr class="memdesc:a746555c60385f84ba05bf2522b6f7ce7"><td class="mdescLeft">&#160;</td><td class="mdescRight">152 DRAM ODT (RTT_PARK) for data rate &lt;= 1866  <a href="#a746555c60385f84ba05bf2522b6f7ce7">More...</a><br/></td></tr>
<tr class="separator:a746555c60385f84ba05bf2522b6f7ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d7711d8a5587af1737a5ef914bc371"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___o_d_t___r_t_t___p_a_r_k___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DRAM_ODT_RTT_PARK_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#ae4d7711d8a5587af1737a5ef914bc371">DramOdtRttParkForDataRateLe2400</a></td></tr>
<tr class="memdesc:ae4d7711d8a5587af1737a5ef914bc371"><td class="mdescLeft">&#160;</td><td class="mdescRight">153 DRAM ODT (RTT_PARK) for data rate &lt;= 2400  <a href="#ae4d7711d8a5587af1737a5ef914bc371">More...</a><br/></td></tr>
<tr class="separator:ae4d7711d8a5587af1737a5ef914bc371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfe8a45b6ae2e555fd365437b3ab7662"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___o_d_t___r_t_t___p_a_r_k___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DRAM_ODT_RTT_PARK_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#acfe8a45b6ae2e555fd365437b3ab7662">DramOdtRttParkForDataRateLe3200</a></td></tr>
<tr class="memdesc:acfe8a45b6ae2e555fd365437b3ab7662"><td class="mdescLeft">&#160;</td><td class="mdescRight">154 DRAM ODT (RTT_PARK) for data rate &lt;= 3200  <a href="#acfe8a45b6ae2e555fd365437b3ab7662">More...</a><br/></td></tr>
<tr class="separator:acfe8a45b6ae2e555fd365437b3ab7662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd3c5f2c783158027aadc9ea4c922392"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___v_r_e_f_d_q___f_o_r___d_r_a_m___i_n_t_e_r_f_a_c_e___r_a_n_g_e.html">SPD4_LRDIMM_DATA_BUFFER_VREFDQ_FOR_DRAM_INTERFACE_RANGE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#afd3c5f2c783158027aadc9ea4c922392">DataBufferVrefDQForDramInterfaceRange</a></td></tr>
<tr class="memdesc:afd3c5f2c783158027aadc9ea4c922392"><td class="mdescLeft">&#160;</td><td class="mdescRight">155 Data Buffer VrefDQ for DRAM Interface Range  <a href="#afd3c5f2c783158027aadc9ea4c922392">More...</a><br/></td></tr>
<tr class="separator:afd3c5f2c783158027aadc9ea4c922392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab800084d4c4cdc314f121013788c29c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___d_q___d_e_c_i_s_i_o_n___f_e_e_d_b_a_c_k___e_q_u_a_l_i_z_a_t_i_o_n.html">SPD4_LRDIMM_DATA_BUFFER_DQ_DECISION_FEEDBACK_EQUALIZATION</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#ab800084d4c4cdc314f121013788c29c9">DataBufferDqDecisionFeedbackEqualization</a></td></tr>
<tr class="memdesc:ab800084d4c4cdc314f121013788c29c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">156 Data Buffer DQ Decision Feedback Equalization  <a href="#ab800084d4c4cdc314f121013788c29c9">More...</a><br/></td></tr>
<tr class="separator:ab800084d4c4cdc314f121013788c29c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade97a2fbc8565663dadfd6dd4238bc76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#ade97a2fbc8565663dadfd6dd4238bc76">Reserved</a> [253-157+1]</td></tr>
<tr class="memdesc:ade97a2fbc8565663dadfd6dd4238bc76"><td class="mdescLeft">&#160;</td><td class="mdescRight">253-132 Reserved  <a href="#ade97a2fbc8565663dadfd6dd4238bc76">More...</a><br/></td></tr>
<tr class="separator:ade97a2fbc8565663dadfd6dd4238bc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5260abff2d37b12a2834a7700e429ab4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___c_y_c_l_i_c___r_e_d_u_n_d_a_n_c_y___c_o_d_e.html">SPD4_CYCLIC_REDUNDANCY_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html#a5260abff2d37b12a2834a7700e429ab4">Crc</a></td></tr>
<tr class="memdesc:a5260abff2d37b12a2834a7700e429ab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">254-255 Cyclical Redundancy Code (CRC)  <a href="#a5260abff2d37b12a2834a7700e429ab4">More...</a><br/></td></tr>
<tr class="separator:a5260abff2d37b12a2834a7700e429ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a27085ad01723129253f5a669a647a030"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___a_d_d_r_e_s_s___m_a_p_p_i_n_g___f_r_o_m___r_e_g_i_s_t_e_r___t_o___d_r_a_m.html">SPD4_LRDIMM_ADDRESS_MAPPING_FROM_REGISTER_TO_DRAM</a> SPD4_MODULE_LOADREDUCED::AddressMappingFromRegisterToDram</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>136 Address Mapping from Register to DRAM </p>

</div>
</div>
<a class="anchor" id="a5260abff2d37b12a2834a7700e429ab4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___c_y_c_l_i_c___r_e_d_u_n_d_a_n_c_y___c_o_d_e.html">SPD4_CYCLIC_REDUNDANCY_CODE</a> SPD4_MODULE_LOADREDUCED::Crc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>254-255 Cyclical Redundancy Code (CRC) </p>

</div>
</div>
<a class="anchor" id="ab800084d4c4cdc314f121013788c29c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___d_q___d_e_c_i_s_i_o_n___f_e_e_d_b_a_c_k___e_q_u_a_l_i_z_a_t_i_o_n.html">SPD4_LRDIMM_DATA_BUFFER_DQ_DECISION_FEEDBACK_EQUALIZATION</a> SPD4_MODULE_LOADREDUCED::DataBufferDqDecisionFeedbackEqualization</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>156 Data Buffer DQ Decision Feedback Equalization </p>

</div>
</div>
<a class="anchor" id="a91c5659ecc091fc0ee242cd1f391e9a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___m_d_q___d_r_i_v_e___s_t_r_e_n_g_t_h___r_t_t___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DATA_BUFFER_MDQ_DRIVE_STRENGTH_RTT_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DataBufferMdqDriveStrengthRttForDataRateLe1866</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>145 Data Buffer MDQ Drive Strength and RTT for data rate &lt;= 1866 </p>

</div>
</div>
<a class="anchor" id="ab4e62384a090fcce0d849e5eff75befe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___m_d_q___d_r_i_v_e___s_t_r_e_n_g_t_h___r_t_t___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DATA_BUFFER_MDQ_DRIVE_STRENGTH_RTT_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DataBufferMdqDriveStrengthRttForDataRateLe2400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>146 Data Buffer MDQ Drive Strength and RTT for data rate &lt;=2400 </p>

</div>
</div>
<a class="anchor" id="a41413f1bbc8226ed377bf4d7a1136e26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___m_d_q___d_r_i_v_e___s_t_r_e_n_g_t_h___r_t_t___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DATA_BUFFER_MDQ_DRIVE_STRENGTH_RTT_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DataBufferMdqDriveStrengthRttForDataRateLe3200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>147 Data Buffer MDQ Drive Strength and RTT for data rate &lt;=3200 </p>

</div>
</div>
<a class="anchor" id="a8a507bde61ff25895e0ffe6b6d63d1fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___r_e_v_i_s_i_o_n___n_u_m_b_e_r.html">SPD4_LRDIMM_DATA_BUFFER_REVISION_NUMBER</a> SPD4_MODULE_LOADREDUCED::DataBufferRevisionNumber</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>139 Data Buffer Revision Number </p>

</div>
</div>
<a class="anchor" id="ae160e9fe7c8155b65795ed29ee30551d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___v_r_e_f_d_q___f_o_r___d_r_a_m___i_n_t_e_r_f_a_c_e.html">SPD4_LRDIMM_DATA_BUFFER_VREFDQ_FOR_DRAM_INTERFACE</a> SPD4_MODULE_LOADREDUCED::DataBufferVrefDQForDramInterface</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>144 Data Buffer VrefDQ for DRAM Interface </p>

</div>
</div>
<a class="anchor" id="afd3c5f2c783158027aadc9ea4c922392"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_a_t_a___b_u_f_f_e_r___v_r_e_f_d_q___f_o_r___d_r_a_m___i_n_t_e_r_f_a_c_e___r_a_n_g_e.html">SPD4_LRDIMM_DATA_BUFFER_VREFDQ_FOR_DRAM_INTERFACE_RANGE</a> SPD4_MODULE_LOADREDUCED::DataBufferVrefDQForDramInterfaceRange</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>155 Data Buffer VrefDQ for DRAM Interface Range </p>

</div>
</div>
<a class="anchor" id="a72e87cf1ba924dca76bc658bd9a791eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___m_o_d_u_l_e___a_t_t_r_i_b_u_t_e_s.html">SPD4_LRDIMM_MODULE_ATTRIBUTES</a> SPD4_MODULE_LOADREDUCED::DimmModuleAttributes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>131 DIMM Module Attributes </p>

</div>
</div>
<a class="anchor" id="af919a2d55da0b335222148b2e4d679d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___d_r_i_v_e___s_t_r_e_n_g_t_h.html">SPD4_LRDIMM_DRAM_DRIVE_STRENGTH</a> SPD4_MODULE_LOADREDUCED::DramDriveStrength</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>148 DRAM Drive Strength </p>

</div>
</div>
<a class="anchor" id="a746555c60385f84ba05bf2522b6f7ce7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___o_d_t___r_t_t___p_a_r_k___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DRAM_ODT_RTT_PARK_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DramOdtRttParkForDataRateLe1866</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>152 DRAM ODT (RTT_PARK) for data rate &lt;= 1866 </p>

</div>
</div>
<a class="anchor" id="ae4d7711d8a5587af1737a5ef914bc371"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___o_d_t___r_t_t___p_a_r_k___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DRAM_ODT_RTT_PARK_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DramOdtRttParkForDataRateLe2400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>153 DRAM ODT (RTT_PARK) for data rate &lt;= 2400 </p>

</div>
</div>
<a class="anchor" id="acfe8a45b6ae2e555fd365437b3ab7662"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___o_d_t___r_t_t___p_a_r_k___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DRAM_ODT_RTT_PARK_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DramOdtRttParkForDataRateLe3200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>154 DRAM ODT (RTT_PARK) for data rate &lt;= 3200 </p>

</div>
</div>
<a class="anchor" id="a2623f457e07497e49cf0eb55f57c4a8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___o_d_t___r_t_t___w_r___r_t_t___n_o_m___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DRAM_ODT_RTT_WR_RTT_NOM_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DramOdtRttWrRttNomForDataRateLe1866</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>149 DRAM ODT (RTT_WR and RTT_NOM) for data rate &lt;= 1866 </p>

</div>
</div>
<a class="anchor" id="afd65164bcd5e4180608444c4ca085c2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___o_d_t___r_t_t___w_r___r_t_t___n_o_m___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DRAM_ODT_RTT_WR_RTT_NOM_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DramOdtRttWrRttNomForDataRateLe2400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>150 DRAM ODT (RTT_WR and RTT_NOM) for data rate &lt;= 2400 </p>

</div>
</div>
<a class="anchor" id="a93529c758dfdb7a3a0f7dac646d7e6e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___o_d_t___r_t_t___w_r___r_t_t___n_o_m___f_o_r___d_a_t_a___r_a_t_e.html">SPD4_LRDIMM_DRAM_ODT_RTT_WR_RTT_NOM_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DramOdtRttWrRttNomForDataRateLe3200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>151 DRAM ODT (RTT_WR and RTT_NOM) for data rate &lt;= 3200 </p>

</div>
</div>
<a class="anchor" id="a8eb15ac44775ec4f7d415210dc7bc6a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___v_r_e_f_d_q___f_o_r___p_a_c_k_a_g_e___r_a_n_k.html">SPD4_LRDIMM_DRAM_VREFDQ_FOR_PACKAGE_RANK</a> SPD4_MODULE_LOADREDUCED::DramVrefDQForPackageRank0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>140 DRAM VrefDQ for Package Rank 0 </p>

</div>
</div>
<a class="anchor" id="a80306acbb0d677f0b360e07b2b04bb5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___v_r_e_f_d_q___f_o_r___p_a_c_k_a_g_e___r_a_n_k.html">SPD4_LRDIMM_DRAM_VREFDQ_FOR_PACKAGE_RANK</a> SPD4_MODULE_LOADREDUCED::DramVrefDQForPackageRank1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>141 DRAM VrefDQ for Package Rank 1 </p>

</div>
</div>
<a class="anchor" id="a7005b0424d70418a6ef406e9504c933a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___v_r_e_f_d_q___f_o_r___p_a_c_k_a_g_e___r_a_n_k.html">SPD4_LRDIMM_DRAM_VREFDQ_FOR_PACKAGE_RANK</a> SPD4_MODULE_LOADREDUCED::DramVrefDQForPackageRank2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>142 DRAM VrefDQ for Package Rank 2 </p>

</div>
</div>
<a class="anchor" id="ac1531128092343df611efa831205e5f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___d_r_a_m___v_r_e_f_d_q___f_o_r___p_a_c_k_a_g_e___r_a_n_k.html">SPD4_LRDIMM_DRAM_VREFDQ_FOR_PACKAGE_RANK</a> SPD4_MODULE_LOADREDUCED::DramVrefDQForPackageRank3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>143 DRAM VrefDQ for Package Rank 3 </p>

</div>
</div>
<a class="anchor" id="a3685d816868879bfb6aae9565a658c3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___m_o_d_u_l_e___n_o_m_i_n_a_l___t_h_i_c_k_n_e_s_s.html">SPD4_LRDIMM_MODULE_NOMINAL_THICKNESS</a> SPD4_MODULE_LOADREDUCED::ModuleMaximumThickness</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>129 Module Maximum Thickness </p>

</div>
</div>
<a class="anchor" id="ae167bced8b35b032053a87a029932aaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___m_o_d_u_l_e___n_o_m_i_n_a_l___h_e_i_g_h_t.html">SPD4_LRDIMM_MODULE_NOMINAL_HEIGHT</a> SPD4_MODULE_LOADREDUCED::ModuleNominalHeight</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>128 Module Nominal Height </p>

</div>
</div>
<a class="anchor" id="a8db5e5484ffa9c53a7481f1d8cb0ede5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___r_e_f_e_r_e_n_c_e___r_a_w___c_a_r_d.html">SPD4_LRDIMM_REFERENCE_RAW_CARD</a> SPD4_MODULE_LOADREDUCED::ReferenceRawCardUsed</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>130 Reference Raw Card Used </p>

</div>
</div>
<a class="anchor" id="a3bdca331d4234f1446f9570f33b98866"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___m_a_n_u_f_a_c_t_u_r_e_r___i_d___c_o_d_e.html">SPD4_MANUFACTURER_ID_CODE</a> SPD4_MODULE_LOADREDUCED::RegisterManufacturerIdCode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>133-134 Register Manufacturer ID Code </p>

</div>
</div>
<a class="anchor" id="a6e0640e540693a5bba43f6db29c262c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___r_e_g_i_s_t_e_r___o_u_t_p_u_t___d_r_i_v_e___s_t_r_e_n_g_t_h___f_o_r___c_l_o_c_k.html">SPD4_LRDIMM_REGISTER_OUTPUT_DRIVE_STRENGTH_FOR_CLOCK</a> SPD4_MODULE_LOADREDUCED::RegisterOutputDriveStrengthForClock</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>138 Register Output Drive Strength for Clock </p>

</div>
</div>
<a class="anchor" id="afd44b0c4e1b184d32891f516b13918b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___r_e_g_i_s_t_e_r___o_u_t_p_u_t___d_r_i_v_e___s_t_r_e_n_g_t_h___f_o_r9e32fb39bb159944616385a9f3a52e63.html">SPD4_LRDIMM_REGISTER_OUTPUT_DRIVE_STRENGTH_FOR_CONTROL_COMMAND_ADDRESS</a> SPD4_MODULE_LOADREDUCED::RegisterOutputDriveStrengthForControlCommandAddress</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>137 Register Output Drive Strength for Control and Command Address </p>

</div>
</div>
<a class="anchor" id="a3fed98028901ca88da90b186b6e54229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___r_e_g_i_s_t_e_r___r_e_v_i_s_i_o_n___n_u_m_b_e_r.html">SPD4_LRDIMM_REGISTER_REVISION_NUMBER</a> SPD4_MODULE_LOADREDUCED::RegisterRevisionNumber</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>135 Register Revision Number </p>

</div>
</div>
<a class="anchor" id="ade97a2fbc8565663dadfd6dd4238bc76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD4_MODULE_LOADREDUCED::Reserved[253-157+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>253-132 Reserved </p>

</div>
</div>
<a class="anchor" id="a25de0792b3706e35a2358c932afdccdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___l_r_d_i_m_m___t_h_e_r_m_a_l___h_e_a_t___s_p_r_e_a_d_e_r___s_o_l_u_t_i_o_n.html">SPD4_LRDIMM_THERMAL_HEAT_SPREADER_SOLUTION</a> SPD4_MODULE_LOADREDUCED::ThermalHeatSpreaderSolution</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>132 RDIMM Thermal Heat Spreader Solution </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s_p_d4___m_o_d_u_l_e___l_o_a_d_r_e_d_u_c_e_d.html">SPD4_MODULE_LOADREDUCED</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 03:41:18 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
