PPA Report for parity_gen_with_enable.v (Module: parity_gen_with_enable)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 17
IO Count: 19
Cell Count: 78

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 877.19 MHz
Reg-to-Reg Critical Path Delay: 1.000 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
