The repo contains all the verification projects done through Verilog, System-Verilog, OVM and UVM
