# Verilog-A model


Here is verilog-A files for PLL design 