Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto d3d3315f013d4c0cbe82a0bd758e72a1 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Recursive_KOA(SW=2)
Compiling module xil_defaultlib.Recursive_KOA(SW=3)
Compiling module xil_defaultlib.Recursive_KOA(SW=4)
Compiling module xil_defaultlib.Recursive_KOA(SW=5)
Compiling module xil_defaultlib.Recursive_KOA(SW=6)
Compiling module xil_defaultlib.Recursive_KOA(SW=7)
Compiling module xil_defaultlib.Recursive_KOA(SW=11)
Compiling module xil_defaultlib.Recursive_KOA(SW=12)
Compiling module xil_defaultlib.Recursive_KOA(SW=8)
Compiling module xil_defaultlib.Recursive_KOA(SW=13)
Compiling module xil_defaultlib.Recursive_KOA(SW=23)
Compiling module xil_defaultlib.tb_multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multiplier_behav
