
<!DOCTYPE html>
<head>
  <meta charset="utf-8">
  <base target="_blank">
  <link href="https://fonts.googleapis.com/css2?family=Source+Code+Pro&amp;display=swap" rel="stylesheet">
  <style>
body {
    font-family: 'Source Code Pro', monospace;
}
a {
    color: #1d68cd;
    text-decoration: none;
}
.spec {
    margin-top: 16px;
}
.spec-link {
    font-size: large;
}
</style>
</head>
<body>
  <h1>os_dev_specs</h1>
  <ul>

<li class="spec">
<a href="./spec/acpi_6_4.pdf" class="spec-link">
  [acpi_6_4]
  Advanced Configuration and Power Interface (ACPI) Specification
</a>
<ul>
<li><a href="./spec/acpi_6_4.pdf#page=166">p.166</a>: `System Description Table Header`</li>
<li><a href="./spec/acpi_6_4.pdf#page=167">p.167</a>: `DESCRIPTION HEADER SIGNATURES`</li>
<li><a href="./spec/acpi_6_4.pdf#page=402">p.402</a>: `6.2.10 _MAT (Multiple APIC Table Entry)`</li>
</ul>
</li>


<li class="spec">
<a href="./spec/armv8a_pg_1_0.pdf" class="spec-link">
  [armv8a_pg_1_0]
  ARM Cortex-A Series Version: 1.0 Programmerâ€™s Guide for ARMv8-A
</a>
<ul>
<li><a href="./spec/armv8a_pg_1_0.pdf#page=88">p.88</a>: 6.5.4 Hint instructions (WFI)</li>
</ul>
</li>


<li class="spec">
<a href="./spec/cdc_1_2.pdf" class="spec-link">
  [cdc_1_2]
  Universal Serial Bus Class Definitions for Communications Devices
</a>
<ul>
<li><a href="./spec/cdc_1_2.pdf#page=16">p.16</a>: 3.4.2 Data Class Interface</li>
<li><a href="./spec/cdc_1_2.pdf#page=20">p.20</a>: 02h: Communications Device Class Code</li>
<li><a href="./spec/cdc_1_2.pdf#page=20">p.20</a>: 02h: Communications Interface Class Code</li>
<li><a href="./spec/cdc_1_2.pdf#page=20">p.20</a>: 06h: Ethernet Networking Control Model: Interface Subclass Code</li>
<li><a href="./spec/cdc_1_2.pdf#page=21">p.21</a>: 0Ah: Data Interface Class</li>
<li><a href="./spec/cdc_1_2.pdf#page=25">p.25</a>: Table 12: Type Values for the bDescriptorType Field</li>
</ul>
</li>


<li class="spec">
<a href="./spec/ecm_1_2.pdf" class="spec-link">
  [ecm_1_2]
  Universal Serial Bus Communications Class Subclass Specification for Ethernet Control Model Devices Revision 1.2
</a>
<ul>

</ul>
</li>


<li class="spec">
<a href="./spec/ich9.pdf" class="spec-link">
  [ich9]
  Intel I/O Controller Hub 9 (ICH9) Family
</a>
<ul>
<li><a href="./spec/ich9.pdf#page=474">p.474</a>: APIC Registers</li>
<li><a href="./spec/ich9.pdf#page=477">p.477</a>: Redirection Table</li>
</ul>
</li>


<li class="spec">
<a href="./spec/pci_20.pdf" class="spec-link">
  [pci_20]
  PCI Local Bus Specification
</a>
<ul>
<li><a href="./spec/pci_20.pdf#page=415">p.415</a>: Figure 7-3: PCI Express Configuration Space Layout</li>
<li><a href="./spec/pci_20.pdf#page=416">p.416</a>: 7.2.2. PCI Express Enhanced Configuration Access Mechanism (ECAM)</li>
<li><a href="./spec/pci_20.pdf#page=426">p.426</a>: 7.5.1. Type 0/1 Common Configuration Space</li>
</ul>
</li>


<li class="spec">
<a href="./spec/rtl8139d.pdf" class="spec-link">
  [rtl8139d]
  RTL8139D DataSheet
</a>
<ul>
<li><a href="./spec/rtl8139d.pdf#page=10">p.10</a>: Register Descriptions</li>
<li><a href="./spec/rtl8139d.pdf#page=12">p.12</a>: 5.1 Receive Status Register in Rx packet header</li>
</ul>
</li>


<li class="spec">
<a href="./spec/rtl8139pg.pdf" class="spec-link">
  [rtl8139pg]
  RTL8139 Programming guide
</a>
<ul>
<li><a href="./spec/rtl8139pg.pdf#page=2">p.2</a>: Transmission process</li>
<li><a href="./spec/rtl8139pg.pdf#page=6">p.6</a>: Receive process</li>
</ul>
</li>


<li class="spec">
<a href="./spec/sdm_vol1.pdf" class="spec-link">
  [sdm_vol1]
  Intel SDM Vol.1
</a>
<ul>
<li><a href="./spec/sdm_vol1.pdf#page=161">p.161</a>: 6.5.1 Call and Return Operation for Interrupt or Exception Handling Procedures</li>
<li><a href="./spec/sdm_vol1.pdf#page=167">p.167</a>: 6.5.6 Interrupt and Exception Behavior in 64-Bit Mode</li>
</ul>
</li>


<li class="spec">
<a href="./spec/sdm_vol2.pdf" class="spec-link">
  [sdm_vol2]
  Intel SDM Vol.2
</a>
<ul>
<li><a href="./spec/sdm_vol2.pdf#page=319">p.319</a>: CPUID list</li>
<li><a href="./spec/sdm_vol2.pdf#page=1403">p.1403</a>: SYSCALL</li>
<li><a href="./spec/sdm_vol2.pdf#page=2215">p.2215</a>: APPENDIX B INSTRUCTION FORMATS AND ENCODINGS</li>
<li><a href="./spec/sdm_vol2.pdf#page=2215">p.2215</a>: APPENDIX B INSTRUCTION FORMATS AND ENCODINGS</li>
</ul>
</li>


<li class="spec">
<a href="./spec/sdm_vol3.pdf" class="spec-link">
  [sdm_vol3]
  Intel SDM Vol.3
</a>
<ul>
<li><a href="./spec/sdm_vol3.pdf#page=67">p.67</a>: 2.2 MODES OF OPERATION</li>
<li><a href="./spec/sdm_vol3.pdf#page=69">p.69</a>: 2.2.1 Extended Feature Enable Register</li>
<li><a href="./spec/sdm_vol3.pdf#page=70">p.70</a>: 2.3 SYSTEM FLAGS AND FIELDS IN THE EFLAGS REGISTER</li>
<li><a href="./spec/sdm_vol3.pdf#page=139">p.139</a>: 4.7 PAGE-FAULT EXCEPTIONS</li>
<li><a href="./spec/sdm_vol3.pdf#page=180">p.180</a>: 5.8.8 Fast System Calls in 64-Bit Mode</li>
<li><a href="./spec/sdm_vol3.pdf#page=181">p.181</a>: Figure 5-14. MSRs Used by SYSCALL and SYSRET</li>
<li><a href="./spec/sdm_vol3.pdf#page=387">p.387</a>: `IA32_APIC_BASE MSR`</li>
<li><a href="./spec/sdm_vol3.pdf#page=416">p.416</a>: 10.12.1 Detecting and Enabling x2APIC Mode</li>
<li><a href="./spec/sdm_vol3.pdf#page=660">p.660</a>: 17.17.1 Invariant TSC</li>
</ul>
</li>


<li class="spec">
<a href="./spec/sdm_vol4.pdf" class="spec-link">
  [sdm_vol4]
  Intel SDM Vol.4
</a>
<ul>
<li><a href="./spec/sdm_vol4.pdf#page=20">p.20</a>: `IA32_APIC_BASE`</li>
<li><a href="./spec/sdm_vol4.pdf#page=20">p.20</a>: `IA32_TIME_STAMP_COUNTER`</li>
<li><a href="./spec/sdm_vol4.pdf#page=22">p.22</a>: `IA32_TSC_ADJUST`</li>
</ul>
</li>


<li class="spec">
<a href="./spec/uefi_2_9.pdf" class="spec-link">
  [uefi_2_9]
  Unified Extensible Firmware Interface (UEFI) Specification
</a>
<ul>
<li><a href="./spec/uefi_2_9.pdf#page=169">p.169</a>: `EFI_SYSTEM_TABLE`</li>
<li><a href="./spec/uefi_2_9.pdf#page=177">p.177</a>: `EFI_CONFIGURATION_TABLE`</li>
<li><a href="./spec/uefi_2_9.pdf#page=586">p.586</a>: `EFI_SIMPLE_FILE SYSTEM_PROTOCOL.OpenVolume()`</li>
<li><a href="./spec/uefi_2_9.pdf#page=588">p.588</a>: `typedef struct _EFI_FILE_PROTOCOL`</li>
<li><a href="./spec/uefi_2_9.pdf#page=589">p.589</a>: `EFI_FILE_PROTOCOL.Open()`</li>
<li><a href="./spec/uefi_2_9.pdf#page=605">p.605</a>: `EFI_FILE_INFO`</li>
</ul>
</li>


<li class="spec">
<a href="./spec/usb_2_0.pdf" class="spec-link">
  [usb_2_0]
  Universal Serial Bus Specification Revision 2.0
</a>
<ul>
<li><a href="./spec/usb_2_0.pdf#page=268">p.268</a>: Figure 9-1. Device State Diagram</li>
<li><a href="./spec/usb_2_0.pdf#page=278">p.278</a>: 9.4 Standard Device Requests</li>
<li><a href="./spec/usb_2_0.pdf#page=279">p.279</a>: Table 9-4. Standard Request Codes</li>
<li><a href="./spec/usb_2_0.pdf#page=279">p.279</a>: Table 9-5. Descriptor Types</li>
<li><a href="./spec/usb_2_0.pdf#page=281">p.281</a>: 9.4.3 Get Descriptor Request</li>
<li><a href="./spec/usb_2_0.pdf#page=282">p.282</a>: All devices must provide a device descriptor and at least one configuration descriptor</li>
<li><a href="./spec/usb_2_0.pdf#page=297">p.297</a>: 9.6.6 Endpoint Descriptor</li>
<li><a href="./spec/usb_2_0.pdf#page=301">p.301</a>: 9.6.7 String Descriptor</li>
</ul>
</li>


<li class="spec">
<a href="./spec/usb_type_c.pdf" class="spec-link">
  [usb_type_c]
  Universal Serial Bus Type-C Cable and Connector Specification
</a>
<ul>

</ul>
</li>


<li class="spec">
<a href="./spec/xhci_1_2.pdf" class="spec-link">
  [xhci_1_2]
  eXtensible Host Controller Interface for Universal Serial Bus (xHCI) Requirements Specification May 2019 Revision 1.2
</a>
<ul>
<li><a href="./spec/xhci_1_2.pdf#page=83">p.83</a>: 4.3 USB Device Initialization</li>
<li><a href="./spec/xhci_1_2.pdf#page=91">p.91</a>: 4.3.6 Setting Alternate Interfaces</li>
<li><a href="./spec/xhci_1_2.pdf#page=160">p.160</a>: 4.8 Endpoint</li>
<li><a href="./spec/xhci_1_2.pdf#page=161">p.161</a>: 4.8.2 Endpoint Context Initialization</li>
<li><a href="./spec/xhci_1_2.pdf#page=163">p.163</a>: Figure 4-5: Endpoint State Diagram</li>
<li><a href="./spec/xhci_1_2.pdf#page=370">p.370</a>: Register Attributes</li>
<li><a href="./spec/xhci_1_2.pdf#page=406">p.406</a>: 5.4.8 Port Status and Control Register (PORTSC)</li>
<li><a href="./spec/xhci_1_2.pdf#page=454">p.454</a>: 6.2.3.2 Configure Endpoint Command Usage</li>
<li><a href="./spec/xhci_1_2.pdf#page=459">p.459</a>: 6.2.5 Input Context</li>
<li><a href="./spec/xhci_1_2.pdf#page=461">p.461</a>: 6.2.5.1 Input Control Context</li>
<li><a href="./spec/xhci_1_2.pdf#page=491">p.491</a>: 6.4.3.5 Configure Endpoint Command TRB</li>
</ul>
</li>

</ul>
</body>