OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/routing/15-global.def
[INFO ODB-0128] Design: user_project_wrapper
[INFO ODB-0130]     Created 645 pins.
[INFO ODB-0131]     Created 1 components and 609 component-terminals.
[INFO ODB-0132]     Created 8 special nets and 0 connections.
[INFO ODB-0133]     Created 637 nets and 607 connections.
[INFO ODB-0134] Finished DEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/routing/15-global.def
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   user_project_wrapper
Die area:                 ( 0 0 ) ( 2920000 3520000 )
Number of track patterns: 12
Number of DEF vias:       2
Number of components:     1
Number of terminals:      645
Number of snets:          8
Number of nets:           637

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 1.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1.
[INFO DRT-0033] via shape region query size = 0.
[INFO DRT-0033] met2 shape region query size = 1569.
[INFO DRT-0033] via2 shape region query size = 0.
[INFO DRT-0033] met3 shape region query size = 368.
[INFO DRT-0033] via3 shape region query size = 0.
[INFO DRT-0033] met4 shape region query size = 3291.
[INFO DRT-0033] via4 shape region query size = 11216.
[INFO DRT-0033] met5 shape region query size = 3204.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0078]   Complete 607 pins.
[INFO DRT-0081]   Complete 0 unique inst patterns.
[INFO DRT-0084]   Complete 0 groups.
#scanned instances     = 1
#unique  instances     = 1
#stdCellGenAp          = 0
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 0
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 0
#instTermValidViaApCnt = 0
#macroGenAp            = 3438
#macroValidPlanarAp    = 3438
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 101.93 (MB), peak = 101.93 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     3349

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 510 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 423 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 0.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 723.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1331.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 176.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1331 vertical wires in 9 frboxes and 899 horizontal wires in 11 frboxes.
[INFO DRT-0186] Done with 86 vertical wires in 9 frboxes and 2 horizontal wires in 11 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 106.74 (MB), peak = 106.74 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 154.24 (MB), peak = 154.24 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 240.85 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 317.29 (MB).
    Completing 30% with 41 violations.
    elapsed time = 00:00:12, memory = 241.02 (MB).
    Completing 40% with 41 violations.
    elapsed time = 00:00:14, memory = 293.18 (MB).
    Completing 50% with 42 violations.
    elapsed time = 00:00:16, memory = 225.64 (MB).
    Completing 60% with 42 violations.
    elapsed time = 00:00:19, memory = 267.11 (MB).
    Completing 70% with 42 violations.
    elapsed time = 00:00:25, memory = 324.79 (MB).
    Completing 80% with 88 violations.
    elapsed time = 00:00:30, memory = 238.84 (MB).
    Completing 90% with 88 violations.
    elapsed time = 00:00:32, memory = 294.82 (MB).
    Completing 100% with 88 violations.
    elapsed time = 00:00:34, memory = 219.19 (MB).
[INFO DRT-0199]   Number of violations = 89.
[INFO DRT-0267] cpu time = 00:01:52, elapsed time = 00:00:34, memory = 444.57 (MB), peak = 477.52 (MB)
Total wire length = 1247462 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 323456 um.
Total wire length on LAYER met2 = 920262 um.
Total wire length on LAYER met3 = 3743 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1905.
Up-via summary (total 1905):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1728
           met2     177
           met3       0
           met4       0
-----------------------
                   1905


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 89 violations.
    elapsed time = 00:00:03, memory = 497.42 (MB).
    Completing 20% with 89 violations.
    elapsed time = 00:00:06, memory = 567.05 (MB).
    Completing 30% with 89 violations.
    elapsed time = 00:00:09, memory = 464.73 (MB).
    Completing 40% with 89 violations.
    elapsed time = 00:00:11, memory = 519.90 (MB).
    Completing 50% with 48 violations.
    elapsed time = 00:00:13, memory = 454.54 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:16, memory = 477.15 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:20, memory = 545.75 (MB).
    Completing 80% with 47 violations.
    elapsed time = 00:00:23, memory = 466.10 (MB).
    Completing 90% with 47 violations.
    elapsed time = 00:00:25, memory = 522.46 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:27, memory = 454.28 (MB).
[INFO DRT-0199]   Number of violations = 9.
[INFO DRT-0267] cpu time = 00:01:38, elapsed time = 00:00:27, memory = 466.13 (MB), peak = 580.93 (MB)
Total wire length = 1247254 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 323409 um.
Total wire length on LAYER met2 = 920118 um.
Total wire length on LAYER met3 = 3726 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1875.
Up-via summary (total 1875):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1698
           met2     177
           met3       0
           met4       0
-----------------------
                   1875


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 466.13 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 466.24 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 466.24 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 466.46 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 466.46 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 466.46 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:00, memory = 466.46 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 466.46 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:00, memory = 466.59 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:00, memory = 466.59 (MB).
[INFO DRT-0199]   Number of violations = 5.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 454.86 (MB), peak = 580.93 (MB)
Total wire length = 1247254 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 323407 um.
Total wire length on LAYER met2 = 920119 um.
Total wire length on LAYER met3 = 3726 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1877.
Up-via summary (total 1877):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1700
           met2     177
           met3       0
           met4       0
-----------------------
                   1877


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 454.86 (MB), peak = 580.93 (MB)
Total wire length = 1247258 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 323413 um.
Total wire length on LAYER met2 = 920118 um.
Total wire length on LAYER met3 = 3726 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1889.
Up-via summary (total 1889):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1712
           met2     177
           met3       0
           met4       0
-----------------------
                   1889


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 454.86 (MB), peak = 580.93 (MB)
Total wire length = 1247258 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 323413 um.
Total wire length on LAYER met2 = 920118 um.
Total wire length on LAYER met3 = 3726 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1889.
Up-via summary (total 1889):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1712
           met2     177
           met3       0
           met4       0
-----------------------
                   1889


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 454.86 (MB), peak = 580.93 (MB)
Total wire length = 1247258 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 323413 um.
Total wire length on LAYER met2 = 920118 um.
Total wire length on LAYER met3 = 3726 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1889.
Up-via summary (total 1889):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1712
           met2     177
           met3       0
           met4       0
-----------------------
                   1889


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 454.86 (MB), peak = 580.93 (MB)
Total wire length = 1247258 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 323413 um.
Total wire length on LAYER met2 = 920118 um.
Total wire length on LAYER met3 = 3726 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1889.
Up-via summary (total 1889):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1712
           met2     177
           met3       0
           met4       0
-----------------------
                   1889


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 454.86 (MB), peak = 580.93 (MB)
Total wire length = 1247258 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 323413 um.
Total wire length on LAYER met2 = 920118 um.
Total wire length on LAYER met3 = 3726 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1889.
Up-via summary (total 1889):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1712
           met2     177
           met3       0
           met4       0
-----------------------
                   1889


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 454.86 (MB), peak = 580.93 (MB)
Total wire length = 1247258 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 323413 um.
Total wire length on LAYER met2 = 920118 um.
Total wire length on LAYER met3 = 3726 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1889.
Up-via summary (total 1889):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1712
           met2     177
           met3       0
           met4       0
-----------------------
                   1889


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 454.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 454.86 (MB), peak = 580.93 (MB)
Total wire length = 1247258 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 323413 um.
Total wire length on LAYER met2 = 920118 um.
Total wire length on LAYER met3 = 3726 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1889.
Up-via summary (total 1889):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1712
           met2     177
           met3       0
           met4       0
-----------------------
                   1889


[INFO DRT-0198] Complete detail routing.
Total wire length = 1247258 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 323413 um.
Total wire length on LAYER met2 = 920118 um.
Total wire length on LAYER met3 = 3726 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1889.
Up-via summary (total 1889):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1712
           met2     177
           met3       0
           met4       0
-----------------------
                   1889


[INFO DRT-0267] cpu time = 00:03:32, elapsed time = 00:01:03, memory = 454.86 (MB), peak = 580.93 (MB)

[INFO DRT-0180] Post processing.
Saving to /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_project_wrapper/runs/user_project_wrapper/results/routing/user_project_wrapper.def
