{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1575007534049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1575007534049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 01:05:33 2019 " "Processing started: Fri Nov 29 01:05:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1575007534049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1575007534049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --generate_functional_sim_netlist LTPractice2 -c LTPractice2 " "Command: quartus_map --generate_functional_sim_netlist LTPractice2 -c LTPractice2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1575007534050 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1575007534626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltpractice2.v 0 0 " "Found 0 design units, including 0 entities, in source file ltpractice2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575007534707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff_resetn.v 1 1 " "Found 1 design units, including 1 entities, in source file tff_resetn.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFF_resetn " "Found entity 1: TFF_resetn" {  } { { "TFF_resetn.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/TFF_resetn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575007534719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575007534719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file jkflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 JKFlipFlop " "Found entity 1: JKFlipFlop" {  } { { "JKFlipFlop.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/JKFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575007534721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575007534721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftnbits.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftnbits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftnbits " "Found entity 1: shiftnbits" {  } { { "shiftnbits.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/shiftnbits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575007534726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575007534726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift4.v 1 1 " "Found 1 design units, including 1 entities, in source file shift4.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift4 " "Found entity 1: shift4" {  } { { "shift4.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/shift4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575007534726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575007534726 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "upcount12.v(7) " "Verilog HDL information at upcount12.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "upcount12.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/upcount12.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1575007534736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount12.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount12.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount12 " "Found entity 1: upcount12" {  } { { "upcount12.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/upcount12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575007534736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575007534736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount12p.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount12p.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount12p " "Found entity 1: upcount12p" {  } { { "upcount12p.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/upcount12p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575007534745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575007534745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftnbitp.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftnbitp.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftnbitp " "Found entity 1: shiftnbitp" {  } { { "shiftnbitp.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/shiftnbitp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575007534753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575007534753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countupdown.v 1 1 " "Found 1 design units, including 1 entities, in source file countupdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 countupdown " "Found entity 1: countupdown" {  } { { "countupdown.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/countupdown.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575007534758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575007534758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nreg.v 1 1 " "Found 1 design units, including 1 entities, in source file nreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 nreg " "Found entity 1: nreg" {  } { { "nreg.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/nreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575007534758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575007534758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmsimple.v 1 1 " "Found 1 design units, including 1 entities, in source file fsmsimple.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSMSimple " "Found entity 1: FSMSimple" {  } { { "FSMSimple.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/FSMSimple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575007534769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575007534769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file tflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFlipflop " "Found entity 1: TFlipflop" {  } { { "TFlipFlop.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/TFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575007534778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575007534778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounttff.v 1 1 " "Found 1 design units, including 1 entities, in source file upcounttff.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcountTFF " "Found entity 1: upcountTFF" {  } { { "upcountTFF.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/upcountTFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575007534779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575007534779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "upcountTFF " "Elaborating entity \"upcountTFF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1575007534803 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Q\[3\] upcountTFF.v(4) " "Output port \"Q\[3\]\" at upcountTFF.v(4) has no driver" {  } { { "upcountTFF.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/upcountTFF.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1575007534803 "|upcountTFF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFlipflop TFlipflop:stage0 " "Elaborating entity \"TFlipflop\" for hierarchy \"TFlipflop:stage0\"" {  } { { "upcountTFF.v" "stage0" { Text "C:/GitHubRepo/Quartos/LTPractice2/upcountTFF.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1575007534830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1575007534968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 01:05:34 2019 " "Processing ended: Fri Nov 29 01:05:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1575007534968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1575007534968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1575007534968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1575007534968 ""}
