#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov  9 17:44:07 2021
# Process ID: 11812
# Current directory: D:/lab_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11908 D:\lab_6\lab_6.xpr
# Log file: D:/lab_6/vivado.log
# Journal file: D:/lab_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/lab_6/lab_6.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jrschlos/Desktop/lab_6/.Xil/Vivado-4764-104PC18/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 696.180 ; gain = 92.637
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/lab_6/lab_6.sim/sim_1/behav/xsim/xsim.dir/top_level_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/lab_6/lab_6.sim/sim_1/behav/xsim/xsim.dir/top_level_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov  9 17:51:41 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  9 17:51:41 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 771.715 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_sim_behav -key {Behavioral:sim_1:Functional:top_level_sim} -tclbatch {top_level_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source top_level_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 771.715 ; gain = 0.000
run 10 us
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_level_sim/UUT/my_baby/psI}} {{/top_level_sim/UUT/my_baby/psEL}} {{/top_level_sim/UUT/my_baby/psMFL}} {{/top_level_sim/UUT/my_baby/psRS}} {{/top_level_sim/UUT/my_baby/psER}} {{/top_level_sim/UUT/my_baby/psMFR}} {{/top_level_sim/UUT/my_baby/psLS}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 793.621 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 793.621 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 796.285 ; gain = 2.281
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 799.617 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 802.203 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 802.973 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 804.914 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 806.148 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 806.148 ; gain = 0.000
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_level_sim/UUT/display}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 807.113 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 807.113 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 807.113 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 807.113 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 809.430 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 811.688 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5accabb61cd2482a9c6cb3ea0dc7587f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:89]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 811.688 ; gain = 0.000
run 10 us
run 10 us
archive_project D:/lab_6.xpr.zip -temp_dir D:/lab_6/.Xil/Vivado-11812-DESKTOP-RQFDO6U -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/lab_6/.Xil/Vivado-11812-DESKTOP-RQFDO6U' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
